
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    15270500                       # Number of ticks simulated
final_tick                                   15270500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142255                       # Simulator instruction rate (inst/s)
host_op_rate                                   175381                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              124976185                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648440                       # Number of bytes of host memory used
host_seconds                                     0.12                       # Real time elapsed on the host
sim_insts                                       17378                       # Number of instructions simulated
sim_ops                                         21427                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           11520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           20928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          754395730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1370485577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2124881307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     754395730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        754395730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12573262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12573262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12573262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         754395730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1370485577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2137454569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                       508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  32512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   32512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      15251500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           67                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    463.283582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   288.398277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   387.072885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           16     23.88%     23.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           12     17.91%     41.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            9     13.43%     55.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      4.48%     59.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      4.48%     64.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      4.48%     68.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      4.48%     73.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      2.99%     76.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16     23.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           67                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      3125500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                12650500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6152.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24902.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2129.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2129.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      430                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      29846.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE           1000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF          260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT         7799750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq                 260                       # Transaction distribution
system.membus.trans_dist::ReadResp                260                       # Transaction distribution
system.membus.trans_dist::Writeback                 3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               248                       # Transaction distribution
system.membus.trans_dist::ReadExResp              246                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        11520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                     511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                 511                       # Request fanout histogram
system.membus.reqLayer0.occupancy              686000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1692999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3101750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             20.3                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                    5531                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4865                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               392                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3599                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2719                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.548764                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     234                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    6                       # Number of system calls
system.cpu.numCycles                            30542                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               6808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          26001                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        5531                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2953                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         15659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     818                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                      2322                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   207                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              22876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.361908                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.659527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    16902     73.89%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      412      1.80%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      649      2.84%     78.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1497      6.54%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      213      0.93%     86.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      259      1.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      311      1.36%     88.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      123      0.54%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2510     10.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                22876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.181095                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.851319                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     5779                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 11657                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4562                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   587                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    291                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  270                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   120                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  28654                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   571                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    291                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     6198                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2279                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1472                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      4692                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  7944                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  27877                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     35                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   7761                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               42607                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                130112                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            35266                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                58                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 33596                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     9011                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      3000                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2327                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4628                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                64                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               39                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      26668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  40                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     24756                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                40                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        11680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         22876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.082182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.802360                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               15060     65.83%     65.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1819      7.95%     73.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1205      5.27%     79.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1480      6.47%     85.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1485      6.49%     92.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1072      4.69%     96.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 528      2.31%     99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 197      0.86%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  30      0.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           22876                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      96     42.29%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     67     29.52%     71.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    64     28.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 17701     71.50%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  485      1.96%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.01%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2200      8.89%     82.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4367     17.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  24756                       # Type of FU issued
system.cpu.iq.rate                           0.810556                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         227                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009169                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              72594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             31670                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        23881                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 88                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  24958                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      25                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               19                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          969                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          581                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            50                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    291                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     904                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1352                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               26716                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                69                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2327                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 4628                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1345                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             70                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  300                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 24309                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  2072                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               447                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                         6373                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     4212                       # Number of branches executed
system.cpu.iew.exec_stores                       4301                       # Number of stores executed
system.cpu.iew.exec_rate                     0.795920                       # Inst execution rate
system.cpu.iew.wb_sent                          24012                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         23899                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     13125                       # num instructions producing a value
system.cpu.iew.wb_consumers                     29080                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.782496                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.451341                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            5291                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               274                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        21988                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.974532                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.918185                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        15279     69.49%     69.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2432     11.06%     80.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          615      2.80%     83.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          728      3.31%     86.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1552      7.06%     93.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          338      1.54%     95.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          130      0.59%     95.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          408      1.86%     97.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          506      2.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        21988                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                17379                       # Number of instructions committed
system.cpu.commit.committedOps                  21428                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           5405                       # Number of memory references committed
system.cpu.commit.loads                          1358                       # Number of loads committed
system.cpu.commit.membars                          15                       # Number of memory barriers committed
system.cpu.commit.branches                       3780                       # Number of branches committed
system.cpu.commit.fp_insts                         18                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     17818                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   70                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            15595     72.78%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             425      1.98%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.01%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1358      6.34%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4047     18.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             21428                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   506                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                        48122                       # The number of ROB reads
system.cpu.rob.rob_writes                       54331                       # The number of ROB writes
system.cpu.timesIdled                             138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            7666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       17378                       # Number of Instructions Simulated
system.cpu.committedOps                         21427                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.757509                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.757509                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.568987                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.568987                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    28234                       # number of integer regfile reads
system.cpu.int_regfile_writes                   12649                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        18                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     77963                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    24749                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    6374                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     16                       # number of misc regfile writes
system.cpu.icache.tags.replacements                 5                       # number of replacements
system.cpu.icache.tags.tagsinuse           126.997105                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                  15                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                     3                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   126.997105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.248041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.248041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.341797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4824                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         2069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2069                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          2069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         2069                       # number of overall hits
system.cpu.icache.overall_hits::total            2069                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     11822249                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11822249                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     11822249                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11822249                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     11822249                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11822249                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         2322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         2322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         2322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2322                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.108958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.108958                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.108958                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.108958                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.108958                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.108958                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46728.256917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46728.256917                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46728.256917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46728.256917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46728.256917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46728.256917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           73                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           73                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          180                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          180                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      8669001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8669001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      8669001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8669001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      8669001                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8669001                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.077519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.077519                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.077519                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.077519                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.077519                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.077519                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48161.116667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48161.116667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48161.116667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48161.116667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48161.116667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48161.116667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 8                       # number of replacements
system.cpu.dcache.tags.tagsinuse           124.404420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  60                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 8                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   124.404420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.121489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.121489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.310547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             12290                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            12290                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         1784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1784                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            552                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          2336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2339                       # number of overall hits
system.cpu.dcache.overall_hits::total            2339                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           169                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3460                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3629                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3629                       # number of overall misses
system.cpu.dcache.overall_misses::total          3629                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8289750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8289750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    150381242                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    150381242                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        44250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        44250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    158670992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    158670992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    158670992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    158670992                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         4012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         5965                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5965                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         5968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5968                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.086534                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.086534                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.862413                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.862413                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.608382                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.608382                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.608076                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.608076                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49051.775148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49051.775148                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43462.786705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43462.786705                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        44250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        44250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43723.062001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43723.062001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43723.062001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43723.062001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          497                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.416667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           90                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3212                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3212                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         3302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3302                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         3302                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3302                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      3994500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3994500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10896248                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10896248                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        40250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        40250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     14890748                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14890748                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     14890748                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14890748                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.061815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.054820                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054820                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.054792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054792                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50563.291139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50563.291139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43936.483871                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43936.483871                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        40250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45537.455657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45537.455657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45537.455657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45537.455657                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       73500                       # Number of ticks simulated
final_tick                                   15344000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6893190                       # Simulator instruction rate (inst/s)
host_op_rate                                  8446344                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28806370                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648440                       # Number of bytes of host memory used
host_seconds                                     0.00                       # Real time elapsed on the host
sim_insts                                       17379                       # Number of instructions simulated
sim_ops                                         21429                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.data             128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                128                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::cpu.data                2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.data         1741496599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1741496599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1741496599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1741496599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                         36000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                        13750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   32500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       870.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    870.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36000.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE              0                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer0.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy              28500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             38.8                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                              147                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.Cycles                            32                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingDrainCycles                40                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.rateDist::samples                 72                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                     0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       72    100.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   72                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.rate                               0                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                       38                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                    33                       # Number of cycles decode is blocked
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                       38                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                       1                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                    32                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                      5                       # Number of instructions processed by rename
system.cpu.rename.SQFullEvents                     32                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                   5                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                    24                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups                7                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                     1                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                        4                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   1                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                          4                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                         4                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples            72                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.055556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.471405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  71     98.61%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0      0.00%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0      0.00%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              72                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     3     75.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   1     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                      4                       # Type of FU issued
system.cpu.iq.rate                           0.027211                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads                 80                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes                 4                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses            4                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                      4                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     1                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                   4                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                    1                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                     4                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_stores                          1                       # Number of stores executed
system.cpu.iew.exec_rate                     0.027211                       # Inst execution rate
system.cpu.iew.wb_sent                              4                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                             4                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.027211                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts               3                       # The number of squashed insts skipped by commit
system.cpu.commit.committed_per_cycle::samples           71                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.028169                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.237356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           70     98.59%     98.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     98.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      1.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           71                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      2                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                         2                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                1     50.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              1     50.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 2                       # Class of committed instruction
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          11                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              75                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             2                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             147.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       147.000000                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.006803                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.006803                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                        4                       # number of integer regfile reads
system.cpu.int_regfile_writes                       2                       # number of integer regfile writes
system.cpu.cc_regfile_reads                        12                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        3                       # number of cc regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse                  175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst          175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.341797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.341797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.341797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           319.639474                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   319.639474                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.312148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.312148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.313477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 5                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                5                       # Number of data accesses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.WriteReq_miss_latency::cpu.data      1397500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1397500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      1397500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1397500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      1397500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1397500                       # number of overall miss cycles
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data      1397500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total      1397500                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data      1397500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total      1397500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data      1397500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total      1397500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       133000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       133000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data       133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       133000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data       133000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       133000                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data       133000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       133000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data       133000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total       133000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data       133000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total       133000                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000137                       # Number of seconds simulated
sim_ticks                                   137356500                       # Number of ticks simulated
final_tick                                  152700500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  98242                       # Simulator instruction rate (inst/s)
host_op_rate                                   167414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              218715584                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648440                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
sim_insts                                       61694                       # Number of instructions simulated
sim_ops                                        105135                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.data          157440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             157440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       108672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          108672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.data             2460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1698                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1698                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.data         1146214413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1146214413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       791167509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            791167509                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       791167509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1146214413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1937381922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1698                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2461                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1698                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 157504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  107520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  157504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               108672                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                2                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     137399500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2461                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1698                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    853.264516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   721.373299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.237817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           18      5.81%      5.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           14      4.52%     10.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2      0.65%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      2.90%     13.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      8.71%     22.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      1.29%     23.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.29%     25.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.26%     27.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          225     72.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          310                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.238095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.695170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.832395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            101     96.19%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.95%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.90%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.95%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           105                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              105    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           105                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     17607750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                63751500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12305000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7154.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25904.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1146.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       782.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1146.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    791.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1548                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33036.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        1336250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF         4680000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       135020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::Writeback              1698                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2461                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2460                       # Transaction distribution
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       266112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  266112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              4159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                    4159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                4159                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18190500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23102750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             16.8                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                    4931                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4929                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 4929                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    4927                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959424                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       1                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                           274713                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles                  4                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          44371                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        4931                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               4928                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        274708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                       2                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                         4                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                     1                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             274713                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.305024                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.447757                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   259926     94.62%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3081      1.12%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      616      0.22%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      616      0.22%     96.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      616      0.22%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      615      0.22%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      617      0.22%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      616      0.22%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8010      2.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               274713                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.017950                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.161518                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     2467                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                261775                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      5548                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  4922                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                    1                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                     1                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  83735                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     4930                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   19681                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      8004                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                242094                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  83721                       # Number of instructions processed by rename
system.cpu.rename.SQFullEvents                 240865                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               98500                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                487548                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           152665                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                 98479                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                       21                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     32005                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               39395                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      83719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     83711                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              13                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           55                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        274713                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.304722                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.026794                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              248860     90.59%     90.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4925      1.79%     92.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2462      0.90%     93.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2464      0.90%     94.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13540      4.93%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                2462      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          274713                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44319     52.94%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0      0.00%     52.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               39392     47.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  83711                       # Type of FU issued
system.cpu.iq.rate                           0.304722                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             442135                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             83732                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        83710                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  83711                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            4                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       1                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 19680                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               83719                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                39395                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19680                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 83710                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 1                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        39391                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     4924                       # Number of branches executed
system.cpu.iew.exec_stores                      39391                       # Number of stores executed
system.cpu.iew.exec_rate                     0.304718                       # Inst execution rate
system.cpu.iew.wb_sent                          83710                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         83710                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     34470                       # num instructions producing a value
system.cpu.iew.wb_consumers                    176055                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.304718                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.195791                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts              13                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       274711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.304706                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.026780                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       248860     90.59%     90.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4925      1.79%     92.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2461      0.90%     93.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2463      0.90%     94.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13540      4.93%     99.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2462      0.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            5                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       274711                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                44315                       # Number of instructions committed
system.cpu.commit.committedOps                  83706                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          39391                       # Number of memory references committed
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       4924                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     78782                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            44315     52.94%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     52.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          39391     47.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             83706                       # Class of committed instruction
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       358430                       # The number of ROB reads
system.cpu.rob.rob_writes                      167440                       # The number of ROB writes
system.cpu.committedInsts                       44315                       # Number of Instructions Simulated
system.cpu.committedOps                         83706                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.199097                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.199097                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.161314                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.161314                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   118179                       # number of integer regfile reads
system.cpu.int_regfile_writes                   39395                       # number of integer regfile writes
system.cpu.cc_regfile_reads                    251133                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    59094                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   39391                       # number of misc regfile reads
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse                  175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst          175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.341797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.341797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.341797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                 8                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                8                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst            4                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total               4                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst             4                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total                4                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst            4                       # number of overall hits
system.cpu.icache.overall_hits::total               4                       # number of overall hits
system.cpu.icache.ReadReq_accesses::cpu.inst            4                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total            4                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst            4                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total            4                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            4                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total            4                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements              1757                       # number of replacements
system.cpu.dcache.tags.tagsinuse           920.713738                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2307                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1757                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.313034                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          58557250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   920.713738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.899135                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.899135                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          854                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             81242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            81242                       # Number of data accesses
system.cpu.dcache.WriteReq_hits::cpu.data           15                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total             15                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data            15                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total               15                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data           15                       # number of overall hits
system.cpu.dcache.overall_hits::total              15                       # number of overall hits
system.cpu.dcache.WriteReq_misses::cpu.data        39376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39376                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        39376                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39376                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        39376                       # number of overall misses
system.cpu.dcache.overall_misses::total         39376                       # number of overall misses
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1966536500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1966536500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1966536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1966536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1966536500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1966536500                       # number of overall miss cycles
system.cpu.dcache.WriteReq_accesses::cpu.data        39391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        39391                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        39391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        39391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        39391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        39391                       # number of overall (read+write) accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.999619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.999619                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.999619                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.999619                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.999619                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.999619                       # miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49942.515746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49942.515746                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49942.515746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49942.515746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49942.515746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49942.515746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1698                       # number of writebacks
system.cpu.dcache.writebacks::total              1698                       # number of writebacks
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        36915                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        36915                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        36915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        36915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36915                       # number of overall MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2461                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2461                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2461                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    118041250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    118041250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    118041250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    118041250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    118041250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    118041250                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.062476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.062476                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062476                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.062476                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062476                       # mshr miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47964.750102                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47964.750102                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47964.750102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47964.750102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47964.750102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47964.750102                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       79000                       # Number of ticks simulated
final_tick                                  152779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               28062443                       # Simulator instruction rate (inst/s)
host_op_rate                                 47528570                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35514844                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648440                       # Number of bytes of host memory used
host_seconds                                     0.00                       # Real time elapsed on the host
sim_insts                                       61695                       # Number of instructions simulated
sim_ops                                        105137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.data             128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.data                2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.data         1620253165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1620253165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1620253165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1620253165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1620253165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1620253165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3240506329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                         89000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    2                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   18750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                18750.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       810.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    810.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1620.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      29666.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    33.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE              0                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::Writeback                 2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                2                       # Transaction distribution
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port            5                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      5                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples                 3                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       3    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                   3                       # Request fanout histogram
system.membus.reqLayer0.occupancy               19000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy              18500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             23.4                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                              158                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.Cycles                            66                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingDrainCycles                19                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.rateDist::samples                 85                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                     0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       85    100.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   85                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.rate                               0                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                       17                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                    67                       # Number of cycles decode is blocked
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                       17                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                       1                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                    66                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                      5                       # Number of instructions processed by rename
system.cpu.rename.SQFullEvents                     66                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                   5                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                    24                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups                7                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                     1                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                        4                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   1                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                          4                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                         4                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples            85                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.047059                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.433861                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  84     98.82%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0      0.00%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0      0.00%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              85                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     3     75.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0      0.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   1     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                      4                       # Type of FU issued
system.cpu.iq.rate                           0.025316                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads                 93                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes                 4                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses            4                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                      4                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     1                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                   4                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                    1                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                     4                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_stores                          1                       # Number of stores executed
system.cpu.iew.exec_rate                     0.025316                       # Inst execution rate
system.cpu.iew.wb_sent                              4                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                             4                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.025316                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts               3                       # The number of squashed insts skipped by commit
system.cpu.commit.committed_per_cycle::samples           84                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.023810                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.218218                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           83     98.81%     98.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     98.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      1.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           84                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      2                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                         2                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                1     50.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     50.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              1     50.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 2                       # Class of committed instruction
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                           88                       # The number of ROB reads
system.cpu.rob.rob_writes                          11                       # The number of ROB writes
system.cpu.timesIdled                               1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              73                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             2                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             158.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       158.000000                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.006329                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.006329                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                        4                       # number of integer regfile reads
system.cpu.int_regfile_writes                       2                       # number of integer regfile writes
system.cpu.cc_regfile_reads                        12                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        3                       # number of cc regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse                  175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst          175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.341797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.341797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.341797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                     0                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          854                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 4                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                4                       # Number of data accesses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.WriteReq_miss_latency::cpu.data       737750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       737750                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data       737750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       737750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data       737750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       737750                       # number of overall miss cycles
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data       737750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       737750                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data       737750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total       737750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data       737750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total       737750                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data        82500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        82500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data        82500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        82500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data        82500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        82500                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        82500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        82500                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data        82500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        82500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data        82500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        82500                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000611                       # Number of seconds simulated
sim_ticks                                   610721000                       # Number of ticks simulated
final_tick                                  763500500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169788                       # Simulator instruction rate (inst/s)
host_op_rate                                   175579                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               73462370                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649464                       # Number of bytes of host memory used
host_seconds                                     8.31                       # Real time elapsed on the host
sim_insts                                     1411511                       # Number of instructions simulated
sim_ops                                       1459652                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst            5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1026624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1031744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1023552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1023552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst               80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            16041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         15993                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15993                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            8383534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1681003273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1689386807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       8383534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8383534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1675973153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1675973153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1675973153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           8383534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1681003273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3365359960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       16122                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15993                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16122                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15993                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1031744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1023744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1031808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1023552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1083                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     610703500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16122                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15993                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    903.507909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   811.825172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.391439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           72      3.16%      3.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           46      2.02%      5.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           57      2.50%      7.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           95      4.17%     11.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      2.24%     14.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           79      3.47%     17.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      1.41%     18.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      1.67%     20.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1806     79.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2276                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.143143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.109113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.354326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            13      1.30%      1.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           962     96.30%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            15      1.50%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             3      0.30%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             2      0.20%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.014028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.013069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.184134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              992     99.40%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.40%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           998                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    213763250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               516032000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   80605000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13259.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.69                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32007.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1689.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1676.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1689.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1675.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    14989                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14854                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19016.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        1431250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        20540000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       592258000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq                 139                       # Transaction distribution
system.membus.trans_dist::ReadResp                139                       # Transaction distribution
system.membus.trans_dist::Writeback             15993                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15982                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        48076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port         5120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2050176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2055296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                   32115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total               32115                       # Request fanout histogram
system.membus.reqLayer0.occupancy           163822000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             754750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          149685250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             24.5                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                  261803                       # Number of BP lookups
system.cpu.branchPred.condPredicted            261037                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               458                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               257307                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  254821                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.033839                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     182                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    3                       # Number of system calls
system.cpu.numCycles                          1221442                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             512530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1368280                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      261803                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             255003                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        704804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     958                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingTrapStallCycles            15                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    510939                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   140                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1217828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.128284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.447897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   697132     57.24%     57.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      813      0.07%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   251439     20.65%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   251161     20.62%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3675      0.30%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      335      0.03%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2437      0.20%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      803      0.07%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    10033      0.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1217828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.214339                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.120217                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   479584                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                240360                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    489212                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  8260                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    412                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  449                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    68                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1366812                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   365                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    412                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   481908                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3805                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1580                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    495071                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                235049                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1364940                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   6619                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      6                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 227081                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2154897                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               6505567                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1883464                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps               2140979                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    13902                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 15                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     34659                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               260816                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              262371                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2521                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            14421                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1362620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  34                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1358930                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               222                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            8091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        18920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1217828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.115864                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.071812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              459725     37.75%     37.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              245773     20.18%     57.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              473564     38.89%     96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               12829      1.05%     97.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13479      1.11%     98.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                4459      0.37%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5373      0.44%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1915      0.16%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 711      0.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1217828                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1835     79.89%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    189      8.23%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   273     11.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                836498     61.56%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   41      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               260498     19.17%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              261893     19.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1358930                       # Type of FU issued
system.cpu.iq.rate                           1.112562                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2297                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001690                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3938206                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1370770                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1358067                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1361227                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              480                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1041                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          912                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    412                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1187                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1002                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1362655                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               237                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                260816                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               262371                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 14                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     25                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   966                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            167                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          257                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  424                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1358293                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                260412                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               636                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             1                       # number of nop insts executed
system.cpu.iew.exec_refs                       522181                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   259953                       # Number of branches executed
system.cpu.iew.exec_stores                     261769                       # Number of stores executed
system.cpu.iew.exec_rate                     1.112041                       # Inst execution rate
system.cpu.iew.wb_sent                        1358137                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1358067                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    822175                       # num instructions producing a value
system.cpu.iew.wb_consumers                    905361                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.111855                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.908118                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            8136                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               391                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1216526                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.113429                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.283810                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       460279     37.84%     37.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       488209     40.13%     77.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7041      0.58%     78.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       234094     19.24%     97.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5006      0.41%     98.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14280      1.17%     99.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          831      0.07%     99.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          756      0.06%     99.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6030      0.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1216526                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1349816                       # Number of instructions committed
system.cpu.commit.committedOps                1354515                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         521232                       # Number of memory references committed
system.cpu.commit.loads                        259774                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.branches                     259557                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1092489                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  118                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           833258     61.52%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              25      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          259774     19.18%     80.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         261458     19.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1354515                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  6030                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      2573108                       # The number of ROB reads
system.cpu.rob.rob_writes                     2726618                       # The number of ROB writes
system.cpu.timesIdled                              52                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            3614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1349816                       # Number of Instructions Simulated
system.cpu.committedOps                       1354515                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.904895                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.904895                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.105100                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.105100                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1870726                       # number of integer regfile reads
system.cpu.int_regfile_writes                  572522                       # number of integer regfile writes
system.cpu.cc_regfile_reads                   4855628                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1573735                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  522177                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     16                       # number of misc regfile writes
system.cpu.icache.tags.replacements                 9                       # number of replacements
system.cpu.icache.tags.tagsinuse           244.447935                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                  25                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 9                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.777778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   244.447935                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.477437                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.477437                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1021958                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1021958                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       510844                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          510844                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        510844                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           510844                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       510844                       # number of overall hits
system.cpu.icache.overall_hits::total          510844                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           95                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           95                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             95                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           95                       # number of overall misses
system.cpu.icache.overall_misses::total            95                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      5372250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5372250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      5372250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5372250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      5372250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5372250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       510939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       510939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       510939                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       510939                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       510939                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       510939                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000186                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000186                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000186                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000186                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000186                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        56550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        56550                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        56550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        56550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        56550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        56550                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           80                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           80                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           80                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      4570750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4570750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      4570750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4570750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      4570750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4570750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000157                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000157                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000157                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000157                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000157                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57134.375000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57134.375000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57134.375000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57134.375000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57134.375000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57134.375000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             16041                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16041                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          753                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1058639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1058639                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       259677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          259677                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         7673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7673                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        267350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           267350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       267350                       # number of overall hits
system.cpu.dcache.overall_hits::total          267350                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           207                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       253726                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       253726                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       253933                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         253933                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       253933                       # number of overall misses
system.cpu.dcache.overall_misses::total        253933                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9896250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9896250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12380036248                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12380036248                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        58500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        58500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12389932498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12389932498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12389932498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12389932498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       259884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       259884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       261399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       261399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521283                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521283                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521283                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521283                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.970646                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.970646                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.487131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.487131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.487131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.487131                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47807.971014                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47807.971014                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48792.935087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48792.935087                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 48792.132169                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48792.132169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 48792.132169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48792.132169                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          386                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        15993                       # number of writebacks
system.cpu.dcache.writebacks::total             15993                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       237743                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       237743                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       237892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       237892                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       237892                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       237892                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           58                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        15983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15983                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        16041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        16041                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16041                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      3369250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3369250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    853934249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    853934249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    857303499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    857303499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    857303499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    857303499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.061144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.030772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030772                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.030772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030772                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58090.517241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58090.517241                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53427.657449                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53427.657449                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        55000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53444.517112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53444.517112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53444.517112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53444.517112                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       94000                       # Number of ticks simulated
final_tick                                  763594500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              671859992                       # Simulator instruction rate (inst/s)
host_op_rate                                690422369                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44203634                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649464                       # Number of bytes of host memory used
host_seconds                                     0.00                       # Real time elapsed on the host
sim_insts                                     1411512                       # Number of instructions simulated
sim_ops                                       1459653                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.data              64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.data                1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.data          680851064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             680851064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       680851064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            680851064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       680851064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         680851064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1361702128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                     128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                        104000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean          1024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean         1024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                        72250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   91000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          inf                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        inf                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     inf                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       680.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1361.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    680.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       2                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   inf                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate               200.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     104000.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                   300.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE              0                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::Writeback                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer0.occupancy                9500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy               9500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.1                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                              188                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles                  1                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingDrainCycles                25                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.rateDist::samples                 26                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                     0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       26    100.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   26                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.rate                               0                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                       24                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         1                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                      3                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                       24                       # Number of cycles rename is idle
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                         1                       # Number of cycles rename is running
system.cpu.rename.RenamedInsts                      3                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                   7                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                    12                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups                3                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                     7                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                       16                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                    1                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   1                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                          2                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                         4                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined               7                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           12                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            26                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.153846                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.543493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  24     92.31%     92.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0      0.00%     92.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   2      7.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              26                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     2     50.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    1     25.00%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   1     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                      4                       # Type of FU issued
system.cpu.iq.rate                           0.021277                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads                 35                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes                 9                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses            4                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                      4                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            2                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                   2                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                     1                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                    1                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                     3                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 2                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_stores                          1                       # Number of stores executed
system.cpu.iew.exec_rate                     0.015957                       # Inst execution rate
system.cpu.iew.wb_sent                              4                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                             4                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         3                       # num instructions producing a value
system.cpu.iew.wb_consumers                         3                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.021277                       # insts written-back per cycle
system.cpu.iew.wb_fanout                            1                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts               7                       # The number of squashed insts skipped by commit
system.cpu.commit.committed_per_cycle::samples           25                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.040000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.200000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           24     96.00%     96.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      4.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           25                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      1                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                1    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 1                       # Class of committed instruction
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                           32                       # The number of ROB reads
system.cpu.rob.rob_writes                          11                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                             162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             1                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             188.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       188.000000                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.005319                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.005319                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                        6                       # number of integer regfile reads
system.cpu.int_regfile_writes                       2                       # number of integer regfile writes
system.cpu.cc_regfile_reads                        12                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        6                       # number of cc regfile writes
system.cpu.misc_regfile_reads                       2                       # number of misc regfile reads
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse                  246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst          246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.480469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.480469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 1                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                     0                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 3                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                3                       # Number of data accesses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.WriteReq_miss_latency::cpu.data      1713000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1713000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      1713000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1713000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      1713000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1713000                       # number of overall miss cycles
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data      1713000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total      1713000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data      1713000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total      1713000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data      1713000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total      1713000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       112000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       112000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data       112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data       112000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       112000                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data          inf                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total          inf                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data          inf                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total          inf                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data          inf                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total          inf                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000763                       # Number of seconds simulated
sim_ticks                                   763406000                       # Number of ticks simulated
final_tick                                 1527000500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 368324                       # Simulator instruction rate (inst/s)
host_op_rate                                   375523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              114182043                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649464                       # Number of bytes of host memory used
host_seconds                                     6.69                       # Real time elapsed on the host
sim_insts                                     2462553                       # Number of instructions simulated
sim_ops                                       2510694                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.data          840960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             840960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       840768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          840768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.data            13140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         13137                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13137                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.data         1101589456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1101589456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1101337951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1101337951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1101337951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1101589456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2202927407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       13140                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13137                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13140                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 840960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  840704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  840960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               840768                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              774                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     763389500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13140                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    917.263502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.319511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.899722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           50      2.73%      2.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           15      0.82%      3.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           36      1.96%      5.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           79      4.31%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           58      3.16%     12.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           60      3.27%     16.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      1.25%     17.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      1.85%     19.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1478     80.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1833                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.001218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.001105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      0.060474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15                1      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16              818     99.63%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17                2      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           821                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              821    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           821                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    119488250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               365863250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   65700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9093.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27843.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1101.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1101.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1101.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1101.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12226                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      29051.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    93.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        5542250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        25480000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       732034750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq                   2                       # Transaction distribution
system.membus.trans_dist::ReadResp                  2                       # Transaction distribution
system.membus.trans_dist::Writeback             13137                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13138                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13137                       # Transaction distribution
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        39416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1681664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1681664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             26277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                   26277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total               26277                       # Request fanout histogram
system.membus.reqLayer0.occupancy           131962500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy          121732000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             15.9                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                  210220                       # Number of BP lookups
system.cpu.branchPred.condPredicted            210219                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               210218                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  210214                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.998097                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       1                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                          1526812                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             420434                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1051107                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      210220                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             210215                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1106377                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                       2                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                    420434                       # Number of cache lines fetched
system.cpu.fetch.rateDist::samples            1526812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.688433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.147209                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1106376     72.46%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        1      0.00%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   210217     13.77%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   210214     13.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        1      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1526812                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.137686                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.688432                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   118269                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1186741                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    169252                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 52549                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1051073                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   144544                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                       3                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    195520                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1186738                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1051070                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  13137                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1147328                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1681711                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5045124                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1471488                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps               1681665                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                       46                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    248039                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               210214                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210212                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1051069                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1051051                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              28                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           99                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1526812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.688396                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.451999                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1157360     75.80%     75.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               93539      6.13%     81.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              101999      6.68%     88.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               44108      2.89%     91.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52549      3.44%     94.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               52548      3.44%     98.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               24709      1.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1526812                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                630629     60.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               210214     20.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              210208     20.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1051051                       # Type of FU issued
system.cpu.iq.rate                           0.688396                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3628914                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1051097                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1051047                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1051051                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            5                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            4                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       3                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1051069                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                210214                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               210212                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1051051                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                210214                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       420422                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   210209                       # Number of branches executed
system.cpu.iew.exec_stores                     210208                       # Number of stores executed
system.cpu.iew.exec_rate                     0.688396                       # Inst execution rate
system.cpu.iew.wb_sent                        1051048                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1051047                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    604353                       # num instructions producing a value
system.cpu.iew.wb_consumers                    877105                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.688393                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.689032                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts              28                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1526808                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.688391                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.540988                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1144223     74.94%     74.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       172376     11.29%     86.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        39412      2.58%     88.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        39426      2.58%     91.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        14703      0.96%     92.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       103531      6.78%     99.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%     99.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%     99.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        13137      0.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1526808                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1051041                       # Number of instructions committed
system.cpu.commit.committedOps                1051041                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         420417                       # Number of memory references committed
system.cpu.commit.loads                        210209                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     210208                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    840833                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           630624     60.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          210209     20.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         210208     20.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1051041                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 13137                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      2564740                       # The number of ROB reads
system.cpu.rob.rob_writes                     2102142                       # The number of ROB writes
system.cpu.committedInsts                     1051041                       # Number of Instructions Simulated
system.cpu.committedOps                       1051041                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.452666                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.452666                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.688389                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.688389                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1471466                       # number of integer regfile reads
system.cpu.int_regfile_writes                  420422                       # number of integer regfile writes
system.cpu.cc_regfile_reads                   3783786                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1261253                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  420419                       # number of misc regfile reads
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse                  246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst          246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.480469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.480469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            840868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           840868                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       420434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          420434                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        420434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           420434                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       420434                       # number of overall hits
system.cpu.icache.overall_hits::total          420434                       # number of overall hits
system.cpu.icache.ReadReq_accesses::cpu.inst       420434                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       420434                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       420434                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       420434                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       420434                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       420434                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             13139                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13139                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                     0                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            853983                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           853983                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       210212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          210212                       # number of ReadReq hits
system.cpu.dcache.demand_hits::cpu.data        210212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           210212                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       210212                       # number of overall hits
system.cpu.dcache.overall_hits::total          210212                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             2                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       210208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       210208                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       210210                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         210210                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       210210                       # number of overall misses
system.cpu.dcache.overall_misses::total        210210                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data       120500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       120500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  10348335000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10348335000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  10348455500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10348455500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  10348455500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10348455500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       210214                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       210214                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       210208                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       210208                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       420422                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       420422                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       420422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       420422                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.499998                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.499998                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.499998                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.499998                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        60250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        60250                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49229.025537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49229.025537                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49229.130393                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49229.130393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49229.130393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49229.130393                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13137                       # number of writebacks
system.cpu.dcache.writebacks::total             13137                       # number of writebacks
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       197070                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       197070                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       197070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       197070                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       197070                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       197070                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        13138                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13138                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        13140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        13140                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13140                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data       114500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       114500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    662142500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    662142500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    662257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    662257000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    662257000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    662257000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031254                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031254                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031254                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        57250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        57250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50399.033338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50399.033338                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50400.076104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50400.076104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50400.076104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50400.076104                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                       65000                       # Number of ticks simulated
final_tick                                 1527065500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1150960663                       # Simulator instruction rate (inst/s)
host_op_rate                               1166160696                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30016093                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649464                       # Number of bytes of host memory used
host_seconds                                     0.00                       # Real time elapsed on the host
sim_insts                                     2462554                       # Number of instructions simulated
sim_ops                                       2510695                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.data              64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.data                1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.data          984615385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             984615385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1969230769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1969230769                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1969230769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         984615385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2953846154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                         89000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    2                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   18750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                18750.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       984.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    984.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1969.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      29666.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    33.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE              0                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::Writeback                 2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                2                       # Transaction distribution
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port            5                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      5                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples                 3                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       3    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                   3                       # Request fanout histogram
system.membus.reqLayer0.occupancy               19000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy              18500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             28.5                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    1                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       1                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct            100.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                              130                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles                  2                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                              5                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                  1                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                            36                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingDrainCycles                19                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.CacheLines                         2                       # Number of cache lines fetched
system.cpu.fetch.rateDist::samples                 57                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.087719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.473615                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       55     96.49%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      1.75%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        1      1.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   57                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.007692                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.038462                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                       18                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                    35                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                         2                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                     1                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                     19                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                       19                       # Number of cycles rename is idle
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                         2                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                    35                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                      5                       # Number of instructions processed by rename
system.cpu.rename.SQFullEvents                     35                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                   8                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                    24                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups                7                       # Number of integer rename lookups
system.cpu.rename.UndoneMaps                        8                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                        15                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                    1                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   1                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                          5                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                         5                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined               4                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined            5                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            57                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.087719                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.342298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  53     92.98%     92.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   3      5.26%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   1      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              57                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     3     60.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    1     20.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   1     20.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                      5                       # Type of FU issued
system.cpu.iq.rate                           0.038462                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads                 67                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes                 9                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses            3                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                      5                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            1                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                   5                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                     1                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                    1                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                     3                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 2                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_stores                          1                       # Number of stores executed
system.cpu.iew.exec_rate                     0.023077                       # Inst execution rate
system.cpu.iew.wb_sent                              3                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                             3                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         2                       # num instructions producing a value
system.cpu.iew.wb_consumers                         2                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.023077                       # insts written-back per cycle
system.cpu.iew.wb_fanout                            1                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit
system.cpu.commit.committed_per_cycle::samples           56                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.017857                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.133631                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           55     98.21%     98.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      1.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           56                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      1                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                         1                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              1    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 1                       # Class of committed instruction
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                           60                       # The number of ROB reads
system.cpu.rob.rob_writes                          11                       # The number of ROB writes
system.cpu.timesIdled                               1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              73                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             1                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             130.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       130.000000                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.007692                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.007692                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                        6                       # number of integer regfile reads
system.cpu.int_regfile_writes                       1                       # number of integer regfile writes
system.cpu.cc_regfile_reads                         9                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        6                       # number of cc regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse                  246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst          246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.480469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.480469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                 4                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                4                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst            2                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total               2                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst             2                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total                2                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst            2                       # number of overall hits
system.cpu.icache.overall_hits::total               2                       # number of overall hits
system.cpu.icache.ReadReq_accesses::cpu.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total            2                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total            2                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                     0                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 4                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                4                       # Number of data accesses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.WriteReq_miss_latency::cpu.data       686750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       686750                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data       686750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       686750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data       686750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       686750                       # number of overall miss cycles
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data       686750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       686750                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data       686750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total       686750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data       686750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total       686750                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data        82500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        82500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data        82500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        82500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data        82500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        82500                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        82500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        82500                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data        82500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        82500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data        82500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        82500                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.054029                       # Number of seconds simulated
sim_ticks                                 54028529000                       # Number of ticks simulated
final_tick                                55555594500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187785                       # Simulator instruction rate (inst/s)
host_op_rate                                   189983                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              122126101                       # Simulator tick rate (ticks/s)
host_mem_usage                                 654584                       # Number of bytes of host memory used
host_seconds                                   442.40                       # Real time elapsed on the host
sim_insts                                    83076088                       # Number of instructions simulated
sim_ops                                      84048568                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          339008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       159101376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          159440384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       339008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        339008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    158284032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       158284032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2485959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2491256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2473188                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2473188                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            6274611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         2944766014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2951040625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       6274611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6274611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2929638007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2929638007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2929638007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           6274611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        2944766014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5880678632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2491256                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2473188                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2491256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2473188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              159406656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               158280896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               159440384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            158284032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    527                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    51                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            157460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            157987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            157144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            156037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            155235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            156181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            155243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            153706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            155047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            154804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           154460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           155286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           156213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           155161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           156515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            155865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            154369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            154492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            154760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            154280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            152995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            154281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            153946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           153784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           153830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           154475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           155615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           154664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           155591                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   54028442500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2491256                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2473188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  491524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1332474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  425077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  241394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 173806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 211593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 213682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 245115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 251606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 204066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 193036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 178025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 193621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 174968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 176203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       334873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    948.680700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.389902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.706718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7891      2.36%      2.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8093      2.42%      4.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4681      1.40%      6.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4423      1.32%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3801      1.14%      8.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3683      1.10%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3586      1.07%     10.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4805      1.43%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       293910     87.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       334873                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       154553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.115663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.071132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.816542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1188      0.77%      0.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        152615     98.75%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           362      0.23%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           175      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            75      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            54      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            33      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            10      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        154553                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       154553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.069775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           154420     99.91%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               80      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        154553                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  71152802250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            117853971000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                12453645000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28567.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47317.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2950.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2929.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2951.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2929.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   22.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.99                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2322506                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2306485                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      10883.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      419118750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1804140000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     51805582500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq               24666                       # Transaction distribution
system.membus.trans_dist::ReadResp              24666                       # Transaction distribution
system.membus.trans_dist::Writeback           2473188                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2466599                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2466599                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        10603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7445124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7455727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       339008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    317385408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               317724416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                9                       # Total snoops (count)
system.membus.snoop_fanout::samples           4964462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                 4964462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total             4964462                       # Request fanout histogram
system.membus.reqLayer0.occupancy         24796131000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              45.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           50131969                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy        22757711738                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             42.1                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                17287653                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17203172                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             23944                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16267594                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16189213                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.518177                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25525                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 48                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  110                       # Number of system calls
system.cpu.numCycles                        108057058                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1993018                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       81439755                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    17287653                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16214738                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     105698174                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   50974                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           235                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1838464                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7054                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          107716951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.765337                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.743979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 88745358     82.39%     82.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   611954      0.57%     82.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1528745      1.42%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1527045      1.42%     85.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4588898      4.26%     90.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  9854684      9.15%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   111886      0.10%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    98193      0.09%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   650188      0.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            107716951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.159986                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.753674                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3962778                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              92102877                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   6666100                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4961036                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  24160                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                54557                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  1387                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               82239694                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  5783                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  24160                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5342439                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                32605982                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          38532                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  10240706                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              59465127                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               82165027                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6648                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 116514                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  59491                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               58311246                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           150267071                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             382988297                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109131481                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            485341                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             149335959                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   931112                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                823                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            857                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  25361716                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              6912050                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16579279                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             85433                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            67639                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   82038755                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2069                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  81910059                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5799                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          488722                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1105725                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            279                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     107716951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.760419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.547431                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            81243054     75.42%     75.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5017691      4.66%     80.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6554103      6.08%     86.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3567632      3.31%     89.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5937614      5.51%     94.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3587050      3.33%     98.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1306808      1.21%     99.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              469280      0.44%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               33719      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       107716951                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   62761     35.63%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      6      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp              1190      0.68%     36.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc              443      0.25%     36.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  61213     34.75%     71.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 50554     28.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58078115     70.90%     70.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                66915      0.08%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     8      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            9102      0.01%     71.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp           68902      0.08%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           20338      0.02%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         145265      0.18%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           6418      0.01%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc         3048      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6955669      8.49%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16556271     20.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               81910059                       # Type of FU issued
system.cpu.iq.rate                           0.758026                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      176167                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002151                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          270775814                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          82060976                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     81334055                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              943221                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             470361                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       452151                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               81597610                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  488616                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            66582                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        90417                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1826                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        43573                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2919                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       2123664                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  24160                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  463297                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              32053260                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            82040985                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4555                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               6912050                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16579279                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                812                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2912                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              32044384                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1826                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          11453                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        14170                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25623                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              81880649                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6946172                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             29410                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           161                       # number of nop insts executed
system.cpu.iew.exec_refs                     23498522                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17154110                       # Number of branches executed
system.cpu.iew.exec_stores                   16552350                       # Number of stores executed
system.cpu.iew.exec_rate                     0.757754                       # Inst execution rate
system.cpu.iew.wb_sent                       81793402                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      81786206                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  42128314                       # num instructions producing a value
system.cpu.iew.wb_consumers                  64669812                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.756880                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.651437                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          503741                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1790                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             22617                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    107639463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.757509                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.630183                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     81679339     75.88%     75.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6807573      6.32%     82.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5463916      5.08%     87.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1655067      1.54%     88.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5470197      5.08%     93.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4961283      4.61%     98.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        84452      0.08%     98.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       497735      0.46%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1019901      0.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    107639463                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             80613535                       # Number of instructions committed
system.cpu.commit.committedOps               81537874                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23357339                       # Number of memory references committed
system.cpu.commit.loads                       6821633                       # Number of loads committed
system.cpu.commit.membars                        1120                       # Number of memory barriers committed
system.cpu.commit.branches                   17110587                       # Number of branches committed
system.cpu.commit.fp_insts                     445883                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  64176965                       # Number of committed integer instructions.
system.cpu.commit.function_calls                21793                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57867491     70.97%     70.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           64298      0.08%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         9088      0.01%     71.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp        66942      0.08%     71.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        20317      0.02%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            8      0.00%     71.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       143077      0.18%     71.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         6418      0.01%     71.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc         2888      0.00%     71.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6821633      8.37%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       16535706     20.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81537874                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1019901                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    188659747                       # The number of ROB reads
system.cpu.rob.rob_writes                   164160978                       # The number of ROB writes
system.cpu.timesIdled                            5307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          340107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    80613534                       # Number of Instructions Simulated
system.cpu.committedOps                      81537873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.340433                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.340433                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.746027                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.746027                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                108413984                       # number of integer regfile reads
system.cpu.int_regfile_writes                30838797                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    475368                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   291610                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 266088080                       # number of cc regfile reads
system.cpu.cc_regfile_writes                118499332                       # number of cc regfile writes
system.cpu.misc_regfile_reads                27450783                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 106845                       # number of misc regfile writes
system.cpu.icache.tags.replacements              5040                       # number of replacements
system.cpu.icache.tags.tagsinuse           463.985869                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2765354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            498.891214                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   463.985869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.906222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.906222                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3682234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3682234                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1832041                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1832041                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1832041                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1832041                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1832041                       # number of overall hits
system.cpu.icache.overall_hits::total         1832041                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6423                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6423                       # number of overall misses
system.cpu.icache.overall_misses::total          6423                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    357961212                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    357961212                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    357961212                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    357961212                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    357961212                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    357961212                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1838464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1838464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1838464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1838464                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1838464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1838464                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003494                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003494                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003494                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003494                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003494                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55731.155535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55731.155535                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55731.155535                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55731.155535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55731.155535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55731.155535                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1117                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1117                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5306                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5306                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    291305031                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    291305031                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    291305031                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    291305031                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    291305031                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    291305031                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002886                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002886                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54901.061251                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54901.061251                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54901.061251                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54901.061251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54901.061251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54901.061251                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2485959                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7621026                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2486983                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.064366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          672                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49068299                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49068299                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      6717198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6717198                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       430677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         430677                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data        11674                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11674                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          551                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          551                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          560                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          560                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       7147875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7147875                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7159549                       # number of overall hits
system.cpu.dcache.overall_hits::total         7159549                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        58407                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58407                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16072016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16072016                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           78                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           78                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     16130423                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16130423                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16130501                       # number of overall misses
system.cpu.dcache.overall_misses::total      16130501                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3801602244                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3801602244                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1027834139754                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1027834139754                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       702250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       702250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1031635741998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1031635741998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1031635741998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1031635741998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      6775605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6775605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     16502693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16502693                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        11752                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11752                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     23278298                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23278298                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     23290050                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23290050                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008620                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008620                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.973903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.973903                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.006637                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006637                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.016071                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016071                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.692938                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.692938                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.692592                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.692592                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65088.127177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65088.127177                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63951.786742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63951.786742                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 78027.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78027.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63955.901342                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63955.901342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63955.592080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63955.592080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     77155809                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1226                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2064288                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.376475                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.733333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2473188                       # number of writebacks
system.cpu.dcache.writebacks::total           2473188                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        39093                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39093                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data     13605414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     13605414                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     13644507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     13644507                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     13644507                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     13644507                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        19314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19314                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2466602                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2466602                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2485916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2485916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2485959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2485959                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1233443503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1233443503                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 178092673562                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 178092673562                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      2062500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2062500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       670250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       670250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 179326117065                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 179326117065                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 179328179565                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 179328179565                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.149467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.149467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.003659                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.016071                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016071                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.106791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.106791                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.106739                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.106739                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63862.664544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63862.664544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72201.625379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72201.625379                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 47965.116279                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47965.116279                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 74472.222222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74472.222222                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72136.836910                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72136.836910                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72136.418809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72136.418809                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
