
==============================================================================
XRT Build Version: 2.18.179 (2024.2)
       Build Date: 2024-11-05 13:57:47
          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2024.2) on 2024-11-10-11:19:46
   Version:                2.18.179
   Kernels:                pooling
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          f0bf33a5-c7ee-6ab8-96d5-00366fcb76ad
   UUID (IINTF):           a8880c2311a2a42b5fb76899d385acee
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_4_1
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3510589)
   Created:
               Thu Mar 31 09:04:14 2022   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.4
   Board Part:             xilinx.com:au250:part0:1.4
   Platform VBNV:          xilinx_u250_gen3x16_xdma_4_1_202210_1
   Static UUID:            a8880c23-11a2-a42b-5fb7-6899d385acee
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 300 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

System Clocks
------
   Name:           ii_level1_wire_ulp_m_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

   Name:           ii_level1_wire_ulp_m_aclk_pcie_user_00 
   Type:           FIXED 
   Default Freq:   250 MHz

   Name:           ii_level1_wire_ulp_m_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           ss_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  300 MHz

   Name:           ss_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    No
==============================================================================
Kernel: pooling

Definition
----------
   Signature: pooling (void* input, void* output, unsigned int height, unsigned int width, unsigned int channels, unsigned int pool_size, unsigned int pool_stride, unsigned int type)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x58
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        pooling_1
   Base Address: 0x1010000

   Argument:          input
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank1 (MEM_DDR4)

   Argument:          output
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank1 (MEM_DDR4)

   Argument:          height
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          width
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          channels
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          pool_size
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          pool_stride
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          type
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2024.2 - 2024-11-10-11:19:46 (SW BUILD: 5239630)
   Command Line:  v++ --input_files pooling.xo --link --optimize 0 --output pooling.xclbin --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --report_level 0 --target hw 
   Options:       --input_files pooling.xo
                  --link
                  --optimize 0
                  --output pooling.xclbin
                  --platform xilinx_u250_gen3x16_xdma_4_1_202210_1
                  --report_level 0
                  --target hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
