Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec  7 18:54:54 2019
| Host         : Engineer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PICtop_control_sets_placed.rpt
| Design       : PICtop
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            9 |
| No           | No                    | Yes                    |              46 |           17 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |             112 |           35 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|                        Clock Signal                       |                                                          Enable Signal                                                          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  DMA_ports/contador_aux__0                                |                                                                                                                                 |                  |                1 |              3 |
|  DMA_ports/FSM_sequential_s_DMA_next_state_reg[3]_i_2_n_0 |                                                                                                                                 |                  |                1 |              4 |
|  Clock_generator/inst/clk_out1                            | DMA_ports/m_DMA_ACK_reg_59[0]                                                                                                   | RAM_PORTS/Reset  |                3 |              8 |
|  Clock_generator/inst/clk_out1                            | DMA_ports/m_DMA_ACK_reg_62[0]                                                                                                   | RAM_PORTS/Reset  |                3 |              8 |
|  Clock_generator/inst/clk_out1                            | DMA_ports/m_DMA_ACK_reg_58[0]                                                                                                   | RAM_PORTS/Reset  |                2 |              8 |
|  Clock_generator/inst/clk_out1                            | DMA_ports/m_DMA_ACK_reg_60[0]                                                                                                   | RAM_PORTS/Reset  |                2 |              8 |
|  Clock_generator/inst/clk_out1                            | DMA_ports/m_DMA_ACK_reg_55[0]                                                                                                   | RAM_PORTS/Reset  |                4 |              8 |
|  Clock_generator/inst/clk_out1                            | DMA_ports/m_DMA_ACK_reg_56[0]                                                                                                   | RAM_PORTS/Reset  |                3 |              8 |
|  Clock_generator/inst/clk_out1                            | DMA_ports/m_DMA_ACK_reg_57[0]                                                                                                   | RAM_PORTS/Reset  |                2 |              8 |
|  Clock_generator/inst/clk_out1                            | DMA_ports/m_DMA_ACK_reg_61[0]                                                                                                   | RAM_PORTS/Reset  |                1 |              8 |
|  Clock_generator/inst/clk_out1                            | Reset_IBUF                                                                                                                      |                  |                4 |              8 |
|  DMA_ports/OE_aux0                                        |                                                                                                                                 |                  |                3 |              8 |
|  RS232_PHY/Clock_generator/inst/clk_out1                  | RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | RAM_PORTS/Reset  |                3 |              8 |
|  RS232_PHY/Clock_generator/inst/clk_out1                  | RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | RAM_PORTS/Reset  |                2 |              8 |
|  RS232_PHY/Clock_generator/inst/clk_out1                  | RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | RAM_PORTS/Reset  |                2 |              8 |
|  RS232_PHY/Clock_generator/inst/clk_out1                  | DMA_ports/E[0]                                                                                                                  | RAM_PORTS/Reset  |                2 |              8 |
|  RS232_PHY/Clock_generator/inst/clk_out1                  | RS232_PHY/Shift/register_aux[7]_i_1_n_0                                                                                         | RAM_PORTS/Reset  |                2 |              8 |
|  Clock_generator/inst/clk_out1                            |                                                                                                                                 | RAM_PORTS/Reset  |                3 |              9 |
|  DMA_ports/m_DMA_ACK_reg_64[0]                            |                                                                                                                                 |                  |                4 |              9 |
|  RS232_PHY/Clock_generator/inst/clk_out1                  | RS232_PHY/Transmitter/s_TX_dataCount_0                                                                                          | RAM_PORTS/Reset  |               11 |             32 |
|  RS232_PHY/Clock_generator/inst/clk_out1                  |                                                                                                                                 | RAM_PORTS/Reset  |               18 |             49 |
+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


