
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.733476                       # Number of seconds simulated
sim_ticks                                1733475763500                       # Number of ticks simulated
final_tick                               1733475763500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203924                       # Simulator instruction rate (inst/s)
host_op_rate                                   357402                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              706993293                       # Simulator tick rate (ticks/s)
host_mem_usage                                 598088                       # Number of bytes of host memory used
host_seconds                                  2451.90                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       406475776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          406523328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70845376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70845376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6351184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6351927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1106959                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1106959                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              27432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          234485987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             234513419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         27432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            27432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40868974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40868974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40868974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             27432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         234485987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            275382393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6351927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1106959                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6351927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1106959                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              406015424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  507904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70843648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               406523328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70845376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7936                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            410224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            392632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            392067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            403859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            384464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            387999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            392082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            383798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            393716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            390155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           391347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           394697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           405763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           408772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           405262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           407154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             67824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71413                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1733458486500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6351927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1106959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6343991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5563251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.715901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.759126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   111.369383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5016094     90.16%     90.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       394683      7.09%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39020      0.70%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18200      0.33%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13409      0.24%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14274      0.26%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10013      0.18%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8908      0.16%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        48650      0.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5563251                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.876613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.598688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    115.407589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         57874     88.38%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7117     10.87%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          440      0.67%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           48      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.903596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.875120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.984474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            35163     53.70%     53.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1503      2.30%     55.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            28788     43.96%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65485                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 199028785000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            317978616250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31719955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31372.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50122.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       234.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    234.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1338706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  548966                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     232401.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19722372180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10482689415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22470472500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2887030620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         128422881600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          98071612200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4242910560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    493150019040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     80361093120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      60369447945                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           920195441940                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            530.838364                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1507320714000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5170522000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54417202000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 216580964250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 209274296000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  166563752000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1081469027250                       # Time in different power states
system.mem_ctrls_1.actEnergy              19999239960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10629848130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22825623240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2891154420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         128657059440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          98989482060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4372183680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    492549925320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     81067327680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      59687241975                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           921683826975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            531.696978                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1504975525250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5171807500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54516670000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 213708656250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 211113482000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  168809590000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1080155557750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3466951527                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3466951527                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          12499842                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.819932                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281276860                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12500866                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.500590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         787041500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.819932                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999824                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          647                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1187611770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1187611770                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    209214734                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209214734                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72062126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72062126                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     281276860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281276860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281276860                       # number of overall hits
system.cpu.dcache.overall_hits::total       281276860                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12084435                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12084435                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       416431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       416431                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12500866                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12500866                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12500866                       # number of overall misses
system.cpu.dcache.overall_misses::total      12500866                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 714650553000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 714650553000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23432718000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23432718000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 738083271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 738083271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 738083271000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 738083271000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054607                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005746                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.042552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042552                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.042552                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042552                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59138.102278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59138.102278                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56270.349710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56270.349710                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59042.571211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59042.571211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59042.571211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59042.571211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3470207                       # number of writebacks
system.cpu.dcache.writebacks::total           3470207                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12084435                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12084435                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       416431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       416431                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12500866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12500866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12500866                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12500866                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 702566118000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 702566118000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23016287000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23016287000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 725582405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 725582405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 725582405000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 725582405000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005746                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042552                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58138.102278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58138.102278                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55270.349710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55270.349710                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58042.571211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58042.571211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58042.571211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58042.571211                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3061829                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998996                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674255987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3061957                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            220.204264                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          36861500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2712333733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2712333733                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674255987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674255987                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674255987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674255987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674255987                       # number of overall hits
system.cpu.icache.overall_hits::total       674255987                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3061957                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3061957                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3061957                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3061957                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3061957                       # number of overall misses
system.cpu.icache.overall_misses::total       3061957                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  39866712000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39866712000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  39866712000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39866712000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  39866712000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39866712000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004521                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004521                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004521                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004521                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004521                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13020.010405                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13020.010405                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13020.010405                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13020.010405                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13020.010405                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13020.010405                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3061829                       # number of writebacks
system.cpu.icache.writebacks::total           3061829                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3061957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3061957                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3061957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3061957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3061957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3061957                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  36804755000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  36804755000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  36804755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  36804755000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  36804755000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  36804755000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004521                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004521                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12020.010405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12020.010405                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12020.010405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12020.010405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12020.010405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12020.010405                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6356764                       # number of replacements
system.l2.tags.tagsinuse                 16327.990744                       # Cycle average of tags in use
system.l2.tags.total_refs                    24712403                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6373148                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.877582                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               13822390000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       61.970949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.734239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16254.285555                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.992083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996581                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68622134                       # Number of tag accesses
system.l2.tags.data_accesses                 68622134                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3470207                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3470207                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3061828                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3061828                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             207765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207765                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3061214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3061214                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5941917                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5941917                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3061214                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6149682                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9210896                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3061214                       # number of overall hits
system.l2.overall_hits::cpu.data              6149682                       # number of overall hits
system.l2.overall_hits::total                 9210896                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208666                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              743                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6142518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6142518                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 743                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6351184                       # number of demand (read+write) misses
system.l2.demand_misses::total                6351927                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                743                       # number of overall misses
system.l2.overall_misses::cpu.data            6351184                       # number of overall misses
system.l2.overall_misses::total               6351927                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20210101000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20210101000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     69050500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69050500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 622045037500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 622045037500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      69050500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  642255138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     642324189000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     69050500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 642255138500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    642324189000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3470207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3470207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3061828                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3061828                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         416431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            416431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3061957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3061957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12084435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12084435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3061957                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12500866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15562823                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3061957                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12500866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15562823                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.501082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.501082                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000243                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.508300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.508300                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000243                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.508060                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.408147                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000243                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.508060                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.408147                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 96853.828606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96853.828606                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 92934.724092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92934.724092                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101268.736616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101268.736616                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 92934.724092                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101123.686308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101122.728426                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 92934.724092                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101123.686308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101122.728426                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1106959                       # number of writebacks
system.l2.writebacks::total                   1106959                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        38942                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         38942                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208666                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          743                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6142518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6142518                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6351184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6351927                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6351184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6351927                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18123441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18123441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     61620500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61620500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 560619857500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 560619857500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     61620500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 578743298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 578804919000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     61620500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 578743298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 578804919000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.501082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.501082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.508300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.508300                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.508060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.408147                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.508060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.408147                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86853.828606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86853.828606                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 82934.724092                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82934.724092                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91268.736616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91268.736616                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 82934.724092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91123.686308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91122.728426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 82934.724092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91123.686308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91122.728426                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12687334                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6335407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6143261                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1106959                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5228448                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208666                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6143261                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19039261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19039261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19039261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    477368704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    477368704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               477368704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6351927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6351927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6351927                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17119479000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        35407711750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     31124494                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15561671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          60299                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        60299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1733475763500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15146392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4577166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3061829                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14279440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           416431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          416431                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3061957                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12084435                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      9185743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37501574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46687317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    391922304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1022148672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1414070976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6356764                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70845376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21919587                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002751                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052377                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21859287     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  60300      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21919587                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22094283000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4592935500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18751299000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
