///Register `PRIVCFGR1` reader
pub type R = crate::R<PRIVCFGR1rs>;
///Register `PRIVCFGR1` writer
pub type W = crate::W<PRIVCFGR1rs>;
///Field `TIM2PRIV` reader - privileged access mode for TIM2
pub type TIM2PRIV_R = crate::BitReader;
///Field `TIM2PRIV` writer - privileged access mode for TIM2
pub type TIM2PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM3PRIV` reader - privileged access mode for TIM3
pub type TIM3PRIV_R = crate::BitReader;
///Field `TIM3PRIV` writer - privileged access mode for TIM3
pub type TIM3PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM4PRIV` reader - privileged access mode for TIM4
pub type TIM4PRIV_R = crate::BitReader;
///Field `TIM4PRIV` writer - privileged access mode for TIM4
pub type TIM4PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM5PRIV` reader - privileged access mode for TIM5
pub type TIM5PRIV_R = crate::BitReader;
///Field `TIM5PRIV` writer - privileged access mode for TIM5
pub type TIM5PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM6PRIV` reader - privileged access mode for TIM6
pub type TIM6PRIV_R = crate::BitReader;
///Field `TIM6PRIV` writer - privileged access mode for TIM6
pub type TIM6PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM7PRIV` reader - privileged access mode for TIM7
pub type TIM7PRIV_R = crate::BitReader;
///Field `TIM7PRIV` writer - privileged access mode for TIM7
pub type TIM7PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WWDGPRIV` reader - privileged access mode for WWDG
pub type WWDGPRIV_R = crate::BitReader;
///Field `WWDGPRIV` writer - privileged access mode for WWDG
pub type WWDGPRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `IWDGPRIV` reader - privileged access mode for IWDG
pub type IWDGPRIV_R = crate::BitReader;
///Field `IWDGPRIV` writer - privileged access mode for IWDG
pub type IWDGPRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI2PRIV` reader - privileged access mode for SPI2
pub type SPI2PRIV_R = crate::BitReader;
///Field `SPI2PRIV` writer - privileged access mode for SPI2
pub type SPI2PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART2PRIV` reader - privileged access mode for USART2
pub type USART2PRIV_R = crate::BitReader;
///Field `USART2PRIV` writer - privileged access mode for USART2
pub type USART2PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART3PRIV` reader - privileged access mode for USART3
pub type USART3PRIV_R = crate::BitReader;
///Field `USART3PRIV` writer - privileged access mode for USART3
pub type USART3PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART4PRIV` reader - privileged access mode for UART4
pub type UART4PRIV_R = crate::BitReader;
///Field `UART4PRIV` writer - privileged access mode for UART4
pub type UART4PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART5PRIV` reader - privileged access mode for UART5
pub type UART5PRIV_R = crate::BitReader;
///Field `UART5PRIV` writer - privileged access mode for UART5
pub type UART5PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C1PRIV` reader - privileged access mode for I2C1
pub type I2C1PRIV_R = crate::BitReader;
///Field `I2C1PRIV` writer - privileged access mode for I2C1
pub type I2C1PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C2PRIV` reader - privileged access mode for I2C2
pub type I2C2PRIV_R = crate::BitReader;
///Field `I2C2PRIV` writer - privileged access mode for I2C2
pub type I2C2PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CRSPRIV` reader - privileged access mode for CRS
pub type CRSPRIV_R = crate::BitReader;
///Field `CRSPRIV` writer - privileged access mode for CRS
pub type CRSPRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C4PRIV` reader - privileged access mode for I2C4
pub type I2C4PRIV_R = crate::BitReader;
///Field `I2C4PRIV` writer - privileged access mode for I2C4
pub type I2C4PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM2PRIV` reader - privileged access mode for LPTIM2
pub type LPTIM2PRIV_R = crate::BitReader;
///Field `LPTIM2PRIV` writer - privileged access mode for LPTIM2
pub type LPTIM2PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FDCAN1PRIV` reader - privileged access mode for FDCAN1
pub type FDCAN1PRIV_R = crate::BitReader;
///Field `FDCAN1PRIV` writer - privileged access mode for FDCAN1
pub type FDCAN1PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UCPD1PRIV` reader - privileged access mode for UCPD1
pub type UCPD1PRIV_R = crate::BitReader;
///Field `UCPD1PRIV` writer - privileged access mode for UCPD1
pub type UCPD1PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART6PRIV` reader - USART6PRIV
pub type USART6PRIV_R = crate::BitReader;
///Field `USART6PRIV` writer - USART6PRIV
pub type USART6PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C5PRIV` reader - I2C5PRIV
pub type I2C5PRIV_R = crate::BitReader;
///Field `I2C5PRIV` writer - I2C5PRIV
pub type I2C5PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C6PRIV` reader - I2C6PRIV
pub type I2C6PRIV_R = crate::BitReader;
///Field `I2C6PRIV` writer - I2C6PRIV
pub type I2C6PRIV_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - privileged access mode for TIM2
    #[inline(always)]
    pub fn tim2priv(&self) -> TIM2PRIV_R {
        TIM2PRIV_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - privileged access mode for TIM3
    #[inline(always)]
    pub fn tim3priv(&self) -> TIM3PRIV_R {
        TIM3PRIV_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - privileged access mode for TIM4
    #[inline(always)]
    pub fn tim4priv(&self) -> TIM4PRIV_R {
        TIM4PRIV_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - privileged access mode for TIM5
    #[inline(always)]
    pub fn tim5priv(&self) -> TIM5PRIV_R {
        TIM5PRIV_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - privileged access mode for TIM6
    #[inline(always)]
    pub fn tim6priv(&self) -> TIM6PRIV_R {
        TIM6PRIV_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - privileged access mode for TIM7
    #[inline(always)]
    pub fn tim7priv(&self) -> TIM7PRIV_R {
        TIM7PRIV_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - privileged access mode for WWDG
    #[inline(always)]
    pub fn wwdgpriv(&self) -> WWDGPRIV_R {
        WWDGPRIV_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - privileged access mode for IWDG
    #[inline(always)]
    pub fn iwdgpriv(&self) -> IWDGPRIV_R {
        IWDGPRIV_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - privileged access mode for SPI2
    #[inline(always)]
    pub fn spi2priv(&self) -> SPI2PRIV_R {
        SPI2PRIV_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - privileged access mode for USART2
    #[inline(always)]
    pub fn usart2priv(&self) -> USART2PRIV_R {
        USART2PRIV_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - privileged access mode for USART3
    #[inline(always)]
    pub fn usart3priv(&self) -> USART3PRIV_R {
        USART3PRIV_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - privileged access mode for UART4
    #[inline(always)]
    pub fn uart4priv(&self) -> UART4PRIV_R {
        UART4PRIV_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - privileged access mode for UART5
    #[inline(always)]
    pub fn uart5priv(&self) -> UART5PRIV_R {
        UART5PRIV_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - privileged access mode for I2C1
    #[inline(always)]
    pub fn i2c1priv(&self) -> I2C1PRIV_R {
        I2C1PRIV_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - privileged access mode for I2C2
    #[inline(always)]
    pub fn i2c2priv(&self) -> I2C2PRIV_R {
        I2C2PRIV_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - privileged access mode for CRS
    #[inline(always)]
    pub fn crspriv(&self) -> CRSPRIV_R {
        CRSPRIV_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - privileged access mode for I2C4
    #[inline(always)]
    pub fn i2c4priv(&self) -> I2C4PRIV_R {
        I2C4PRIV_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - privileged access mode for LPTIM2
    #[inline(always)]
    pub fn lptim2priv(&self) -> LPTIM2PRIV_R {
        LPTIM2PRIV_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - privileged access mode for FDCAN1
    #[inline(always)]
    pub fn fdcan1priv(&self) -> FDCAN1PRIV_R {
        FDCAN1PRIV_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - privileged access mode for UCPD1
    #[inline(always)]
    pub fn ucpd1priv(&self) -> UCPD1PRIV_R {
        UCPD1PRIV_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 21 - USART6PRIV
    #[inline(always)]
    pub fn usart6priv(&self) -> USART6PRIV_R {
        USART6PRIV_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - I2C5PRIV
    #[inline(always)]
    pub fn i2c5priv(&self) -> I2C5PRIV_R {
        I2C5PRIV_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - I2C6PRIV
    #[inline(always)]
    pub fn i2c6priv(&self) -> I2C6PRIV_R {
        I2C6PRIV_R::new(((self.bits >> 23) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("PRIVCFGR1")
            .field("tim2priv", &self.tim2priv())
            .field("tim3priv", &self.tim3priv())
            .field("tim4priv", &self.tim4priv())
            .field("tim5priv", &self.tim5priv())
            .field("tim6priv", &self.tim6priv())
            .field("tim7priv", &self.tim7priv())
            .field("wwdgpriv", &self.wwdgpriv())
            .field("iwdgpriv", &self.iwdgpriv())
            .field("spi2priv", &self.spi2priv())
            .field("usart2priv", &self.usart2priv())
            .field("usart3priv", &self.usart3priv())
            .field("uart4priv", &self.uart4priv())
            .field("uart5priv", &self.uart5priv())
            .field("i2c1priv", &self.i2c1priv())
            .field("i2c2priv", &self.i2c2priv())
            .field("crspriv", &self.crspriv())
            .field("i2c4priv", &self.i2c4priv())
            .field("lptim2priv", &self.lptim2priv())
            .field("fdcan1priv", &self.fdcan1priv())
            .field("ucpd1priv", &self.ucpd1priv())
            .field("usart6priv", &self.usart6priv())
            .field("i2c5priv", &self.i2c5priv())
            .field("i2c6priv", &self.i2c6priv())
            .finish()
    }
}
impl W {
    ///Bit 0 - privileged access mode for TIM2
    #[inline(always)]
    pub fn tim2priv(&mut self) -> TIM2PRIV_W<PRIVCFGR1rs> {
        TIM2PRIV_W::new(self, 0)
    }
    ///Bit 1 - privileged access mode for TIM3
    #[inline(always)]
    pub fn tim3priv(&mut self) -> TIM3PRIV_W<PRIVCFGR1rs> {
        TIM3PRIV_W::new(self, 1)
    }
    ///Bit 2 - privileged access mode for TIM4
    #[inline(always)]
    pub fn tim4priv(&mut self) -> TIM4PRIV_W<PRIVCFGR1rs> {
        TIM4PRIV_W::new(self, 2)
    }
    ///Bit 3 - privileged access mode for TIM5
    #[inline(always)]
    pub fn tim5priv(&mut self) -> TIM5PRIV_W<PRIVCFGR1rs> {
        TIM5PRIV_W::new(self, 3)
    }
    ///Bit 4 - privileged access mode for TIM6
    #[inline(always)]
    pub fn tim6priv(&mut self) -> TIM6PRIV_W<PRIVCFGR1rs> {
        TIM6PRIV_W::new(self, 4)
    }
    ///Bit 5 - privileged access mode for TIM7
    #[inline(always)]
    pub fn tim7priv(&mut self) -> TIM7PRIV_W<PRIVCFGR1rs> {
        TIM7PRIV_W::new(self, 5)
    }
    ///Bit 6 - privileged access mode for WWDG
    #[inline(always)]
    pub fn wwdgpriv(&mut self) -> WWDGPRIV_W<PRIVCFGR1rs> {
        WWDGPRIV_W::new(self, 6)
    }
    ///Bit 7 - privileged access mode for IWDG
    #[inline(always)]
    pub fn iwdgpriv(&mut self) -> IWDGPRIV_W<PRIVCFGR1rs> {
        IWDGPRIV_W::new(self, 7)
    }
    ///Bit 8 - privileged access mode for SPI2
    #[inline(always)]
    pub fn spi2priv(&mut self) -> SPI2PRIV_W<PRIVCFGR1rs> {
        SPI2PRIV_W::new(self, 8)
    }
    ///Bit 9 - privileged access mode for USART2
    #[inline(always)]
    pub fn usart2priv(&mut self) -> USART2PRIV_W<PRIVCFGR1rs> {
        USART2PRIV_W::new(self, 9)
    }
    ///Bit 10 - privileged access mode for USART3
    #[inline(always)]
    pub fn usart3priv(&mut self) -> USART3PRIV_W<PRIVCFGR1rs> {
        USART3PRIV_W::new(self, 10)
    }
    ///Bit 11 - privileged access mode for UART4
    #[inline(always)]
    pub fn uart4priv(&mut self) -> UART4PRIV_W<PRIVCFGR1rs> {
        UART4PRIV_W::new(self, 11)
    }
    ///Bit 12 - privileged access mode for UART5
    #[inline(always)]
    pub fn uart5priv(&mut self) -> UART5PRIV_W<PRIVCFGR1rs> {
        UART5PRIV_W::new(self, 12)
    }
    ///Bit 13 - privileged access mode for I2C1
    #[inline(always)]
    pub fn i2c1priv(&mut self) -> I2C1PRIV_W<PRIVCFGR1rs> {
        I2C1PRIV_W::new(self, 13)
    }
    ///Bit 14 - privileged access mode for I2C2
    #[inline(always)]
    pub fn i2c2priv(&mut self) -> I2C2PRIV_W<PRIVCFGR1rs> {
        I2C2PRIV_W::new(self, 14)
    }
    ///Bit 15 - privileged access mode for CRS
    #[inline(always)]
    pub fn crspriv(&mut self) -> CRSPRIV_W<PRIVCFGR1rs> {
        CRSPRIV_W::new(self, 15)
    }
    ///Bit 16 - privileged access mode for I2C4
    #[inline(always)]
    pub fn i2c4priv(&mut self) -> I2C4PRIV_W<PRIVCFGR1rs> {
        I2C4PRIV_W::new(self, 16)
    }
    ///Bit 17 - privileged access mode for LPTIM2
    #[inline(always)]
    pub fn lptim2priv(&mut self) -> LPTIM2PRIV_W<PRIVCFGR1rs> {
        LPTIM2PRIV_W::new(self, 17)
    }
    ///Bit 18 - privileged access mode for FDCAN1
    #[inline(always)]
    pub fn fdcan1priv(&mut self) -> FDCAN1PRIV_W<PRIVCFGR1rs> {
        FDCAN1PRIV_W::new(self, 18)
    }
    ///Bit 19 - privileged access mode for UCPD1
    #[inline(always)]
    pub fn ucpd1priv(&mut self) -> UCPD1PRIV_W<PRIVCFGR1rs> {
        UCPD1PRIV_W::new(self, 19)
    }
    ///Bit 21 - USART6PRIV
    #[inline(always)]
    pub fn usart6priv(&mut self) -> USART6PRIV_W<PRIVCFGR1rs> {
        USART6PRIV_W::new(self, 21)
    }
    ///Bit 22 - I2C5PRIV
    #[inline(always)]
    pub fn i2c5priv(&mut self) -> I2C5PRIV_W<PRIVCFGR1rs> {
        I2C5PRIV_W::new(self, 22)
    }
    ///Bit 23 - I2C6PRIV
    #[inline(always)]
    pub fn i2c6priv(&mut self) -> I2C6PRIV_W<PRIVCFGR1rs> {
        I2C6PRIV_W::new(self, 23)
    }
}
/**TZSC privilege configuration register 1

You can [`read`](crate::Reg::read) this register and get [`privcfgr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`privcfgr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32U599.html#GTZC1_TZSC:PRIVCFGR1)*/
pub struct PRIVCFGR1rs;
impl crate::RegisterSpec for PRIVCFGR1rs {
    type Ux = u32;
}
///`read()` method returns [`privcfgr1::R`](R) reader structure
impl crate::Readable for PRIVCFGR1rs {}
///`write(|w| ..)` method takes [`privcfgr1::W`](W) writer structure
impl crate::Writable for PRIVCFGR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets PRIVCFGR1 to value 0
impl crate::Resettable for PRIVCFGR1rs {}
