Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  6 14:38:46 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file PG_OV_wrapper_control_sets_placed.rpt
| Design       : PG_OV_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   147 |
|    Minimum number of control sets                        |   147 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   358 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   147 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     3 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             234 |          126 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             169 |           55 |
| Yes          | No                    | No                     |             999 |          397 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2480 |         1678 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                                        Enable Signal                                                                        |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][11]_i_1_n_0                                                                            |                1 |              1 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                |                1 |              1 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][11]_i_1_n_0                                                                            |                1 |              1 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][11]_i_1_n_0                                                                            |                1 |              1 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][11]_i_1_n_0                                                                            |                1 |              1 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                    |                1 |              2 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | PG_OV_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                2 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                     | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                            |                1 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                     | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                            |                1 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | PG_OV_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                  | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                         |                1 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                  | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                         |                1 |              4 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                             |                2 |              5 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                             |                2 |              5 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                             |                3 |              6 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                             |                1 |              6 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | PG_OV_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                        | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                               |                1 |              7 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                        | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                               |                1 |              7 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][10]_i_1_n_0                                                                            |                3 |              7 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              7 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][10]_i_1_n_0                                                                            |                3 |              7 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                2 |              7 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[31][7]_i_1_n_0                                                                             |                5 |              8 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[27][7]_i_1_n_0                                                                             |                5 |              8 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[29][7]_i_1_n_0                                                                             |                4 |              8 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[29][7]_i_1_n_0                                                                             |                4 |              8 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[27][7]_i_1_n_0                                                                             |                5 |              8 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[31][7]_i_1_n_0                                                                             |                5 |              8 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                      |                2 |              9 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                      |                2 |              9 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                    |                4 |             12 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                     |                                                                                                                                                    |                2 |             12 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                    |                3 |             12 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_2[0]                      |                                                                                                                                                    |                5 |             12 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |                4 |             13 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             13 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |                5 |             13 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                    |                4 |             13 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                    |                4 |             14 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                    |                6 |             14 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                    |                7 |             15 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0[0]                                          | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |                8 |             16 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                    |                3 |             16 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0[0]                                          | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |                8 |             16 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                          | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                 |                4 |             16 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                          | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                 |                4 |             16 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                              |                                                                                                                                                    |                6 |             18 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                         | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |               10 |             18 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                         | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                9 |             18 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                              |                                                                                                                                                    |                4 |             18 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                6 |             20 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          |                                                                                                                                                    |                9 |             20 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                    |               10 |             23 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                 |                                                                                                                                                    |               10 |             26 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                 |                                                                                                                                                    |               11 |             26 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               10 |             27 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |               10 |             29 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                7 |             29 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_2[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               19 |             31 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_2[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               14 |             31 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep[0]                                                             | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               23 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_0[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               28 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_2[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               27 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               25 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_4[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               25 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_5[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               19 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_6[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               19 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep__0[0]                                                          | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               22 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               25 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               23 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               29 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               26 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               23 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               24 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               25 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               27 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               12 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               29 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               12 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               30 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               29 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               28 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               28 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               26 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               23 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               28 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               20 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_6[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               17 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_3[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               25 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_4[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               24 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_5[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               23 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep__0[0]                                                          | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               24 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep__0[0]                                                          | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               21 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep[0]                                                             | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               27 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_1[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               23 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_3[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               26 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep__1_0[0]                                                        | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               20 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_0[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               25 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_2[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               26 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep__1[0]                                                          | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               23 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_0[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               26 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               12 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               12 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep__0[0]                                                          | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               28 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_0[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               21 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep_1[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               26 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep__1[0]                                                          | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               19 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep__1_0[0]                                                        | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               22 |             32 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep[0]                                                             | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               21 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |               18 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_1[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               26 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               23 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep__0_0[0]                                                        | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               24 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_7[0]                                                           | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               24 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               24 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               26 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                               | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               24 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               20 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_7[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               22 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep__0_0[0]                                                        | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               22 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               21 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               21 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                               | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               16 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_rep_1[0]                                                           | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               27 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_rep[0]                                                             | PG_OV_i/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                |               26 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |               16 |             33 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                    |               10 |             34 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                    |                9 |             35 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                    |               11 |             47 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                    |               14 |             47 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                    |               18 |             48 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                    |               14 |             48 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                    |               15 |             48 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                    |               12 |             48 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   |                                                                                                                                                    |              103 |            228 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 | PG_OV_i/clk_wiz_1/inst/CLK_CORE_DRP_I/SEN                                                                                                                   |                                                                                                                                                    |              120 |            228 |
|  PG_OV_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                             |                                                                                                                                                    |              127 |            235 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


