$date
	Tue Dec 30 16:46:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pipelined_top $end
$var wire 32 ! IF_ID_instr [31:0] $end
$var wire 5 " WB_RD [4:0] $end
$var wire 1 # WB_WE $end
$var wire 32 $ pc [31:0] $end
$var wire 1 % stall $end
$var wire 32 & x1 [31:0] $end
$var wire 32 ' x2 [31:0] $end
$var wire 32 ( x3 [31:0] $end
$var wire 1 ) x5 $end
$var wire 1 * x4 $end
$var wire 32 + WB_DATA [31:0] $end
$var reg 1 , clk $end
$var reg 1 - reset $end
$scope module uut $end
$var wire 32 . EX_write_data [31:0] $end
$var wire 1 / ID_EX_flush $end
$var wire 1 0 IF_ID_flush $end
$var wire 1 , clk $end
$var wire 1 - reset $end
$var wire 1 1 zero $end
$var wire 5 2 rs2 [4:0] $end
$var wire 5 3 rs1 [4:0] $end
$var wire 32 4 rd2 [31:0] $end
$var wire 32 5 rd1 [31:0] $end
$var wire 5 6 rd [4:0] $end
$var wire 32 7 pc [31:0] $end
$var wire 7 8 opcode [6:0] $end
$var wire 32 9 instr [31:0] $end
$var wire 32 : imm_ext [31:0] $end
$var wire 1 ; func75 $end
$var wire 3 < func3 [2:0] $end
$var wire 1 = WB_result_src $end
$var wire 1 > WB_reg_write $end
$var wire 32 ? WB_read_data [31:0] $end
$var wire 5 @ WB_rd [4:0] $end
$var wire 32 A WB_alu_result [31:0] $end
$var wire 32 B Read_Data [31:0] $end
$var wire 32 C PC_Target [31:0] $end
$var wire 32 D PC_Plus_4 [31:0] $end
$var wire 32 E PC_Next [31:0] $end
$var wire 32 F MEM_write_data [31:0] $end
$var wire 1 G MEM_result_src $end
$var wire 1 H MEM_reg_write $end
$var wire 5 I MEM_rd [4:0] $end
$var wire 1 J MEM_mem_write $end
$var wire 32 K MEM_alu_result [31:0] $end
$var wire 1 L IF_ID_stall $end
$var wire 32 M IF_ID_pc [31:0] $end
$var wire 32 N IF_ID_instr [31:0] $end
$var wire 2 O Forward_ScrB [1:0] $end
$var wire 2 P Forward_ScrA [1:0] $end
$var wire 5 Q EX_rs2 [4:0] $end
$var wire 5 R EX_rs1 [4:0] $end
$var wire 1 S EX_result_src $end
$var wire 1 T EX_reg_write $end
$var wire 5 U EX_rd [4:0] $end
$var wire 32 V EX_pc [31:0] $end
$var wire 1 W EX_mem_write $end
$var wire 32 X EX_imm_ext [31:0] $end
$var wire 1 Y EX_branch $end
$var wire 1 Z EX_alu_src $end
$var wire 32 [ EX_alu_result [31:0] $end
$var wire 3 \ EX_alu_control [2:0] $end
$var wire 32 ] EX_RD2 [31:0] $end
$var wire 32 ^ EX_RD1 [31:0] $end
$var reg 3 _ ID_alu_control [2:0] $end
$var reg 1 ` ID_alu_src $end
$var reg 1 a ID_branch $end
$var reg 1 b ID_mem_write $end
$var reg 1 c ID_reg_write $end
$var reg 1 d ID_result_src $end
$var reg 32 e WB_Result [31:0] $end
$var reg 32 f alu_A [31:0] $end
$var reg 32 g alu_B [31:0] $end
$scope module alu_inst $end
$var wire 32 h SrcA [31:0] $end
$var wire 32 i SrcB [31:0] $end
$var wire 1 1 zero $end
$var wire 3 j Control_Line [2:0] $end
$var reg 32 k ALU_result [31:0] $end
$upscope $end
$scope module data_mem_inst $end
$var wire 5 l A [4:0] $end
$var wire 1 , clk $end
$var wire 1 - reset $end
$var wire 1 J mem_write $end
$var wire 32 m WD [31:0] $end
$var reg 32 n RD [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 o i [31:0] $end
$upscope $end
$upscope $end
$scope module ex_em $end
$var wire 32 p EX_alu_result [31:0] $end
$var wire 32 q EX_write_data [31:0] $end
$var wire 1 , clk $end
$var wire 1 r flush $end
$var wire 1 - reset $end
$var wire 1 S EX_result_src $end
$var wire 1 T EX_reg_write $end
$var wire 5 s EX_rd [4:0] $end
$var wire 1 W EX_mem_write $end
$var reg 32 t MEM_alu_result [31:0] $end
$var reg 1 J MEM_mem_write $end
$var reg 5 u MEM_rd [4:0] $end
$var reg 1 H MEM_reg_write $end
$var reg 1 G MEM_result_src $end
$var reg 32 v MEM_write_data [31:0] $end
$upscope $end
$scope module fwd_inst $end
$var wire 5 w MEM_rd [4:0] $end
$var wire 1 H MEM_reg_write $end
$var wire 1 > WB_reg_write $end
$var wire 5 x WB_rd [4:0] $end
$var wire 5 y EX_rs2 [4:0] $end
$var wire 5 z EX_rs1 [4:0] $end
$var reg 2 { Forward_ScrA [1:0] $end
$var reg 2 | Forward_ScrB [1:0] $end
$upscope $end
$scope module id_ex $end
$var wire 3 } ID_alu_control [2:0] $end
$var wire 1 ` ID_alu_src $end
$var wire 1 a ID_branch $end
$var wire 1 b ID_mem_write $end
$var wire 5 ~ ID_rd [4:0] $end
$var wire 1 c ID_reg_write $end
$var wire 1 d ID_result_src $end
$var wire 5 !" ID_rs1 [4:0] $end
$var wire 5 "" ID_rs2 [4:0] $end
$var wire 1 , clk $end
$var wire 1 / flush $end
$var wire 1 - reset $end
$var wire 32 #" ID_pc [31:0] $end
$var wire 32 $" ID_imm_ext [31:0] $end
$var wire 32 %" ID_RD2 [31:0] $end
$var wire 32 &" ID_RD1 [31:0] $end
$var reg 32 '" EX_RD1 [31:0] $end
$var reg 32 (" EX_RD2 [31:0] $end
$var reg 3 )" EX_alu_control [2:0] $end
$var reg 1 Z EX_alu_src $end
$var reg 1 Y EX_branch $end
$var reg 32 *" EX_imm_ext [31:0] $end
$var reg 1 W EX_mem_write $end
$var reg 32 +" EX_pc [31:0] $end
$var reg 5 ," EX_rd [4:0] $end
$var reg 1 T EX_reg_write $end
$var reg 1 S EX_result_src $end
$var reg 5 -" EX_rs1 [4:0] $end
$var reg 5 ." EX_rs2 [4:0] $end
$upscope $end
$scope module if_id $end
$var wire 1 , clk $end
$var wire 1 0 flush $end
$var wire 1 - reset $end
$var wire 1 L stall $end
$var wire 32 /" pc [31:0] $end
$var wire 32 0" instr [31:0] $end
$var reg 32 1" IF_ID_instr [31:0] $end
$var reg 32 2" IF_ID_pc [31:0] $end
$upscope $end
$scope module imm_gen_inst $end
$var wire 32 3" instr [31:0] $end
$var reg 32 4" imm_ext [31:0] $end
$upscope $end
$scope module instr_mem $end
$var wire 32 5" A_instr [31:0] $end
$var reg 32 6" instr [31:0] $end
$upscope $end
$scope module mem_wb $end
$var wire 32 7" MEM_alu_result [31:0] $end
$var wire 5 8" MEM_rd [4:0] $end
$var wire 32 9" MEM_read_data [31:0] $end
$var wire 1 H MEM_reg_write $end
$var wire 1 G MEM_result_src $end
$var wire 1 , clk $end
$var wire 1 - reset $end
$var reg 32 :" WB_alu_result [31:0] $end
$var reg 5 ;" WB_rd [4:0] $end
$var reg 32 <" WB_read_data [31:0] $end
$var reg 1 > WB_reg_write $end
$var reg 1 = WB_result_src $end
$upscope $end
$scope module pc_inst $end
$var wire 1 , clk $end
$var wire 32 =" next_pc [31:0] $end
$var wire 1 - reset $end
$var wire 1 L stall $end
$var reg 32 >" pc [31:0] $end
$upscope $end
$scope module regfile_inst $end
$var wire 5 ?" A1 [4:0] $end
$var wire 5 @" A2 [4:0] $end
$var wire 5 A" A3 [4:0] $end
$var wire 32 B" WD3 [31:0] $end
$var wire 1 , clk $end
$var wire 1 - reset $end
$var wire 1 > write_en $end
$var reg 32 C" RD1 [31:0] $end
$var reg 32 D" RD2 [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 E" i [31:0] $end
$upscope $end
$upscope $end
$scope module stall_inst $end
$var wire 5 F" EX_rd [4:0] $end
$var wire 1 S EX_result_src $end
$var wire 5 G" ID_rs1 [4:0] $end
$var wire 5 H" ID_rs2 [4:0] $end
$var reg 1 I" flush $end
$var reg 1 L stall $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0I"
b0 H"
b0 G"
b0 F"
b100000 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b100 ="
b0 <"
b0 ;"
b0 :"
b1010 9"
b0 8"
b0 7"
b10011 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b10011 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
zr
b0 q
b0 p
b100000 o
b1010 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
0d
0c
0b
0a
0`
b0 _
b0 ^
b0 ]
b0 \
b0 [
0Z
0Y
b0 X
0W
b0 V
b0 U
0T
0S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
0L
b0 K
0J
b0 I
0H
0G
b0 F
b100 E
b100 D
b0 C
b1010 B
b0 A
b0 @
b0 ?
0>
0=
b0 <
0;
b0 :
b10011 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
11
00
0/
b0 .
1-
0,
b0 +
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
0#
b0 "
b0 !
$end
#5000
b100000 o
b100000 E"
1,
#10000
0,
#15000
b100000 o
b100000 E"
1,
#20000
0,
0-
#25000
1c
1`
b10011 8
b1000 E
b1000 ="
b10000010000011 9
b10000010000011 0"
b10000010000011 6"
b1010 ?
b1010 <"
b10011 !
b10011 N
b10011 1"
b10011 3"
b1000 D
b100 $
b100 7
b100 /"
b100 5"
b100 >"
1,
#30000
0,
#35000
1d
1`
1c
b1100 E
b1100 ="
b100001000000010010011 9
b100001000000010010011 0"
b100001000000010010011 6"
b10 <
b1 6
b1 ~
b11 8
b1100 D
b1000 $
b1000 7
b1000 /"
b1000 5"
b1000 >"
b100 M
b100 #"
b100 2"
b10000010000011 !
b10000010000011 N
b10000010000011 1"
b10000010000011 3"
1Z
1T
1,
#40000
0,
#45000
0d
1`
1c
1I"
1%
1L
b1 :
b1 $"
b1 4"
b0 <
b1 2
b1 ""
b1 @"
b1 H"
b1 3
b1 !"
b1 ?"
b1 G"
b10011 8
b10000 E
b10000 ="
b10000000010000100000011 9
b10000000010000100000011 0"
b10000000010000100000011 6"
1H
1S
b1 U
b1 s
b1 ,"
b1 F"
b100 C
b100 V
b100 +"
b1000 M
b1000 #"
b1000 2"
b100001000000010010011 !
b100001000000010010011 N
b100001000000010010011 1"
b100001000000010010011 3"
b10000 D
b1100 $
b1100 7
b1100 /"
b1100 5"
b1100 >"
1,
#50000
0,
#55000
01
b1 [
b1 k
b1 p
0I"
0%
0L
b1 i
b10 O
b10 |
b10 P
b10 {
0S
b1 Q
b1 y
b1 ."
b1 R
b1 z
b1 -"
b1 X
b1 *"
b1001 C
b1000 V
b1000 +"
1G
b1 I
b1 u
b1 w
b1 8"
1#
1>
1,
#60000
0,
#65000
01
b10 [
b10 k
b10 p
1d
1`
1c
b1010 +
b1010 B"
b1010 e
b10 O
b10 |
b10 P
b10 {
b1 .
b1 q
b1 g
b1 f
b1 h
b100 :
b100 $"
b100 4"
b10 <
b10 6
b10 ~
b100 2
b100 ""
b100 @"
b100 H"
b0 3
b0 !"
b0 ?"
b0 G"
b11 8
b10100 E
b10100 ="
b1000010000000100110011 9
b1000010000000100110011 0"
b1000010000000100110011 6"
1=
b1 "
b1 @
b1 x
b1 ;"
b1 A"
0G
b1 K
b1 t
b1 7"
b1100 M
b1100 #"
b1100 2"
b10000000010000100000011 !
b10000000010000100000011 N
b10000000010000100000011 1"
b10000000010000100000011 3"
b10100 D
b10000 $
b10000 7
b10000 /"
b10000 5"
b10000 >"
1,
#70000
0,
#75000
1I"
1%
1L
0d
0`
1c
01
b100 [
b100 k
b100 p
b11000 E
b11000 ="
bx 9
bx 0"
bx 6"
b0 :
b0 $"
b0 4"
b0 <
b10 2
b10 ""
b10 @"
b10 H"
b10 3
b10 !"
b10 ?"
b10 G"
b110011 8
b0 O
b0 |
b0 P
b0 {
b100 i
b0 .
b0 q
b0 g
b0 f
b0 h
b1 +
b1 B"
b1 e
b1010 &
b11000 D
b10100 $
b10100 7
b10100 /"
b10100 5"
b10100 >"
b10000 M
b10000 #"
b10000 2"
b1000010000000100110011 !
b1000010000000100110011 N
b1000010000000100110011 1"
b1000010000000100110011 3"
1S
b100 Q
b100 y
b100 ."
b0 R
b0 z
b0 -"
b10 U
b10 s
b10 ,"
b10 F"
b100 X
b100 *"
b10000 C
b1100 V
b1100 +"
b1 F
b1 m
b1 v
b10 K
b10 t
b10 7"
0=
b1 A
b1 :"
1,
#80000
0,
#85000
b10100 B
b10100 n
b10100 9"
01
b1000 [
b1000 k
b1000 p
b10 +
b10 B"
b10 e
b1 l
b100 .
b100 q
b100 g
b100 f
b100 h
0I"
0%
0L
b10 O
b10 |
b10 P
b10 {
b100 i
b10 A
b10 :"
1G
b10 I
b10 u
b10 w
b10 8"
b0 F
b0 m
b0 v
b100 K
b100 t
b100 7"
0Z
0S
b10 Q
b10 y
b10 ."
b10 R
b10 z
b10 -"
b0 X
b0 *"
b10000 C
b10000 V
b10000 +"
b1 &
1,
#90000
0,
#95000
0c
b11110 B
b11110 n
b11110 9"
b1000 i
01
b10000 [
b10000 k
b10000 p
b11100 E
b11100 ="
x;
bx <
bx 6
bx ~
bx 2
bx ""
bx @"
bx H"
bx 3
bx !"
bx ?"
bx G"
bx 8
b10 l
b1000 .
b1000 q
b1000 g
b1000 f
b1000 h
b10 O
b10 |
b10 P
b10 {
b10100 +
b10100 B"
b10100 e
b10 &
b11100 D
b11000 $
b11000 7
b11000 /"
b11000 5"
b11000 >"
b10100 M
b10100 #"
b10100 2"
bx !
bx N
bx 1"
bx 3"
0G
b100 F
b100 m
b100 v
b1000 K
b1000 t
b1000 7"
1=
b10 "
b10 @
b10 x
b10 ;"
b10 A"
b10100 ?
b10100 <"
b100 A
b100 :"
1,
#100000
0,
#105000
bx B
bx n
bx 9"
b0 i
11
b0 [
b0 k
b0 p
b1000 +
b1000 B"
b1000 e
b100 l
b0 .
b0 q
b0 g
b0 f
b0 h
b0 O
b0 |
b0 P
b0 {
b100000 E
b100000 ="
0=
b11110 ?
b11110 <"
b1000 A
b1000 :"
b1000 F
b1000 m
b1000 v
b10000 K
b10000 t
b10000 7"
0T
bx Q
bx y
bx ."
bx R
bx z
bx -"
bx U
bx s
bx ,"
bx F"
b10100 C
b10100 V
b10100 +"
b11000 M
b11000 #"
b11000 2"
b100000 D
b11100 $
b11100 7
b11100 /"
b11100 5"
b11100 >"
b10100 '
1,
#110000
0,
#115000
b1010 B
b1010 n
b1010 9"
b100100 E
b100100 ="
b0 l
b10000 +
b10000 B"
b10000 e
b1000 '
b100100 D
b100000 $
b100000 7
b100000 /"
b100000 5"
b100000 >"
b11100 M
b11100 #"
b11100 2"
b11000 C
b11000 V
b11000 +"
0H
bx I
bx u
bx w
bx 8"
b0 F
b0 m
b0 v
b0 K
b0 t
b0 7"
bx ?
bx <"
b10000 A
b10000 :"
1,
#120000
0,
#125000
b0 +
b0 B"
b0 e
b101000 E
b101000 ="
0#
0>
bx "
bx @
bx x
bx ;"
bx A"
b1010 ?
b1010 <"
b0 A
b0 :"
b11100 C
b11100 V
b11100 +"
b100000 M
b100000 #"
b100000 2"
b101000 D
b100100 $
b100100 7
b100100 /"
b100100 5"
b100100 >"
b10000 '
1,
#130000
0,
#135000
b101100 E
b101100 ="
b101100 D
b101000 $
b101000 7
b101000 /"
b101000 5"
b101000 >"
b100100 M
b100100 #"
b100100 2"
b100000 C
b100000 V
b100000 +"
1,
#140000
0,
#145000
b110000 E
b110000 ="
b100100 C
b100100 V
b100100 +"
b101000 M
b101000 #"
b101000 2"
b110000 D
b101100 $
b101100 7
b101100 /"
b101100 5"
b101100 >"
1,
#150000
0,
#155000
b110100 E
b110100 ="
b110100 D
b110000 $
b110000 7
b110000 /"
b110000 5"
b110000 >"
b101100 M
b101100 #"
b101100 2"
b101000 C
b101000 V
b101000 +"
1,
#160000
0,
#165000
b111000 E
b111000 ="
b101100 C
b101100 V
b101100 +"
b110000 M
b110000 #"
b110000 2"
b111000 D
b110100 $
b110100 7
b110100 /"
b110100 5"
b110100 >"
1,
#170000
0,
#175000
b111100 E
b111100 ="
b111100 D
b111000 $
b111000 7
b111000 /"
b111000 5"
b111000 >"
b110100 M
b110100 #"
b110100 2"
b110000 C
b110000 V
b110000 +"
1,
#180000
0,
#185000
b1000000 E
b1000000 ="
b110100 C
b110100 V
b110100 +"
b111000 M
b111000 #"
b111000 2"
b1000000 D
b111100 $
b111100 7
b111100 /"
b111100 5"
b111100 >"
1,
#190000
0,
#195000
b1000100 E
b1000100 ="
b1000100 D
b1000000 $
b1000000 7
b1000000 /"
b1000000 5"
b1000000 >"
b111100 M
b111100 #"
b111100 2"
b111000 C
b111000 V
b111000 +"
1,
#200000
0,
#205000
b1001000 E
b1001000 ="
b111100 C
b111100 V
b111100 +"
b1000000 M
b1000000 #"
b1000000 2"
b1001000 D
b1000100 $
b1000100 7
b1000100 /"
b1000100 5"
b1000100 >"
1,
#210000
0,
#215000
b1001100 E
b1001100 ="
b1001100 D
b1001000 $
b1001000 7
b1001000 /"
b1001000 5"
b1001000 >"
b1000100 M
b1000100 #"
b1000100 2"
b1000000 C
b1000000 V
b1000000 +"
1,
#220000
0,
#225000
b1010000 E
b1010000 ="
b1000100 C
b1000100 V
b1000100 +"
b1001000 M
b1001000 #"
b1001000 2"
b1010000 D
b1001100 $
b1001100 7
b1001100 /"
b1001100 5"
b1001100 >"
1,
#230000
0,
#235000
b1010100 E
b1010100 ="
b1010100 D
b1010000 $
b1010000 7
b1010000 /"
b1010000 5"
b1010000 >"
b1001100 M
b1001100 #"
b1001100 2"
b1001000 C
b1001000 V
b1001000 +"
1,
#240000
0,
#245000
b1011000 E
b1011000 ="
b1001100 C
b1001100 V
b1001100 +"
b1010000 M
b1010000 #"
b1010000 2"
b1011000 D
b1010100 $
b1010100 7
b1010100 /"
b1010100 5"
b1010100 >"
1,
#250000
0,
#255000
b1011100 E
b1011100 ="
b1011100 D
b1011000 $
b1011000 7
b1011000 /"
b1011000 5"
b1011000 >"
b1010100 M
b1010100 #"
b1010100 2"
b1010000 C
b1010000 V
b1010000 +"
1,
#260000
0,
#265000
b1100000 E
b1100000 ="
b1010100 C
b1010100 V
b1010100 +"
b1011000 M
b1011000 #"
b1011000 2"
b1100000 D
b1011100 $
b1011100 7
b1011100 /"
b1011100 5"
b1011100 >"
1,
#270000
0,
#275000
b1100100 E
b1100100 ="
b1100100 D
b1100000 $
b1100000 7
b1100000 /"
b1100000 5"
b1100000 >"
b1011100 M
b1011100 #"
b1011100 2"
b1011000 C
b1011000 V
b1011000 +"
1,
#280000
0,
#285000
b1101000 E
b1101000 ="
b1011100 C
b1011100 V
b1011100 +"
b1100000 M
b1100000 #"
b1100000 2"
b1101000 D
b1100100 $
b1100100 7
b1100100 /"
b1100100 5"
b1100100 >"
1,
#290000
0,
#295000
b1101100 E
b1101100 ="
b1101100 D
b1101000 $
b1101000 7
b1101000 /"
b1101000 5"
b1101000 >"
b1100100 M
b1100100 #"
b1100100 2"
b1100000 C
b1100000 V
b1100000 +"
1,
#300000
0,
