100 ds
100 repetitions

combo-test1:

Performance counter stats for 'build/boot tytest test/master-thesis/combo_test1.mi' (100 runs):

          9,880.81 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.20% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            14,673      page-faults:u             #    0.001 M/sec                    ( +-  0.00% )
    32,014,662,666      cycles:u                  #    3.240 GHz                      ( +-  0.10% )
    14,325,862,859      stalled-cycles-frontend:u #   44.75% frontend cycles idle     ( +-  0.25% )
    56,914,747,753      instructions:u            #    1.78  insn per cycle         
                                                  #    0.25  stalled cycles per insn  ( +-  0.01% )
    12,686,099,540      branches:u                # 1283.913 M/sec                    ( +-  0.00% )
        19,712,850      branch-misses:u           #    0.16% of all branches          ( +-  0.25% )

            9.8841 +- 0.0197 seconds time elapsed  ( +-  0.20% )
            
            
push_last_pop:

Performance counter stats for 'build/boot tytest test/master-thesis/push_last_pop.mi' (100 runs):

         19,849.05 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.04% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            32,856      page-faults:u             #    0.002 M/sec                    ( +-  0.00% )
    64,472,187,252      cycles:u                  #    3.248 GHz                      ( +-  0.04% )
    29,445,896,461      stalled-cycles-frontend:u #   45.67% frontend cycles idle     ( +-  0.10% )
   113,509,530,308      instructions:u            #    1.76  insn per cycle         
                                                  #    0.26  stalled cycles per insn  ( +-  0.01% )
    25,388,544,754      branches:u                # 1279.081 M/sec                    ( +-  0.00% )
        27,353,290      branch-misses:u           #    0.11% of all branches          ( +-  0.27% )

          19.85574 +- 0.00832 seconds time elapsed  ( +-  0.04% )

          
rep_first:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_first.mi' (100 runs):

        115,196.01 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            15,179      page-faults:u             #    0.132 K/sec                    ( +-  0.00% )
   376,235,070,220      cycles:u                  #    3.266 GHz                      ( +-  0.00% )
    66,039,798,385      stalled-cycles-frontend:u #   17.55% frontend cycles idle     ( +-  0.04% )
   894,912,866,476      instructions:u            #    2.38  insn per cycle         
                                                  #    0.07  stalled cycles per insn  ( +-  0.00% )
   218,457,586,526      branches:u                # 1896.399 M/sec                    ( +-  0.00% )
        58,735,599      branch-misses:u           #    0.03% of all branches          ( +-  0.04% )

         115.21793 +- 0.00717 seconds time elapsed  ( +-  0.01% )
         
         
rep_last:

Performance counter stats for 'build/boot tytest test/master-thesis/rep_last.mi' (100 runs):

        115,278.36 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.01% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            20,835      page-faults:u             #    0.181 K/sec                    ( +-  0.00% )
   376,473,321,957      cycles:u                  #    3.266 GHz                      ( +-  0.01% )
    66,143,280,936      stalled-cycles-frontend:u #   17.57% frontend cycles idle     ( +-  0.05% )
   895,211,744,675      instructions:u            #    2.38  insn per cycle         
                                                  #    0.07  stalled cycles per insn  ( +-  0.00% )
   218,526,150,768      branches:u                # 1895.639 M/sec                    ( +-  0.00% )
        59,076,135      branch-misses:u           #    0.03% of all branches          ( +-  0.05% )

          115.2979 +- 0.0120 seconds time elapsed  ( +-  0.01% )
          
          
rep_length:

 Performance counter stats for 'build/boot tytest test/master-thesis/rep_length.mi' (100 runs):

        115,813.85 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.28% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            20,872      page-faults:u             #    0.180 K/sec                    ( +-  0.00% )
   377,666,753,856      cycles:u                  #    3.261 GHz                      ( +-  0.18% )
    67,410,137,838      stalled-cycles-frontend:u #   17.85% frontend cycles idle     ( +-  1.25% )
   895,266,785,517      instructions:u            #    2.37  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   218,537,691,966      branches:u                # 1886.974 M/sec                    ( +-  0.00% )
        64,740,863      branch-misses:u           #    0.03% of all branches          ( +-  8.30% )

           115.837 +- 0.323 seconds time elapsed  ( +-  0.28% )
           
           
rep_nth:

 Performance counter stats for 'build/boot tytest test/master-thesis/rep_nth.mi' (100 runs):

        115,706.32 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.04% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            17,236      page-faults:u             #    0.149 K/sec                    ( +-  0.00% )
   377,915,750,500      cycles:u                  #    3.266 GHz                      ( +-  0.04% )
    68,040,779,360      stalled-cycles-frontend:u #   18.00% frontend cycles idle     ( +-  0.11% )
   897,777,971,162      instructions:u            #    2.38  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   219,154,798,926      branches:u                # 1894.061 M/sec                    ( +-  0.00% )
        64,557,446      branch-misses:u           #    0.03% of all branches          ( +-  8.40% )

          115.7280 +- 0.0516 seconds time elapsed  ( +-  0.04% )

          
rep_pop:
          
Performance counter stats for 'build/boot tytest test/master-thesis/rep_pop.mi' (100 runs):

        116,491.84 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.07% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            25,509      page-faults:u             #    0.219 K/sec                    ( +-  0.00% )
   379,696,254,851      cycles:u                  #    3.259 GHz                      ( +-  0.07% )
    67,274,764,714      stalled-cycles-frontend:u #   17.72% frontend cycles idle     ( +-  0.19% )
   900,857,721,590      instructions:u            #    2.37  insn per cycle         
                                                  #    0.07  stalled cycles per insn  ( +-  0.00% )
   219,858,133,376      branches:u                # 1887.327 M/sec                    ( +-  0.00% )
        75,409,235      branch-misses:u           #    0.03% of all branches          ( +- 12.04% )

          116.5188 +- 0.0837 seconds time elapsed  ( +-  0.07% )
          
          
rep_push_last_filter:

 Performance counter stats for 'build/boot tytest test/master-thesis/rep_push_last_filter.mi' (100 runs):

        116,978.30 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.07% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            25,941      page-faults:u             #    0.222 K/sec                    ( +-  0.00% )
   381,268,254,921      cycles:u                  #    3.259 GHz                      ( +-  0.07% )
    70,374,775,629      stalled-cycles-frontend:u #   18.46% frontend cycles idle     ( +-  0.15% )
   903,537,781,383      instructions:u            #    2.37  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   220,511,201,090      branches:u                # 1885.061 M/sec                    ( +-  0.00% )
        70,500,069      branch-misses:u           #    0.03% of all branches          ( +- 10.68% )

          117.0072 +- 0.0769 seconds time elapsed  ( +-  0.07% )

          
rep_push_last:

 Performance counter stats for 'build/boot tytest test/master-thesis/rep_push_last.mi' (100 runs):

        116,632.46 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.07% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            22,172      page-faults:u             #    0.190 K/sec                    ( +-  0.00% )
   380,157,155,316      cycles:u                  #    3.259 GHz                      ( +-  0.07% )
    70,257,768,421      stalled-cycles-frontend:u #   18.48% frontend cycles idle     ( +-  0.17% )
   900,867,148,231      instructions:u            #    2.37  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   219,856,412,263      branches:u                # 1885.036 M/sec                    ( +-  0.00% )
        70,468,137      branch-misses:u           #    0.03% of all branches          ( +- 10.79% )

          116.6616 +- 0.0822 seconds time elapsed  ( +-  0.07% )


rep_push:

 Performance counter stats for 'build/boot tytest test/master-thesis/rep_push.mi' (100 runs):

        116,787.38 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.06% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            23,725      page-faults:u             #    0.203 K/sec                    ( +-  0.00% )
   380,331,377,680      cycles:u                  #    3.257 GHz                      ( +-  0.05% )
    70,245,801,474      stalled-cycles-frontend:u #   18.47% frontend cycles idle     ( +-  0.18% )
   900,868,244,419      instructions:u            #    2.37  insn per cycle         
                                                  #    0.08  stalled cycles per insn  ( +-  0.00% )
   219,856,923,546      branches:u                # 1882.540 M/sec                    ( +-  0.00% )
        65,195,166      branch-misses:u           #    0.03% of all branches          ( +-  8.28% )

          116.8220 +- 0.0737 seconds time elapsed  ( +-  0.06% )

            
            
sequence_tasks:

Performance counter stats for 'build/boot tytest test/master-thesis/sequence_tasks.mi' (100 runs):

         29,402.14 msec task-clock:u              #    1.000 CPUs utilized            ( +-  0.05% )
                 0      context-switches:u        #    0.000 K/sec                  
                 0      cpu-migrations:u          #    0.000 K/sec                  
            10,558      page-faults:u             #    0.359 K/sec                    ( +-  0.00% )
    95,692,323,598      cycles:u                  #    3.255 GHz                      ( +-  0.05% )
    50,688,194,196      stalled-cycles-frontend:u #   52.97% frontend cycles idle     ( +-  0.07% )
   152,841,189,322      instructions:u            #    1.60  insn per cycle         
                                                  #    0.33  stalled cycles per insn  ( +-  0.03% )
    32,586,634,584      branches:u                # 1108.308 M/sec                    ( +-  0.02% )
        72,831,034      branch-misses:u           #    0.22% of all branches          ( +-  0.75% )

           29.4112 +- 0.0147 seconds time elapsed  ( +-  0.05% 
           
           
