// Seed: 4283419514
module module_0;
  assign module_2.id_0 = 0;
  assign id_1 = 1;
  initial disable id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  wor   id_5
);
  tri0 id_7 = 1;
  module_0 modCall_1 ();
endmodule
