Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Mar 30 16:51:38 2025
| Host         : augustus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_snake_top_control_sets_placed.rpt
| Design       : vga_snake_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             128 |           53 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              86 |           41 |
| Yes          | No                    | Yes                    |             199 |           59 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |            Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  u_vga_pll/vga_pll_inst/inst/clk_out1 |                                     |                                      |                1 |              1 |         1.00 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_pll/rst_n_w                   |                                      |                1 |              1 |         1.00 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_pll/temp_food_x               |                                      |                4 |              5 |         1.25 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_pll/temp_food_x               | u_vga_display/temp_food_x[9]_i_1_n_0 |                2 |              5 |         2.50 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_pll/temp_food_x               | u_vga_display/temp_food_y[8]_i_1_n_0 |                2 |              5 |         2.50 |
|  sys_clk_IBUF_BUFG                    |                                     | u_seg_led/sys_rst_n                  |                1 |              5 |         5.00 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 |                                     | u_seg_led/sys_rst_n                  |                7 |              8 |         1.14 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_display/block_y[0][9]_i_1_n_0 | u_vga_pll/plle2_adv_inst_0           |                5 |              8 |         1.60 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_display/block_x[0][9]_i_1_n_0 | u_vga_pll/plle2_adv_inst_0           |                4 |              8 |         2.00 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_driver/cnt_v                  | u_vga_pll/plle2_adv_inst_0           |                4 |             10 |         2.50 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_display/eated                 | u_vga_pll/plle2_adv_inst_0           |                5 |             15 |         3.00 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_display/cur_len               | u_vga_pll/plle2_adv_inst_0           |                9 |             30 |         3.33 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_down/delay_cnt[0]_i_1__2_n_0      | u_seg_led/sys_rst_n                  |                8 |             32 |         4.00 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_left/delay_cnt[0]_i_1_n_0         | u_seg_led/sys_rst_n                  |                8 |             32 |         4.00 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_right/delay_cnt[0]_i_1__0_n_0     | u_seg_led/sys_rst_n                  |                8 |             32 |         4.00 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_up/delay_cnt[0]_i_1__1_n_0        | u_seg_led/sys_rst_n                  |                8 |             32 |         4.00 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 |                                     | u_vga_pll/plle2_adv_inst_0           |               22 |             56 |         2.55 |
|  flag_reg_i_2_n_0                     |                                     | u_seg_led/sys_rst_n                  |               23 |             59 |         2.57 |
|  u_vga_pll/vga_pll_inst/inst/clk_out1 | u_vga_display/block_y[1][9]_i_1_n_0 |                                      |               36 |             80 |         2.22 |
+---------------------------------------+-------------------------------------+--------------------------------------+------------------+----------------+--------------+


