verilog xil_defaultlib --include "../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/fe85/hdl/verilog/mem_CRTL_BUS_s_axi.v" \
"../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/fe85/hdl/verilog/mem_dram.v" \
"../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/fe85/hdl/verilog/mem_nvm.v" \
"../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/fe85/hdl/verilog/mem.v" \
"../../../bd/design_1/ip/design_1_mem_0_0/sim/design_1_mem_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
