{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Welcome To The Galapagos Setup"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The Galapagos Middleware presents an orchestration framework to create multi-FPGA and CPU networks and can be built on top of any device that has a Galapagos Hypervisor."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<a id='own_example'></a>\n",
    "\n",
    "# Setup\n",
    "\n",
    "## Setup Environment Variables\n",
    "\n",
    "The following cells follow the initial setup. The first sets up the environment variables needed by the scripts below."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Updating galapagos initialization...\n",
      "Updating galapagos initialization...\n"
     ]
    }
   ],
   "source": [
    "galapagos_path=$HOME/galapagos\n",
    "cd $galapagos_path\n",
    "\n",
    "vivado_version=2018.1\n",
    "hls_version=2018.1\n",
    "galapagos_board=sidewinder\n",
    "vivado_path=/opt/mnt/Xilinx/Vivado\n",
    "hls_path=/opt/mnt/Xilinx/Vivado_HLS\n",
    "\n",
    "source init.sh $galapagos_path $vivado_path $hls_path $vivado_version $hls_version\n",
    "galapagos-update-board $galapagos_board\n",
    "export XILINX_VIVADO=$GALAPAGOS_VIVADO_PATH"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Make Middleware IP\n",
    "\n",
    "\n",
    "Next we need to build the IP cores used by the middleware layer to connect different Galapagos objects\n",
    "\n",
    "The middleware IP cores are shown in the following figure:\n",
    "\n",
    "<img style=\"float: left;\" src=\"fig/middleware_ip.png\"/>  "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "mkdir -p /home/tarafdar/galapagos/hlsBuild\n",
      "make -C /home/tarafdar/galapagos/middleware hlsmiddleware\n",
      "make[1]: Entering directory '/home/tarafdar/galapagos/middleware'\n",
      "make -C /home/tarafdar/galapagos/middleware/hls\n",
      "make[2]: Entering directory '/home/tarafdar/galapagos/middleware/hls'\n",
      "for dir in galapagos_bridge/. router/. network_bridge_tcp/. network_bridge_raw/. network_bridge_ethernet/.; do \\\n",
      "\tmake -C $dir -f Makefile all; \\\n",
      "done\n",
      "make[3]: Entering directory '/home/tarafdar/galapagos/middleware/hls/galapagos_bridge'\n",
      "mkdir -p /home/tarafdar/galapagos/hlsBuild/sidewinder/ip/galapagos_bridge\n",
      "vivado_hls /home/tarafdar/galapagos/middleware/hls/galapagos_bridge/generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/mnt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/mnt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'tarafdar' on host 'ece1373-2021-dev-1' (Linux_x86_64 version 4.4.0-173-generic) on Sun Mar 28 15:43:17 UTC 2021\n",
      "INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/tarafdar/galapagos/middleware/hls/galapagos_bridge'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/galapagos_bridge'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/galapagos_bridge/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'\n",
      "INFO: [HLS 200-10] Adding design file '/home/tarafdar/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp' to the project\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'g2N_output' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'g2N_input' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'n2G_output' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port 'n2G_input' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 354.414 ; gain = 4.195 ; free physical = 121128 ; free virtual = 123357\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 354.414 ; gain = 4.195 ; free physical = 121112 ; free virtual = 123357\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 354.828 ; gain = 4.609 ; free physical = 121096 ; free virtual = 123346\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 482.809 ; gain = 132.590 ; free physical = 121087 ; free virtual = 123338\n",
      "INFO: [XFORM 203-1101] Packing variable 'g2N_output.V' (/home/tarafdar/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:163) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'g2N_input.V' (/home/tarafdar/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:162) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'n2G_output.V' (/home/tarafdar/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:167) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'n2G_input.V' (/home/tarafdar/galapagos/middleware/hls/galapagos_bridge/src/galapagos_bridge.cpp:166) into a 73-bit variable.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'buffer_storage_B.V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'buffer_storage_B.V' has read operations in process function 'g2N_egress'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'galapagos_bridge', detected/extracted 3 process function(s): \n",
      "\t 'g2N_ingress'\n",
      "\t 'g2N_egress'\n",
      "\t 'n2G'.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:29 . Memory (MB): peak = 482.809 ; gain = 132.590 ; free physical = 121058 ; free virtual = 123310\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 482.809 ; gain = 132.590 ; free physical = 121031 ; free virtual = 123284\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'galapagos_bridge' ...\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'g2N_ingress'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'write_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 30.6 seconds; current allocated memory: 118.002 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 118.149 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'g2N_egress'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 118.307 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 118.457 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'n2G'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'write_n2G_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 118.577 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 118.721 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'galapagos_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 118.780 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 118.943 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'g2N_ingress'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'g2N_ingress'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 119.221 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'g2N_egress'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'g2N_egress'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 120.062 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'n2G'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'n2G'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 120.794 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'galapagos_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/g2N_input_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/g2N_output_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/buffer_storage_A_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/buffer_storage_B_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/n2G_input_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'galapagos_bridge/n2G_output_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'galapagos_bridge' to 'ap_ctrl_none'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'galapagos_bridge'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 121.500 MB.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 546.352 ; gain = 196.133 ; free physical = 121020 ; free virtual = 123274\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for galapagos_bridge.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for galapagos_bridge.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for galapagos_bridge.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_output_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_output_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'g2N_input_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'n2G_input_V.last' is mapped to 'TLAST' by default.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 15:44:20 2021...\n",
      "INFO: [HLS 200-112] Total elapsed time: 65.58 seconds; peak allocated memory: 121.500 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Sun Mar 28 15:44:20 2021...\n",
      "make[3]: Leaving directory '/home/tarafdar/galapagos/middleware/hls/galapagos_bridge'\n",
      "make[3]: Entering directory '/home/tarafdar/galapagos/middleware/hls/router'\n",
      "mkdir -p /home/tarafdar/galapagos/hlsBuild/sidewinder/csim/router\n",
      "g++ /home/tarafdar/galapagos/middleware/hls/router/tb/*.cpp /home/tarafdar/galapagos/middleware/hls/router/src/*.cpp -DSIM  -I /home/tarafdar/galapagos/middleware/hls/router/include -I /home/tarafdar/galapagos/middleware/include -I /opt/mnt/Xilinx/Vivado_HLS/2018.1/include -o /home/tarafdar/galapagos/hlsBuild/sidewinder/csim/router/sim.exe\n",
      "In file included from \u001b[01m\u001b[K/home/tarafdar/galapagos/middleware/hls/router/tb/router_tb.cpp:6:0\u001b[m\u001b[K:\n",
      "\u001b[01m\u001b[K/home/tarafdar/galapagos/middleware/include/galapagos_packet.h:4:24:\u001b[m\u001b[K \u001b[01;31m\u001b[Kfatal error: \u001b[m\u001b[Khls_stream.h: No such file or directory\n",
      "compilation terminated.\n",
      "In file included from \u001b[01m\u001b[K/home/tarafdar/galapagos/middleware/hls/router/src/router.cpp:6:0\u001b[m\u001b[K:\n",
      "\u001b[01m\u001b[K/home/tarafdar/galapagos/middleware/include/galapagos_packet.h:4:24:\u001b[m\u001b[K \u001b[01;31m\u001b[Kfatal error: \u001b[m\u001b[Khls_stream.h: No such file or directory\n",
      "compilation terminated.\n",
      "Makefile:27: recipe for target 'sim.exe' failed\n",
      "make[3]: *** [sim.exe] Error 1\n",
      "make[3]: Leaving directory '/home/tarafdar/galapagos/middleware/hls/router'\n",
      "make[3]: Entering directory '/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp'\n",
      "mkdir -p /home/tarafdar/galapagos/hlsBuild/sidewinder/ip/network_bridge_tcp\n",
      "vivado_hls /home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/mnt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] Running '/opt/mnt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'tarafdar' on host 'ece1373-2021-dev-1' (Linux_x86_64 version 4.4.0-173-generic) on Sun Mar 28 15:44:22 UTC 2021\n",
      "INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/network_bridge_tcp'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/network_bridge_tcp/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'\n",
      "INFO: [HLS 200-10] Adding design file '/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&rxGalapagosBridge' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&txGalapagosBridge' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&listenPort' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&listenPortStatus' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&openConnection' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&openConStatus' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&notifications' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&readRequest' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&rxMetaData' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&rxData' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&txMetaData' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&txData' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXIS' on port '&txStatus' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.\n",
      "WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:21 ; elapsed = 00:00:30 . Memory (MB): peak = 354.406 ; gain = 4.195 ; free physical = 120915 ; free virtual = 123703\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:26 ; elapsed = 00:00:36 . Memory (MB): peak = 354.406 ; gain = 4.195 ; free physical = 120926 ; free virtual = 123711\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:00:44 . Memory (MB): peak = 554.004 ; gain = 203.793 ; free physical = 120759 ; free virtual = 123564\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:00:46 . Memory (MB): peak = 617.102 ; gain = 266.891 ; free physical = 120720 ; free virtual = 123533\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'listenPort.V.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:459).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'listenPortStatus.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:460).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rxMetaData.V.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:463).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'txStatus.V.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:458).\n",
      "INFO: [XFORM 203-1101] Packing variable 'rxGalapagosBridge.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:452) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'txGalapagosBridge.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:465) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'openConnection.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:454) into a 48-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'openConStatus.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:455) into a 17-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'notifications.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:461) into a 81-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'readRequest.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:462) into a 32-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'rxData.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:464) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'txMetaData.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:453) into a 32-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'txData.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:457) into a 73-bit variable.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.V.6': cannot find another array to be merged with.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.V.4': cannot find another array to be merged with.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.12': cannot find another array to be merged with.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.V': cannot find another array to be merged with.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.V.21': cannot find another array to be merged with.\n",
      "WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.V.22': cannot find another array to be merged with.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'network_bridge_tcp', detected/extracted 5 process function(s): \n",
      "\t 'galapagos_to_tcp_interface'\n",
      "\t 'open_connections'\n",
      "\t 'open_port'\n",
      "\t 'tcp_to_galapagos_interface'\n",
      "\t 'sessionID_table_steaming'.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:00:49 . Memory (MB): peak = 754.348 ; gain = 404.137 ; free physical = 120640 ; free virtual = 123461\n",
      "WARNING: [XFORM 203-631] Renaming function 'tcp_to_galapagos_interface' to 'tcp_to_galapagos_int' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:115)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sessionID_table_steaming' to 'sessionID_table_stea' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:28:44)\n",
      "WARNING: [XFORM 203-631] Renaming function 'galapagos_to_tcp_interface' to 'galapagos_to_tcp_int' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:292)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:00:51 . Memory (MB): peak = 755.613 ; gain = 405.402 ; free physical = 120594 ; free virtual = 123416\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'network_bridge_tcp' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'galapagos_to_tcp_int'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'galapagos_to_tcp_int'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.3563ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).\n",
      "WARNING: [SCHED 204-21] The critical path consists of the following:\n",
      "\tfifo read on port 'g2t_read_sid_V_V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:365) (1.75 ns)\n",
      "\t'icmp' operation ('tmp_i', /home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:366) (1.1 ns)\n",
      "\tmultiplexor before 'phi' operation ('storemerge2_i') (0.656 ns)\n",
      "\t'phi' operation ('storemerge2_i') (0 ns)\n",
      "\t'store' operation (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:368) of variable 'storemerge2_cast_i', /home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:368 on static variable 'state_1' (0.848 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 51.79 seconds; current allocated memory: 362.087 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 362.526 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'open_connections'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'open_connections'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 362.700 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 362.825 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'open_port'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'open_port'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 362.977 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 363.128 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'tcp_to_galapagos_int'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'tcp_to_galapagos_int'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (3.791ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).\n",
      "WARNING: [SCHED 204-21] The critical path consists of the following:\n",
      "\tfifo read on port 't2g_read_sid_V_V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:175) (1.75 ns)\n",
      "\t'icmp' operation ('tmp_i', /home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:175) (1.1 ns)\n",
      "\t'select' operation ('storemerge_i', /home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:175) (0.208 ns)\n",
      "\t'store' operation (/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:176) of variable 'storemerge_i', /home/tarafdar/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:175 on static variable 'state' (0.731 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 363.418 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 363.675 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sessionID_table_stea'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sessionID_table_stea'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 363.957 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 364.172 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'network_bridge_tcp'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 364.306 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 364.809 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'galapagos_to_tcp_int'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'header_data_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'dest_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sessionID_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'header_keep_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'header_last_V' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'galapagos_to_tcp_int'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 365.490 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'open_connections'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'wait_for_connection' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'open_connections'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 367.422 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'open_port'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'listenDone' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'waitPortStatus' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'open_port'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 368.133 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'tcp_to_galapagos_int'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sessionID_V_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'currWord_data_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'currWord_keep_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'currWord_last_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'src_V' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'tcp_to_galapagos_int'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 369.061 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sessionID_table_stea'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'sessionID_table_stea_sessionID_table_V' to 'sessionID_table_sbkb' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sessionID_table_stea'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 370.447 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'network_bridge_tcp'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/rxGalapagosBridge_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/txMetaData_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/openConnection_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/openConStatus_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/txData_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/txStatus_V_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/listenPort_V_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/listenPortStatus_V' to 'ap_fifo'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/notifications_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/readRequest_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/rxMetaData_V_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/rxData_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/txGalapagosBridge_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/state_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/header_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/size_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/sessionID_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'network_bridge_tcp/ip_table_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'network_bridge_tcp' to 'ap_ctrl_none'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_sessionID_table_stea_U0' to 'start_for_sessioncud' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'network_bridge_tcp'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 372.005 MB.\n",
      "INFO: [RTMG 210-278] Implementing memory 'sessionID_table_sbkb_ram (RAM)' using block RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sessioncud' using Shift Registers.\n",
      "INFO: [IMPL 213-200] Port 'listenPort_V_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'openConnection_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'readRequest_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.last' is mapped to 'TLAST' by default.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'txMetaData_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "INFO: [IMPL 213-200] Port 'listenPortStatus_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_listen_port_status' is not aligned to byte boundaries. It is padded to 8 bits.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'notifications_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_notifications' is not aligned to byte boundaries. It is padded to 88 bits.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'openConStatus_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_open_status' is not aligned to byte boundaries. It is padded to 24 bits.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxMetaData_V_V' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txStatus_V_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_tx_status' is not aligned to byte boundaries. It is padded to 24 bits.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:00:56 . Memory (MB): peak = 755.613 ; gain = 405.402 ; free physical = 120561 ; free virtual = 123384\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for network_bridge_tcp.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for network_bridge_tcp.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for network_bridge_tcp.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "INFO: [IMPL 213-200] Port 'listenPort_V_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'openConnection_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'readRequest_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'txGalapagosBridge_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'txData_V.last' is mapped to 'TLAST' by default.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'txMetaData_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "INFO: [IMPL 213-200] Port 'listenPortStatus_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_listen_port_status' is not aligned to byte boundaries. It is padded to 8 bits.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'notifications_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_notifications' is not aligned to byte boundaries. It is padded to 88 bits.\n",
      "WARNING: [IMPL 213-402] The data fields of packed port 'openConStatus_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_open_status' is not aligned to byte boundaries. It is padded to 24 bits.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxGalapagosBridge_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.data' is mapped to 'TDATA' by default.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [IMPL 213-200] Port 'rxData_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxData_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'rxMetaData_V_V' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'txStatus_V_V' is mapped to 'TDATA' by default.\n",
      "WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_tx_status' is not aligned to byte boundaries. It is padded to 24 bits.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 15:45:36 2021...\n",
      "INFO: [HLS 200-112] Total elapsed time: 74.47 seconds; peak allocated memory: 372.005 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Sun Mar 28 15:45:36 2021...\n",
      "make[3]: Leaving directory '/home/tarafdar/galapagos/middleware/hls/network_bridge_tcp'\n",
      "make[3]: Entering directory '/home/tarafdar/galapagos/middleware/hls/network_bridge_raw'\n",
      "mkdir -p /home/tarafdar/galapagos/hlsBuild/sidewinder/ip/network_bridge_raw\n",
      "vivado_hls /home/tarafdar/galapagos/middleware/hls/network_bridge_raw/generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/mnt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/mnt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'tarafdar' on host 'ece1373-2021-dev-1' (Linux_x86_64 version 4.4.0-173-generic) on Sun Mar 28 15:45:38 UTC 2021\n",
      "INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/tarafdar/galapagos/middleware/hls/network_bridge_raw'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/raw_bridge'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/raw_bridge/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'\n",
      "INFO: [HLS 200-10] Adding design file '/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_app' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_raw' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_app' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_raw' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 354.410 ; gain = 4.195 ; free physical = 120538 ; free virtual = 123366\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 354.410 ; gain = 4.195 ; free physical = 120535 ; free virtual = 123364\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 354.844 ; gain = 4.629 ; free physical = 120487 ; free virtual = 123317\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'raw_to_app' (/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:61) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_raw' (/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:112) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 482.742 ; gain = 132.527 ; free physical = 120461 ; free virtual = 123291\n",
      "INFO: [XFORM 203-1101] Packing variable 'to_app.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:154) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'from_raw.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:155) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'from_app.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:156) into a 89-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'to_raw.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:157) into a 73-bit variable.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'raw_to_app' (/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:61) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_raw' (/home/tarafdar/galapagos/middleware/hls/network_bridge_raw/src/raw_bridge.cpp:112) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'raw_bridge', detected/extracted 2 process function(s): \n",
      "\t 'raw_to_app'\n",
      "\t 'app_to_raw'.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 482.742 ; gain = 132.527 ; free physical = 120487 ; free virtual = 123319\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 482.742 ; gain = 132.527 ; free physical = 120468 ; free virtual = 123300\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'raw_bridge' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'raw_to_app'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'raw_to_app'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 24.34 seconds; current allocated memory: 107.192 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 107.377 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'app_to_raw'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'app_to_raw'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 107.607 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 107.778 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'raw_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 107.814 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 107.924 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'raw_to_app'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state_V_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'dest_V' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'raw_to_app'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 108.195 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'app_to_raw'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_last_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_data_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_keep_V' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'app_to_raw'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 109.136 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'raw_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/to_app_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/from_raw_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/from_app_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'raw_bridge/to_raw_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'raw_bridge' to 'ap_ctrl_none'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'raw_bridge'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 109.884 MB.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 482.742 ; gain = 132.527 ; free physical = 120460 ; free virtual = 123292\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for raw_bridge.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for raw_bridge.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for raw_bridge.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_raw_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.dest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.id' is mapped to 'TID' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.keep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_raw_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 15:46:21 2021...\n",
      "INFO: [HLS 200-112] Total elapsed time: 42.72 seconds; peak allocated memory: 109.884 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Sun Mar 28 15:46:21 2021...\n",
      "make[3]: Leaving directory '/home/tarafdar/galapagos/middleware/hls/network_bridge_raw'\n",
      "make[3]: Entering directory '/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet'\n",
      "mkdir -p /home/tarafdar/galapagos/hlsBuild/sidewinder/ip/network_bridge_ethernet\n",
      "vivado_hls /home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/mnt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/mnt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'tarafdar' on host 'ece1373-2021-dev-1' (Linux_x86_64 version 4.4.0-173-generic) on Sun Mar 28 15:46:22 UTC 2021\n",
      "INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/ethernet_bridge'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/ethernet_bridge/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'\n",
      "INFO: [HLS 200-10] Adding design file '/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp' ...\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_app' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_eth' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_app' is deprecated. Please use the interface directive to specify the AXI interface.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_eth' is deprecated. Please use the interface directive to specify the AXI interface.\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 354.410 ; gain = 4.195 ; free physical = 120679 ; free virtual = 123516\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:19 . Memory (MB): peak = 354.410 ; gain = 4.195 ; free physical = 120672 ; free virtual = 123511\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 354.934 ; gain = 4.719 ; free physical = 120648 ; free virtual = 123488\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'eth_to_app' (/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:89) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_eth' (/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:183) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 482.348 ; gain = 132.133 ; free physical = 120632 ; free virtual = 123473\n",
      "INFO: [XFORM 203-1101] Packing variable 'to_app.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:235) into a 81-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'from_eth.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:236) into a 73-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'from_app.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:237) into a 81-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'to_eth.V' (/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:238) into a 73-bit variable.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'eth_to_app' (/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:89) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'reverseEndian64_data' into 'app_to_eth' (/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:183) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'ethernet_bridge', detected/extracted 3 process function(s): \n",
      "\t 'ethernet_bridge.entry104'\n",
      "\t 'eth_to_app'\n",
      "\t 'app_to_eth'.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 482.348 ; gain = 132.133 ; free physical = 120608 ; free virtual = 123450\n",
      "WARNING: [XFORM 203-631] Renaming function 'ethernet_bridge.entry104' to 'ethernet_bridge.entr' \n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 482.348 ; gain = 132.133 ; free physical = 120596 ; free virtual = 123438\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'ethernet_bridge' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'ethernet_bridge.entr' to 'ethernet_bridge_entr'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'ethernet_bridge_entr'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 25.02 seconds; current allocated memory: 122.143 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 122.199 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'eth_to_app'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'eth_to_app'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (3.7907ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).\n",
      "WARNING: [SCHED 204-21] The critical path consists of the following:\n",
      "\tfifo read on port 'mac_address_V' (1.75 ns)\n",
      "\t'icmp' operation ('tmp_i', /home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:92) (1.14 ns)\n",
      "\t'select' operation ('storemerge1_cast_i_c', /home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:92) (0.208 ns)\n",
      "\t'store' operation (/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:93) of variable 'storemerge1_cast_i_c', /home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:92 on static variable 'state_V_1' (0.694 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 122.479 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 122.767 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'app_to_eth'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'app_to_eth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 123.077 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 123.374 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'ethernet_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 123.446 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 123.632 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'ethernet_bridge_entr'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'ethernet_bridge_entr'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 123.773 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'eth_to_app'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'state_V_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'dest_V' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'app_packet_out_last_s' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'eth_to_app'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 124.457 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'app_to_eth'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'eth_dst_src_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'state_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_last_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'dest_mac_address_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_tkeep_s' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_data_V' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'app_packet_in_tdest_s' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'app_to_eth'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 125.809 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'ethernet_bridge'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/to_app_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/from_eth_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/from_app_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/to_eth_V' to 'ap_fifo'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/mac_addr_V' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/observedAddress_out_V' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_bridge/mac_table_V' to 'ap_memory'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'ethernet_bridge' to 'ap_ctrl_none'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'ethernet_bridge'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 127.154 MB.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w48_d2_A' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fifo_w48_d2_A' using Shift Registers.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.tdest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.tdest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 546.348 ; gain = 196.133 ; free physical = 120575 ; free virtual = 123417\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for ethernet_bridge.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for ethernet_bridge.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for ethernet_bridge.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.tdest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_app_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'from_eth_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.tdest' is mapped to 'TDEST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_app_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.data' is mapped to 'TDATA' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.last' is mapped to 'TLAST' by default.\n",
      "INFO: [IMPL 213-200] Port 'to_eth_V.tkeep' is mapped to 'TKEEP' by default.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 15:47:06 2021...\n",
      "INFO: [HLS 200-112] Total elapsed time: 43.81 seconds; peak allocated memory: 127.154 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Sun Mar 28 15:47:06 2021...\n",
      "make[3]: Leaving directory '/home/tarafdar/galapagos/middleware/hls/network_bridge_ethernet'\n",
      "make[2]: Leaving directory '/home/tarafdar/galapagos/middleware/hls'\n",
      "make[1]: Leaving directory '/home/tarafdar/galapagos/middleware'\n"
     ]
    }
   ],
   "source": [
    "cd $GALAPAGOS_PATH\n",
    "make hlsmiddleware  "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The previous section makes the router blocks, and two network bridges. One network bridge translates TCP/IP packets into Galapagos packets, and another network bridge translates L2 ethernet packets into Galapagos packets.\n",
    "The user can select in their cluster description map file their choice of off-chip network communication."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compiling User Kernels (Hardware) \n",
    "\n",
    "To create a user kernel it is very similar to that of creating the hlsmiddleware in the previous section.\n",
    "In the following we have an example.\n",
    "\n",
    "First we set the board we wish to target:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Updating galapagos initialization...\n"
     ]
    }
   ],
   "source": [
    "galapagos-update-board sidewinder"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To compile hardware kernels we need to include the Galapagos hardware library found in `<galapagos_home>/middleware/include`\n",
    "\n",
    "The following is the tcl_script that compiles the hardware kernel:\n",
    "\n",
    "```tcl\n",
    "set galapagos_path $::env(GALAPAGOS_PATH)\n",
    "set board_name $::env(GALAPAGOS_BOARD_NAME)\n",
    "set part_name $::env(GALAPAGOS_PART)\n",
    "set src_path_root [pwd] \n",
    "\n",
    "cd $galapagos_path/hlsBuild/${board_name}/ip\n",
    "\n",
    "open_project hls4ml_hcal\n",
    "set_top hls4ml_hcal\n",
    "open_solution \"solution1\"\n",
    "set_part ${part_name}\n",
    "add_files $src_path_root/ereg_v1.cpp\n",
    "add_files $src_path_root/hls4ml_hcal.cpp -cflags \"-I $galapagos_path/middleware/include -I $src_path_root -I $src_path_root/weights -I $src_path_root/nnet_utils\"\n",
    "create_clock -period 250MHz -name default\n",
    "config_interface -expose_global\n",
    "csynth_design\n",
    "export_design -format ip_catalog\n",
    "close_project\n",
    "\n",
    "quit\n",
    "\n",
    "```\n",
    "\n",
    "The key things to note is that the board name, parth and galapagos_path are all taken from environment variables that was set up earlier. Second thing to note is the inclusion of our middleware library.\n",
    "\n",
    "\n",
    "This kernel is made with our Makefile (that calls the included tcl script) in the following code block:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "vivado_hls generate_hls.tcl\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/mnt/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/mnt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'tarafdar' on host 'ece1373-2021-dev-1' (Linux_x86_64 version 4.4.0-173-generic) on Sun Mar 28 15:48:10 UTC 2021\n",
      "INFO: [HLS 200-10] On os Ubuntu 16.04.7 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/tarafdar/HCAL_HLS4ML'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/hls4ml_hcal'.\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/galapagos/hlsBuild/sidewinder/ip/hls4ml_hcal/solution1'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'\n",
      "INFO: [HLS 200-10] Adding design file '/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file '/home/tarafdar/HCAL_HLS4ML/hls4ml_hcal.cpp' to the project\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/HCAL_HLS4ML/hls4ml_hcal.cpp' ...\n",
      "INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp' ...\n",
      "INFO: [HLS 200-10] Validating synthesis directives ...\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:59 ; elapsed = 00:01:00 . Memory (MB): peak = 354.410 ; gain = 4.195 ; free physical = 120525 ; free virtual = 123386\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:04 ; elapsed = 00:01:05 . Memory (MB): peak = 354.410 ; gain = 4.195 ; free physical = 120511 ; free virtual = 123386\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:09 ; elapsed = 00:01:10 . Memory (MB): peak = 546.348 ; gain = 196.133 ; free physical = 120424 ; free virtual = 123307\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>80' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:10 ; elapsed = 00:01:11 . Memory (MB): peak = 550.254 ; gain = 200.039 ; free physical = 120328 ; free virtual = 123219\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3.1.1' (/home/tarafdar/HCAL_HLS4ML/hls4ml_hcal.cpp:202) in function 'hls4ml_hcal' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56:50).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config2>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:39).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56:55).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config1>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:39).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56:55).\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3.1.1' (/home/tarafdar/HCAL_HLS4ML/hls4ml_hcal.cpp:202) in function 'hls4ml_hcal' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:86) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Accum1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:109) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_activation.h:57) in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:86) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product2' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:91) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'ResetAccum' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Accum1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:109) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-501] Unrolling loop 'Accum2' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:113) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Result' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:119) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_activation.h:57) in function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:86) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Product2' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:91) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'ResetAccum' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:101) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Accum1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:109) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Accum2' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:113) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-501] Unrolling loop 'Result' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:119) in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_buf.V' (/home/tarafdar/HCAL_HLS4ML/hls4ml_hcal.cpp:136) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_buf.V' (/home/tarafdar/HCAL_HLS4ML/hls4ml_hcal.cpp:137) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b3.V' (/home/tarafdar/HCAL_HLS4ML/weights/b3.h:6) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer1_out.V' (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:60) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'logits1.V' (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:67) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'logits2.V' (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:69) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'logits3.V' (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:74) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.0' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.2' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.3' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-102] Automatically partitioning small array 'mult.V.4' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) completely based on array size.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.0' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.2' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.3' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V.4' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.0' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.2' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.3' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.4' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'mult.V.5' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:56) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:53) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:73) automatically.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:76) by setting 'weights.V' to 'w3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:76) by setting 'biases.V.read' to '-58281'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'weights.V' to 'w2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[0].V' to 'b2.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[1].V' to 'b2.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[2].V' to 'b2.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[3].V' to 'b2.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:71) by setting 'biases[4].V' to 'b2.4'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'weights.V' to 'w1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[0].V' to 'b1.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[1].V' to 'b1.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[2].V' to 'b1.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[3].V' to 'b1.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[4].V' to 'b1.4'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[5].V' to 'b1.5'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[6].V' to 'b1.6'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[7].V' to 'b1.7'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[8].V' to 'b1.8'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[9].V' to 'b1.9'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[10].V' to 'b1.10'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[11].V' to 'b1.11'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[12].V' to 'b1.12'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[13].V' to 'b1.13'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28) to 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (/home/tarafdar/HCAL_HLS4ML/ereg_v1.cpp:64) by setting 'biases[14].V' to 'b1.14'.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)...5 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)...75 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:13)...165 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:16 ; elapsed = 00:01:18 . Memory (MB): peak = 678.293 ; gain = 328.078 ; free physical = 120224 ; free virtual = 123123\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (/home/tarafdar/HCAL_HLS4ML/hls4ml_hcal.cpp:187:19) in function 'hls4ml_hcal'.\n",
      "WARNING: [XFORM 203-561] 'Loop-1' (/home/tarafdar/HCAL_HLS4ML/hls4ml_hcal.cpp:158:19) in function 'hls4ml_hcal' is an infinite loop.\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (/home/tarafdar/HCAL_HLS4ML/hls4ml_hcal.cpp:158:19) in function 'hls4ml_hcal' : \n",
      "\n",
      "more than one sub loop.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config3>' to 'linear' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config2>' to 'linear.1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, linear_config1>' to 'linear.2' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_activation.h:53:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.0.0' to 'compute_layer.0.0' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' to 'compute_layer.0.0.0.' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_layer<ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, config1>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'compute_layer.0.0.0..1' (/home/tarafdar/HCAL_HLS4ML/nnet_utils/nnet_layer.h:62:28)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:20 ; elapsed = 00:01:22 . Memory (MB): peak = 818.352 ; gain = 468.137 ; free physical = 120132 ; free virtual = 123035\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'hls4ml_hcal' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_layer.0.0.0..1' to 'compute_layer_0_0_0_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear.2' to 'linear_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_layer.0.0.0.' to 'compute_layer_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear.1' to 'linear_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_layer.0.0' to 'compute_layer_0_0'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_layer_0_0_0_1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_layer.0.0.0..1'.\n",
      "WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('data_V_load_7') on array 'data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'data_V'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 9.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 92.16 seconds; current allocated memory: 392.062 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 400.307 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_2'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear.2'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.03 seconds; current allocated memory: 400.647 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 400.779 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_layer_0_0_0_s'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_layer.0.0.0.'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 402.073 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 404.124 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear.1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 404.399 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 404.460 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_layer_0_0'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_layer.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 404.571 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 404.735 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 404.768 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 404.800 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'ereg_v1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'ereg_v1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 15.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 405.004 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 406.001 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'hls4ml_hcal'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 17.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 408.566 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 410.286 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_0_0_0_1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_mux_305_32_1_1' to 'hls4ml_hcal_mux_3bkb' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mux_3bkb': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_0_0_0_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.68 seconds; current allocated memory: 417.186 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_2'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.1 seconds; current allocated memory: 437.805 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_0_0_0_s'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 440.856 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 447.402 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_layer_0_0'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_layer_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 447.895 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 448.462 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'ereg_v1'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'ereg_v1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 450.938 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'hls4ml_hcal'\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/id' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_data_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_dest_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_id_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/in_V_keep_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_data_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_dest_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_id_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'hls4ml_hcal/out_V_keep_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'hls4ml_hcal' to 'ap_ctrl_none'.\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_0_V' to 'hls4ml_hcal_in_bucud' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_1_V' to 'hls4ml_hcal_in_budEe' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_2_V' to 'hls4ml_hcal_in_bueOg' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_3_V' to 'hls4ml_hcal_in_bufYi' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_4_V' to 'hls4ml_hcal_in_bug8j' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_5_V' to 'hls4ml_hcal_in_buhbi' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_6_V' to 'hls4ml_hcal_in_buibs' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_7_V' to 'hls4ml_hcal_in_bujbC' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_8_V' to 'hls4ml_hcal_in_bukbM' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_9_V' to 'hls4ml_hcal_in_bulbW' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_10_V' to 'hls4ml_hcal_in_bumb6' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_11_V' to 'hls4ml_hcal_in_buncg' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_12_V' to 'hls4ml_hcal_in_buocq' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_13_V' to 'hls4ml_hcal_in_bupcA' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_14_V' to 'hls4ml_hcal_in_buqcK' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_15_V' to 'hls4ml_hcal_in_burcU' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_16_V' to 'hls4ml_hcal_in_busc4' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_17_V' to 'hls4ml_hcal_in_butde' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_18_V' to 'hls4ml_hcal_in_buudo' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_19_V' to 'hls4ml_hcal_in_buvdy' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_20_V' to 'hls4ml_hcal_in_buwdI' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_21_V' to 'hls4ml_hcal_in_buxdS' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_22_V' to 'hls4ml_hcal_in_buyd2' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_23_V' to 'hls4ml_hcal_in_buzec' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_24_V' to 'hls4ml_hcal_in_buAem' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_25_V' to 'hls4ml_hcal_in_buBew' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_26_V' to 'hls4ml_hcal_in_buCeG' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_27_V' to 'hls4ml_hcal_in_buDeQ' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_28_V' to 'hls4ml_hcal_in_buEe0' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_in_buf_29_V' to 'hls4ml_hcal_in_buFfa' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_0_V' to 'hls4ml_hcal_out_bGfk' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_1_V' to 'hls4ml_hcal_out_bHfu' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_2_V' to 'hls4ml_hcal_out_bIfE' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_3_V' to 'hls4ml_hcal_out_bJfO' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_4_V' to 'hls4ml_hcal_out_bKfY' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_5_V' to 'hls4ml_hcal_out_bLf8' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_6_V' to 'hls4ml_hcal_out_bMgi' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_7_V' to 'hls4ml_hcal_out_bNgs' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_8_V' to 'hls4ml_hcal_out_bOgC' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_9_V' to 'hls4ml_hcal_out_bPgM' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_10_V' to 'hls4ml_hcal_out_bQgW' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_11_V' to 'hls4ml_hcal_out_bRg6' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_12_V' to 'hls4ml_hcal_out_bShg' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_13_V' to 'hls4ml_hcal_out_bThq' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_14_V' to 'hls4ml_hcal_out_bUhA' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_15_V' to 'hls4ml_hcal_out_bVhK' due to the length limit 20\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_16_V' to 'hls4ml_hcal_out_bWhU' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_17_V' to 'hls4ml_hcal_out_bXh4' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_18_V' to 'hls4ml_hcal_out_bYie' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_19_V' to 'hls4ml_hcal_out_bZio' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_20_V' to 'hls4ml_hcal_out_b0iy' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_21_V' to 'hls4ml_hcal_out_b1iI' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_22_V' to 'hls4ml_hcal_out_b2iS' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_23_V' to 'hls4ml_hcal_out_b3i2' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_24_V' to 'hls4ml_hcal_out_b4jc' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_25_V' to 'hls4ml_hcal_out_b5jm' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_26_V' to 'hls4ml_hcal_out_b6jw' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_27_V' to 'hls4ml_hcal_out_b7jG' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_28_V' to 'hls4ml_hcal_out_b8jQ' due to the length limit 20\n",
      "INFO: [SYN 201-210] Renamed object name 'hls4ml_hcal_out_buf_29_V' to 'hls4ml_hcal_out_b9j0' due to the length limit 20\n",
      "INFO: [RTGEN 206-100] Generating core module 'hls4ml_hcal_mux_3bkb': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'hls4ml_hcal'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.97 seconds; current allocated memory: 456.577 MB.\n",
      "INFO: [RTMG 210-278] Implementing memory 'hls4ml_hcal_in_bucud_ram (RAM)' using block RAMs.\n",
      "INFO: [RTMG 210-278] Implementing memory 'hls4ml_hcal_out_bGfk_ram (RAM)' using block RAMs.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:42 ; elapsed = 00:02:25 . Memory (MB): peak = 818.352 ; gain = 468.137 ; free physical = 119977 ; free virtual = 122881\n",
      "INFO: [SYSC 207-301] Generating SystemC RTL for hls4ml_hcal.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for hls4ml_hcal.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for hls4ml_hcal.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2018.1 (64-bit)\n",
      "  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018\n",
      "  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 15:50:52 2021...\n",
      "INFO: [HLS 200-112] Total elapsed time: 162.98 seconds; peak allocated memory: 456.577 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Sun Mar 28 15:50:53 2021...\n"
     ]
    }
   ],
   "source": [
    "cd $HOME/HCAL_HLS4ML\n",
    "make hls"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This will place the generated IP cores in `<galapagos_home>/hlsBuild/<board_name>/ip`. Here we can see all the IP cores that we have created for this board. This includes the middleware IP cores and the User IP cores"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[0m\u001b[01;34methernet_bridge\u001b[0m   \u001b[01;34mhls4ml_hcal\u001b[0m              \u001b[01;34mnetwork_bridge_raw\u001b[0m  \u001b[01;34mraw_bridge\u001b[0m\n",
      "\u001b[01;34mgalapagos_bridge\u001b[0m  \u001b[01;34mnetwork_bridge_ethernet\u001b[0m  \u001b[01;34mnetwork_bridge_tcp\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "cd $GALAPAGOS_PATH/hlsBuild/$GALAPAGOS_BOARD_NAME/ip\n",
    "ls"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now that we have created our IP cores, we can describe them in a cluster and stitch them together. <a href='http://127.0.0.1:9000/notebooks/02_middleware.ipynb'>Using the Middleware'</a>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Compiling User Kernels (Software)\n",
    "\n",
    "Hardware and software kernels have the same code structure (HLS code). However the compilation process is slightly different. To compile software we have to include the Galapagos library found in: `<galapagos_home>/middleware/CPP_lib/Galapagos_lib`\n",
    "\n",
    "This is compiled using our Makefile in the following code block:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "g++ -DCPU -O2 -std=c++17 -pthread -isystem /opt/mnt/Xilinx/Vivado/2018.1/include -I/home/tarafdar/galapagos/middleware/include -I/home/tarafdar/galapagos/middleware/libGalapagos -I/home/tarafdar/galapagos/util/spdlog/include -I../nnet_utils -c ereg_v1.cpp -o ereg_v1.o -lboost_thread -lboost_system -lpthread \n",
      "g++ -DCPU -O2 -std=c++17 -pthread -isystem /opt/mnt/Xilinx/Vivado/2018.1/include -I/home/tarafdar/galapagos/middleware/include -I/home/tarafdar/galapagos/middleware/libGalapagos -I/home/tarafdar/galapagos/util/spdlog/include -I../nnet_utils -c hls4ml_hcal.cpp -o hls4ml_hcal.o -lboost_thread -lboost_system -lpthread \n"
     ]
    }
   ],
   "source": [
    "cd $HOME/HCAL_HLS4ML\n",
    "make cpu_send.exe"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Example Galapagos Kernel\n",
    "\n",
    "Since both hardware and software kernels look the same we can investigate both kernels with one example. The following is a code example of a sample kernel:\n",
    "\n",
    "```cpp\n",
    "void kern_send(short id, galapagos_interface * in, galapagos_interface  * out)\n",
    "{\n",
    "#pragma HLS INTERFACE ap_ctrl_none port=return\n",
    "#pragma HLS INTERFACE axis register both port=out\n",
    "#pragma HLS INTERFACE axis register both port=in\n",
    "\n",
    "    int num_flits = STREAMSIZE*N_INPUTS;\n",
    "\n",
    "    galapagos_stream_packet gp;\n",
    "    gp.id = id;\n",
    "\n",
    "    #include \"inputs_demo.h\"\n",
    "\n",
    "\n",
    "    for(int j=0; j<num_flits; j++){\n",
    "        gp.dest = 1; // FIRST\n",
    "        gp.data = 0;\n",
    "        (gp.data)(31,0) = input_vals[j];\n",
    "        if(j==(num_flits -1))\n",
    "            gp.last = 1;\n",
    "        else\n",
    "            gp.last = 0;\n",
    "        out->write(gp);\n",
    "    }   \n",
    "\n",
    "\n",
    "    num_flits = STREAMSIZE*N_OUTPUTS;\n",
    "\n",
    "\n",
    "    for(int j=0; j<num_flits; j++){\n",
    "        gp = in->read();\n",
    "    }\n",
    "}\n",
    "\n",
    "```\n",
    "\n",
    "### Interfaces\n",
    "\n",
    "All kernels have 3 interfaces <br/>\n",
    "1. ID: This is the id of the kernel. If another kernel specifies the dest field of an outgoing packet with this ID then this kernel will receive it in the in stream.\n",
    "2. In: This is the input galapagos_stream. \n",
    "3. Out: This is the output galapagos_stream\n",
    "\n",
    "At the very beginning there are three interface pragma. This is ignored by gcc if compiling for software.\n",
    "\n",
    "\n",
    "### Program Behaviour\n",
    "\n",
    "This program first writes in a loop of flits to dest of 1. It produces one packet with `<num_flits>` flits. The end of the packet is signified by the raising of the last signal.\n",
    "\n",
    "Then the program waits to receive one multi-flit packet at the end of the program. Both reading and writing of these streams are blocking calls."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Bash",
   "language": "bash",
   "name": "bash"
  },
  "language_info": {
   "codemirror_mode": "shell",
   "file_extension": ".sh",
   "mimetype": "text/x-sh",
   "name": "bash"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
