# MIPS-Pipelined-CPU
### MIPS pipelined CPU using verilog
