INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/Lab_12/Lab_12.srcs/sim_1/imports/Computer_package/Computer_testbench.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Computer_testbench'
