{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1644647243978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1644647243980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 12 11:57:22 2022 " "Processing started: Sat Feb 12 11:57:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1644647243980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1644647243980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CSoC -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1644647243980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1644647244524 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1644647244939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1644647245087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1644647245096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1644647245096 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1644647245887 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1644647247145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1644647247145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1644647247145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1644647247145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1644647247145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1644647247145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1644647247145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1644647247145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1644647247145 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1644647247145 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1644647247148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1644647247148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1644647247148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1644647247148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1644647247148 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1644647247148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1644647247149 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { LED[7] } } } { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 4 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1644647249746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { LED[6] } } } { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 5 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1644647249746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { LED[5] } } } { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 6 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1644647249746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { LED[4] } } } { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 7 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1644647249746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { LED[3] } } } { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1644647249746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { LED[2] } } } { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1644647249746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { LED[1] } } } { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1644647249746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { LED[0] } } } { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 320 320 496 336 "LED" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1644647249746 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_CLOCK " "Pin INPUT_CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { INPUT_CLOCK } } } { "TopLevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf" { { 192 320 496 208 "INPUT_CLOCK" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1644647249746 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1644647249746 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1644647250155 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1644647250161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 46 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at SoC_cpu.sdc(46): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 46 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at SoC_cpu.sdc(46): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$SoC_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$SoC_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$SoC_cpu_jtag_sr*\]" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1644647250206 ""}  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 47 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at SoC_cpu.sdc(47): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 47 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at SoC_cpu.sdc(47): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$SoC_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$SoC_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1644647250229 ""}  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 48 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at SoC_cpu.sdc(48): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250229 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 48 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at SoC_cpu.sdc(48): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250229 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$SoC_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1644647250255 ""}  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250255 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 49 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at SoC_cpu.sdc(49): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 49 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at SoC_cpu.sdc(49): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$SoC_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$SoC_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1644647250286 ""}  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 50 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at SoC_cpu.sdc(50): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$SoC_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$SoC_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$SoC_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$SoC_cpu_jtag_sr*\]" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1644647250313 ""}  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at SoC_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 51 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoC_cpu.sdc(51): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 51 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoC_cpu.sdc(51): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at SoC_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$SoC_cpu_jtag_sr*    -to *\$SoC_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$SoC_cpu_jtag_sr*    -to *\$SoC_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1644647250338 ""}  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at SoC_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoC_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 52 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoC_cpu.sdc(52): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at SoC_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$SoC_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$SoC_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1644647250367 ""}  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at SoC_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoC_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SoC_cpu.sdc 53 *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at SoC_cpu.sdc(53): *SoC_cpu:*\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1644647250396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at SoC_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$SoC_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$SoC_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1644647250397 ""}  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path SoC_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at SoC_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1644647250397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1644647250398 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1644647250398 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1644647250398 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1644647250398 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1644647250399 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1644647250400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1644647250401 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1644647250402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1644647250402 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1644647250403 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1644647250403 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1644647250403 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1644647250403 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1644647250403 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1644647250404 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1644647250404 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1644647250404 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 1 8 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 1 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1644647250405 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1644647250405 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1644647250405 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1644647250407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1644647250407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1644647250407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1644647250407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1644647250407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1644647250407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1644647250407 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1644647250407 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1644647250407 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1644647250407 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1644647250421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1644647254513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1644647254548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1644647254552 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1644647255504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1644647255504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1644647256929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1644647261214 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1644647261214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1644647261691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1644647261699 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1644647261699 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1644647261699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1644647261872 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1644647262352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1644647262570 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1644647263071 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1644647263717 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/output_files/TopLevel.fit.smsg " "Generated suppressed messages file C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1644647265718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1644647266407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 12 11:57:46 2022 " "Processing ended: Sat Feb 12 11:57:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1644647266407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1644647266407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1644647266407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1644647266407 ""}
