## Important Metrics
sim_ticks   Number of ticks simulated       :   optimization 0 > optimization 3 (100 times)
sim_ticks   Number of ticks simulated       :   no unrolling > unrolling (a little bit)

sim_insts   Number of instructions simulated :  optimization 0 > optimization 3 (4 times)
sim_insts   Number of instructions simulated :  no unrolling > unrolling (a little bit)

system.cpu.numCycles    Number of cpu cycles simulated      :  optimization 0 > optimization 3 (4 times)
system.cpu.numCycles    Number of cpu cycles simulated      :  atomic < timing 

system.cpu.num_int_alu_accesses     Number of integer alu accesse     : optimization 0 > optimization 3 (4 times)
system.cpu.num_int_alu_accesses     Number of integer alu accesse     : no difference 

system.cpu.num_func_calls   Number of times a function call or return occurred      : optimization 0 > optimization 3 (approximatly double)
system.cpu.num_func_calls   Number of times a function call or return occurred      : no difference

system.cpu.num_conditional_control_insts    Number of instructions that are conditional controls    : optimization 0 > optimization 3 (approximatly double)
system.cpu.num_conditional_control_insts    Number of instructions that are conditional controls    : no difference 

system.cpu.num_int_insts    Number of integer instruction     : optimization 0 > optimization 3 (4 times)
system.cpu.num_int_insts    Number of integer instruction     : no differnce

system.cpu.num_int_register_reads   Number of times the integer registers were read 
system.cpu.num_int_register_reads   Number of times the integer registers were read 

system.cpu.num_int_register_writes  Number of times the integer registers were writte     : no difference
system.cpu.num_int_register_writes  Number of times the integer registers were writte     : no difference

system.cpu.num_mem_refs     Number of memory refs     :no difference
system.cpu.num_mem_refs     Number of memory refs     :no difference

system.cpu.num_load_insts   Number of load instructions         : no difference
system.cpu.num_load_insts   Number of load instructions         : no difference

system.cpu.num_store_insts  Number of store instructions        : no difference
system.cpu.num_store_insts  Number of store instructions        : no difference

system.cpu.num_idle_cycles  Number of idle cycles               : no difference
system.cpu.num_idle_cycles  Number of idle cycles               : no difference

system.cpu.num_busy_cycles  Number of busy cycles               : atomic < timing 
system.cpu.num_busy_cycles  Number of busy cycles               : atomic < timing 


##
## shao0 / shao3
##
--- sha_o0_arm_stats.txt	2016-04-16 12:44:35.467078892 +0900
+++ sha_o3_arm_stats.txt	2016-04-16 12:47:20.927086782 +0900
@@ -1,40 +1,40 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_ticks                                187669619000                       # Number of ticks simulated
+sim_ticks                                 56030742500                       # Number of ticks simulated

-sim_insts                                   372981337                       # Number of instructions simulated
+sim_insts                                   105239667                       # Number of instructions simulated

-system.cpu.numCycles                        375339239                       # number of cpu cycles simulated
+system.cpu.numCycles                        112061486                       # number of cpu cycles simulated

-system.cpu.num_int_alu_accesses             365223675                       # Number of integer alu accesses
+system.cpu.num_int_alu_accesses             106259554                       # Number of integer alu accesses

-system.cpu.num_func_calls                      312487                       # number of times a function call or return occured
+system.cpu.num_func_calls                      210203                       # number of times a function call or return occured

-system.cpu.num_conditional_control_insts      9759028                       # number of instructions that are conditional controls
+system.cpu.num_conditional_control_insts      5597627                       # number of instructions that are conditional controls

-system.cpu.num_int_insts                    365223675                       # number of integer instructions
+system.cpu.num_int_insts                    106259554                       # number of integer instructions

-system.cpu.num_int_register_reads           660941015                       # number of times the integer registers were read
+system.cpu.num_int_register_reads           182698958                       # number of times the integer registers were read

-system.cpu.num_int_register_writes          308453679                       # number of times the integer registers were written
+system.cpu.num_int_register_writes           91862390                       # number of times the integer registers were written
 
-system.cpu.num_mem_refs                     192829203                       # number of memory refs
+system.cpu.num_mem_refs                      29726056                       # number of memory refs

-system.cpu.num_load_insts                   145412450                       # Number of load instructions
+system.cpu.num_load_insts                    20267795                       # Number of load instructions

-system.cpu.num_store_insts                   47416753                       # Number of store instructions
+system.cpu.num_store_insts                    9458261                       # Number of store instructions

 system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles

-system.cpu.num_busy_cycles               375339238.998000                       # Number of busy cycles
+system.cpu.num_busy_cycles               112061485.998000                       # Number of busy cycles

 ---------- End Simulation Statistics   ----------


##
## unrolled shao0 / unrolled shao3
##
--- sha_unrolled_o0_arm_stats.txt	2016-04-16 12:51:26.843098508 +0900
+++ sha_unrolled_o3_arm_stats.txt	2016-04-16 12:59:58.363122899 +0900
@@ -1,40 +1,40 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_ticks                                162728987000                       # Number of ticks simulated
+sim_ticks                                 39437498500                       # Number of ticks simulated

-sim_insts                                   323100075                       # Number of instructions simulated
+sim_insts                                    76163445                       # Number of instructions simulated

-system.cpu.numCycles                        325457975                       # number of cpu cycles simulated
+system.cpu.numCycles                         78874998                       # number of cpu cycles simulated
 
-system.cpu.num_int_alu_accesses             319757122                       # Number of integer alu accesses
+system.cpu.num_int_alu_accesses              77335545                       # Number of integer alu accesses

-system.cpu.num_func_calls                      312485                       # number of times a function call or return occured
+system.cpu.num_func_calls                      210201                       # number of times a function call or return occured

-system.cpu.num_conditional_control_insts      5496550                       # number of instructions that are conditional controls
+system.cpu.num_conditional_control_insts      1538125                       # number of instructions that are conditional controls

-system.cpu.num_int_insts                    319757122                       # number of integer instructions
+system.cpu.num_int_insts                     77335545                       # number of integer instructions

-system.cpu.num_int_register_reads           586651908                       # number of times the integer registers were read
+system.cpu.num_int_register_reads           149360259                       # number of times the integer registers were read

-system.cpu.num_int_register_writes          271512105                       # number of times the integer registers were written
+system.cpu.num_int_register_writes           67150120                       # number of times the integer registers were written

-system.cpu.num_mem_refs                     172125666                       # number of memory refs
+system.cpu.num_mem_refs                      28406727                       # number of memory refs

-system.cpu.num_load_insts                   128971405                       # Number of load instructions
+system.cpu.num_load_insts                    19100694                       # Number of load instructions

-system.cpu.num_store_insts                   43154261                       # Number of store instructions
+system.cpu.num_store_insts                    9306033                       # Number of store instructions
 
 system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles

-system.cpu.num_busy_cycles               325457974.998000                       # Number of busy cycles
+system.cpu.num_busy_cycles               78874997.998000                       # Number of busy cycles

 ---------- End Simulation Statistics   ----------



##
## shao0 / unrolled shao0
##
--- sha_o0_arm_stats.txt	2016-04-16 12:44:35.467078892 +0900
+++ sha_unrolled_o0_arm_stats.txt	2016-04-16 12:51:26.843098508 +0900
@@ -1,40 +1,40 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_ticks                                187669619000                       # Number of ticks simulated
+sim_ticks                                162728987000                       # Number of ticks simulated

-sim_insts                                   372981337                       # Number of instructions simulated
+sim_insts                                   323100075                       # Number of instructions simulated

-system.cpu.numCycles                        375339239                       # number of cpu cycles simulated
+system.cpu.numCycles                        325457975                       # number of cpu cycles simulated
 
-system.cpu.num_int_alu_accesses             365223675                       # Number of integer alu accesses
+system.cpu.num_int_alu_accesses             319757122                       # Number of integer alu accesses
 
-system.cpu.num_func_calls                      312487                       # number of times a function call or return occured
+system.cpu.num_func_calls                      312485                       # number of times a function call or return occured

-system.cpu.num_conditional_control_insts      9759028                       # number of instructions that are conditional controls
+system.cpu.num_conditional_control_insts      5496550                       # number of instructions that are conditional controls

-system.cpu.num_int_insts                    365223675                       # number of integer instructions
+system.cpu.num_int_insts                    319757122                       # number of integer instructions
 
-system.cpu.num_int_register_reads           660941015                       # number of times the integer registers were read
+system.cpu.num_int_register_reads           586651908                       # number of times the integer registers were read

-system.cpu.num_int_register_writes          308453679                       # number of times the integer registers were written
+system.cpu.num_int_register_writes          271512105                       # number of times the integer registers were written

-system.cpu.num_mem_refs                     192829203                       # number of memory refs
+system.cpu.num_mem_refs                     172125666                       # number of memory refs

-system.cpu.num_load_insts                   145412450                       # Number of load instructions
+system.cpu.num_load_insts                   128971405                       # Number of load instructions

-system.cpu.num_store_insts                   47416753                       # Number of store instructions
+system.cpu.num_store_insts                   43154261                       # Number of store instructions

 system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles

-system.cpu.num_busy_cycles               375339238.998000                       # Number of busy cycles
+system.cpu.num_busy_cycles               325457974.998000                       # Number of busy cycles

 ---------- End Simulation Statistics   ----------





##
## shao3 / unrolled shao3
##
--- sha_o3_arm_stats.txt	2016-04-16 12:47:20.927086782 +0900
+++ sha_unrolled_o3_arm_stats.txt	2016-04-16 12:59:58.363122899 +0900
@@ -1,40 +1,40 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_ticks                                 56030742500                       # Number of ticks simulated
+sim_ticks                                 39437498500                       # Number of ticks simulated

-sim_insts                                   105239667                       # Number of instructions simulated
+sim_insts                                    76163445                       # Number of instructions simulated

-system.cpu.numCycles                        112061486                       # number of cpu cycles simulated
+system.cpu.numCycles                         78874998                       # number of cpu cycles simulated

-system.cpu.num_int_alu_accesses             106259554                       # Number of integer alu accesses
+system.cpu.num_int_alu_accesses              77335545                       # Number of integer alu accesses
 
-system.cpu.num_func_calls                      210203                       # number of times a function call or return occured
+system.cpu.num_func_calls                      210201                       # number of times a function call or return occured

-system.cpu.num_conditional_control_insts      5597627                       # number of instructions that are conditional controls
+system.cpu.num_conditional_control_insts      1538125                       # number of instructions that are conditional controls

-system.cpu.num_int_insts                    106259554                       # number of integer instructions
+system.cpu.num_int_insts                     77335545                       # number of integer instructions
 
-system.cpu.num_int_register_reads           182698958                       # number of times the integer registers were read
+system.cpu.num_int_register_reads           149360259                       # number of times the integer registers were read

-system.cpu.num_int_register_writes           91862390                       # number of times the integer registers were written
+system.cpu.num_int_register_writes           67150120                       # number of times the integer registers were written

-system.cpu.num_mem_refs                      29726056                       # number of memory refs
+system.cpu.num_mem_refs                      28406727                       # number of memory refs

-system.cpu.num_load_insts                    20267795                       # Number of load instructions
+system.cpu.num_load_insts                    19100694                       # Number of load instructions

-system.cpu.num_store_insts                    9458261                       # Number of store instructions
+system.cpu.num_store_insts                    9306033                       # Number of store instructions

 system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles

-system.cpu.num_busy_cycles               112061485.998000                       # Number of busy cycles
+system.cpu.num_busy_cycles               78874997.998000                       # Number of busy cycles

 ---------- End Simulation Statistics   ----------
