//
// File created by:  ncverilog
// Do not modify this file
//
/users/course/2022F/LDL17700000/u110062205/logic_design/lab4/yju_basic/Q4/q4_t.v
/users/course/2022F/LDL17700000/u110062205/logic_design/lab4/yju_basic/Q4/q4.v
