<?xml version="1.0" encoding="utf-8"?>
<SourceFile Checksum="7687A9DBC428663FDEE6F03CE50E8485195CF146BFC72988FEE55634D9485D7B50DCEAC335C7720FBB490B867339E925E6011C8608FFB524DDB8D54A24E38ADB" Timestamp="1D57CF9D16A0990" xmlns="http://www.ni.com/PlatformFramework">
	<SourceModelFeatureSet>
		<ParsableNamespace AssemblyFileVersion="7.1.0.50029" FeatureSetName="GComponentFeatureSet" Name="http://www.ni.com/GComponent.xsd" OldestCompatibleVersion="7.1.0.49152" Version="7.1.0.49152" />
		<ParsableNamespace AssemblyFileVersion="7.1.0.50029" FeatureSetName="Editor" Name="http://www.ni.com/PlatformFramework" OldestCompatibleVersion="7.1.0.49153" Version="7.1.0.49153" />
		<ApplicationVersionInfo Build="7.1.0.50029" Name="LabVIEW NXG" Version="4.0.0" />
	</SourceModelFeatureSet>
	<ComponentDefinition Company="National Instruments" DefaultConfigurationName="Default" Id="1" Product="802.11 Application Framework" RootNamespaceId="14" UserVersion="19.5.0.0" xmlns="http://www.ni.com/GComponent.xsd">
		<Icon Id="2" ListViewIconCrop="0 0 40 40" xmlns="http://www.ni.com/PlatformFramework">
			<IconPanel Height="[float]40" Id="3" Left="[float]0" MinHeight="[float]0" MinWidth="[float]0" PanelSizeMode="Resize" Top="[float]0" Width="[float]40">
				<IconTemplate Height="[float]40" Id="4" Left="[float]0" TemplateName="[string]Blank" Top="[float]0" Width="[float]40" />
			</IconPanel>
		</Icon>
		<CompilerSymbolTable Id="5" xmlns="http://www.ni.com/PlatformFramework" />
		<ComponentConfiguration Id="10" Name="Default">
			<CompilerSymbolTable Id="11" xmlns="http://www.ni.com/PlatformFramework" />
			<ComponentItemProperties AssociatedEnvoyId="16" Exported="True" Id="27" />
			<ComponentItemProperties AssociatedEnvoyId="17" Exported="True" Id="28" />
			<ComponentItemProperties AssociatedEnvoyId="18" Exported="True" Id="29" />
			<ComponentItemProperties AssociatedEnvoyId="19" Exported="True" Id="30" />
			<ComponentItemProperties AssociatedEnvoyId="20" Exported="True" Id="31" />
			<ComponentItemProperties AssociatedEnvoyId="21" Exported="True" Id="32" />
			<ComponentItemProperties AssociatedEnvoyId="22" Exported="True" Id="33" />
			<ComponentItemProperties AssociatedEnvoyId="23" Exported="True" Id="34" />
			<ComponentItemProperties AssociatedEnvoyId="24" Exported="True" Id="35" />
			<ComponentItemProperties AssociatedEnvoyId="25" Exported="True" Id="36" />
			<ComponentItemProperties AssociatedEnvoyId="26" Exported="True" Id="37" />
			<ComponentItemProperties AssociatedEnvoyId="39" Exported="True" Id="53" />
			<ComponentItemProperties AssociatedEnvoyId="40" Exported="True" Id="54" />
			<ComponentItemProperties AssociatedEnvoyId="41" Exported="True" Id="55" />
			<ComponentItemProperties AssociatedEnvoyId="42" Exported="True" Id="56" />
			<ComponentItemProperties AssociatedEnvoyId="43" Exported="True" Id="57" />
			<ComponentItemProperties AssociatedEnvoyId="44" Exported="True" Id="58" />
			<ComponentItemProperties AssociatedEnvoyId="45" Exported="True" Id="59" />
			<ComponentItemProperties AssociatedEnvoyId="46" Exported="True" Id="60" />
			<ComponentItemProperties AssociatedEnvoyId="47" Exported="True" Id="61" />
			<ComponentItemProperties AssociatedEnvoyId="48" Exported="True" Id="62" />
			<ComponentItemProperties AssociatedEnvoyId="49" Exported="True" Id="63" />
			<ComponentItemProperties AssociatedEnvoyId="50" Exported="True" Id="64" />
			<ComponentItemProperties AssociatedEnvoyId="51" Exported="True" Id="65" />
			<ComponentItemProperties AssociatedEnvoyId="52" Exported="True" Id="66" />
			<ComponentItemProperties AssociatedEnvoyId="68" Exported="True" Id="69" />
			<ComponentItemProperties AssociatedEnvoyId="72" Exported="True" Id="86" />
			<ComponentItemProperties AssociatedEnvoyId="73" Exported="True" Id="87" />
			<ComponentItemProperties AssociatedEnvoyId="74" Exported="True" Id="88" />
			<ComponentItemProperties AssociatedEnvoyId="75" Exported="True" Id="89" />
			<ComponentItemProperties AssociatedEnvoyId="76" Exported="True" Id="90" />
			<ComponentItemProperties AssociatedEnvoyId="77" Exported="True" Id="91" />
			<ComponentItemProperties AssociatedEnvoyId="78" Exported="True" Id="92" />
			<ComponentItemProperties AssociatedEnvoyId="79" Exported="True" Id="93" />
			<ComponentItemProperties AssociatedEnvoyId="80" Exported="True" Id="94" />
			<ComponentItemProperties AssociatedEnvoyId="81" Exported="True" Id="95" />
			<ComponentItemProperties AssociatedEnvoyId="82" Exported="True" Id="96" />
			<ComponentItemProperties AssociatedEnvoyId="83" Exported="True" Id="97" />
			<ComponentItemProperties AssociatedEnvoyId="84" Exported="True" Id="98" />
			<ComponentItemProperties AssociatedEnvoyId="85" Exported="True" Id="99" />
			<ComponentItemProperties AssociatedEnvoyId="101" Exported="True" Id="107" />
			<ComponentItemProperties AssociatedEnvoyId="102" Exported="True" Id="108" />
			<ComponentItemProperties AssociatedEnvoyId="103" Exported="True" Id="109" />
			<ComponentItemProperties AssociatedEnvoyId="104" Exported="True" Id="110" />
			<ComponentItemProperties AssociatedEnvoyId="105" Exported="True" Id="111" />
			<ComponentItemProperties AssociatedEnvoyId="106" Exported="True" Id="112" />
			<ComponentItemProperties AssociatedEnvoyId="114" Exported="True" Id="130" />
			<ComponentItemProperties AssociatedEnvoyId="115" Exported="True" Id="131" />
			<ComponentItemProperties AssociatedEnvoyId="116" Exported="True" Id="132" />
			<ComponentItemProperties AssociatedEnvoyId="117" Exported="True" Id="133" />
			<ComponentItemProperties AssociatedEnvoyId="118" Exported="True" Id="134" />
			<ComponentItemProperties AssociatedEnvoyId="119" Exported="True" Id="135" />
			<ComponentItemProperties AssociatedEnvoyId="120" Exported="True" Id="136" />
			<ComponentItemProperties AssociatedEnvoyId="121" Exported="True" Id="137" />
			<ComponentItemProperties AssociatedEnvoyId="122" Exported="True" Id="138" />
			<ComponentItemProperties AssociatedEnvoyId="123" Exported="True" Id="139" />
			<ComponentItemProperties AssociatedEnvoyId="124" Exported="True" Id="140" />
			<ComponentItemProperties AssociatedEnvoyId="125" Exported="True" Id="141" />
			<ComponentItemProperties AssociatedEnvoyId="126" Exported="True" Id="142" />
			<ComponentItemProperties AssociatedEnvoyId="127" Exported="True" Id="143" />
			<ComponentItemProperties AssociatedEnvoyId="128" Exported="True" Id="144" />
			<ComponentItemProperties AssociatedEnvoyId="129" Exported="True" Id="145" />
			<ComponentItemProperties AssociatedEnvoyId="148" Exported="True" Id="163" />
			<ComponentItemProperties AssociatedEnvoyId="149" Exported="True" Id="164" />
			<ComponentItemProperties AssociatedEnvoyId="150" Exported="True" Id="165" />
			<ComponentItemProperties AssociatedEnvoyId="151" Exported="True" Id="166" />
			<ComponentItemProperties AssociatedEnvoyId="152" Exported="True" Id="167" />
			<ComponentItemProperties AssociatedEnvoyId="153" Exported="True" Id="168" />
			<ComponentItemProperties AssociatedEnvoyId="154" Exported="True" Id="169" />
			<ComponentItemProperties AssociatedEnvoyId="155" Exported="True" Id="170" />
			<ComponentItemProperties AssociatedEnvoyId="156" Exported="True" Id="171" />
			<ComponentItemProperties AssociatedEnvoyId="157" Exported="True" Id="172" />
			<ComponentItemProperties AssociatedEnvoyId="158" Exported="True" Id="173" />
			<ComponentItemProperties AssociatedEnvoyId="159" Exported="True" Id="174" />
			<ComponentItemProperties AssociatedEnvoyId="160" Exported="True" Id="175" />
			<ComponentItemProperties AssociatedEnvoyId="161" Exported="True" Id="176" />
			<ComponentItemProperties AssociatedEnvoyId="162" Exported="True" Id="177" />
			<ComponentItemProperties AssociatedEnvoyId="178" Exported="True" Id="189" />
			<ComponentItemProperties AssociatedEnvoyId="179" Exported="True" Id="190" />
			<ComponentItemProperties AssociatedEnvoyId="180" Exported="True" Id="191" />
			<ComponentItemProperties AssociatedEnvoyId="181" Exported="True" Id="192" />
			<ComponentItemProperties AssociatedEnvoyId="182" Exported="True" Id="193" />
			<ComponentItemProperties AssociatedEnvoyId="183" Exported="True" Id="194" />
			<ComponentItemProperties AssociatedEnvoyId="184" Exported="True" Id="195" />
			<ComponentItemProperties AssociatedEnvoyId="185" Exported="True" Id="196" />
			<ComponentItemProperties AssociatedEnvoyId="186" Exported="True" Id="197" />
			<ComponentItemProperties AssociatedEnvoyId="187" Exported="True" Id="198" />
			<ComponentItemProperties AssociatedEnvoyId="188" Exported="True" Id="199" />
			<ComponentItemProperties AssociatedEnvoyId="201" Exported="True" Id="210" />
			<ComponentItemProperties AssociatedEnvoyId="202" Exported="True" Id="211" />
			<ComponentItemProperties AssociatedEnvoyId="203" Exported="True" Id="212" />
			<ComponentItemProperties AssociatedEnvoyId="204" Exported="True" Id="213" />
			<ComponentItemProperties AssociatedEnvoyId="205" Exported="True" Id="214" />
			<ComponentItemProperties AssociatedEnvoyId="206" Exported="True" Id="215" />
			<ComponentItemProperties AssociatedEnvoyId="207" Exported="True" Id="216" />
			<ComponentItemProperties AssociatedEnvoyId="208" Exported="True" Id="217" />
			<ComponentItemProperties AssociatedEnvoyId="209" Exported="True" Id="218" />
			<ComponentItemProperties AssociatedEnvoyId="220" Exported="True" Id="226" />
			<ComponentItemProperties AssociatedEnvoyId="221" Exported="True" Id="227" />
			<ComponentItemProperties AssociatedEnvoyId="222" Exported="True" Id="228" />
			<ComponentItemProperties AssociatedEnvoyId="223" Exported="True" Id="229" />
			<ComponentItemProperties AssociatedEnvoyId="224" Exported="True" Id="230" />
			<ComponentItemProperties AssociatedEnvoyId="225" Exported="True" Id="231" />
			<ComponentItemProperties AssociatedEnvoyId="233" Exported="True" Id="246" />
			<ComponentItemProperties AssociatedEnvoyId="234" Exported="True" Id="247" />
			<ComponentItemProperties AssociatedEnvoyId="235" Exported="True" Id="248" />
			<ComponentItemProperties AssociatedEnvoyId="236" Exported="True" Id="249" />
			<ComponentItemProperties AssociatedEnvoyId="237" Exported="True" Id="250" />
			<ComponentItemProperties AssociatedEnvoyId="238" Exported="True" Id="251" />
			<ComponentItemProperties AssociatedEnvoyId="239" Exported="True" Id="252" />
			<ComponentItemProperties AssociatedEnvoyId="240" Exported="True" Id="253" />
			<ComponentItemProperties AssociatedEnvoyId="241" Exported="True" Id="254" />
			<ComponentItemProperties AssociatedEnvoyId="242" Exported="True" Id="255" />
			<ComponentItemProperties AssociatedEnvoyId="243" Exported="True" Id="256" />
			<ComponentItemProperties AssociatedEnvoyId="244" Exported="True" Id="257" />
			<ComponentItemProperties AssociatedEnvoyId="245" Exported="True" Id="258" />
			<ComponentItemProperties AssociatedEnvoyId="259" Exported="True" Id="268" />
			<ComponentItemProperties AssociatedEnvoyId="260" Exported="True" Id="269" />
			<ComponentItemProperties AssociatedEnvoyId="261" Exported="True" Id="270" />
			<ComponentItemProperties AssociatedEnvoyId="262" Exported="True" Id="271" />
			<ComponentItemProperties AssociatedEnvoyId="263" Exported="True" Id="272" />
			<ComponentItemProperties AssociatedEnvoyId="264" Exported="True" Id="273" />
			<ComponentItemProperties AssociatedEnvoyId="265" Exported="True" Id="274" />
			<ComponentItemProperties AssociatedEnvoyId="266" Exported="True" Id="275" />
			<ComponentItemProperties AssociatedEnvoyId="267" Exported="True" Id="276" />
			<ComponentItemProperties AssociatedEnvoyId="280" Exported="True" Id="288" />
			<ComponentItemProperties AssociatedEnvoyId="281" Exported="True" Id="289" />
			<ComponentItemProperties AssociatedEnvoyId="282" Exported="True" Id="290" />
			<ComponentItemProperties AssociatedEnvoyId="283" Exported="True" Id="291" />
			<ComponentItemProperties AssociatedEnvoyId="284" Exported="True" Id="292" />
			<ComponentItemProperties AssociatedEnvoyId="285" Exported="True" Id="293" />
			<ComponentItemProperties AssociatedEnvoyId="286" Exported="True" Id="294" />
			<ComponentItemProperties AssociatedEnvoyId="287" Exported="True" Id="295" />
			<ComponentItemProperties AssociatedEnvoyId="297" Exported="True" Id="301" />
			<ComponentItemProperties AssociatedEnvoyId="298" Exported="True" Id="302" />
			<ComponentItemProperties AssociatedEnvoyId="299" Exported="True" Id="303" />
			<ComponentItemProperties AssociatedEnvoyId="300" Exported="True" Id="304" />
			<ComponentItemProperties AssociatedEnvoyId="306" Exported="True" Id="312" />
			<ComponentItemProperties AssociatedEnvoyId="307" Exported="True" Id="313" />
			<ComponentItemProperties AssociatedEnvoyId="308" Exported="True" Id="314" />
			<ComponentItemProperties AssociatedEnvoyId="309" Exported="True" Id="315" />
			<ComponentItemProperties AssociatedEnvoyId="310" Exported="True" Id="316" />
			<ComponentItemProperties AssociatedEnvoyId="311" Exported="True" Id="317" />
			<ComponentItemProperties AssociatedEnvoyId="319" Exported="True" Id="325" />
			<ComponentItemProperties AssociatedEnvoyId="320" Exported="True" Id="326" />
			<ComponentItemProperties AssociatedEnvoyId="321" Exported="True" Id="327" />
			<ComponentItemProperties AssociatedEnvoyId="322" Exported="True" Id="328" />
			<ComponentItemProperties AssociatedEnvoyId="323" Exported="True" Id="329" />
			<ComponentItemProperties AssociatedEnvoyId="324" Exported="True" Id="330" />
			<ComponentItemProperties AssociatedEnvoyId="332" Exported="True" Id="337" />
			<ComponentItemProperties AssociatedEnvoyId="333" Exported="True" Id="338" />
			<ComponentItemProperties AssociatedEnvoyId="334" Exported="True" Id="339" />
			<ComponentItemProperties AssociatedEnvoyId="335" Exported="True" Id="340" />
			<ComponentItemProperties AssociatedEnvoyId="336" Exported="True" Id="341" />
			<ComponentItemProperties AssociatedEnvoyId="343" Exported="True" Id="345" />
			<ComponentItemProperties AssociatedEnvoyId="344" Exported="True" Id="346" />
			<ComponentItemProperties AssociatedEnvoyId="348" Exported="True" Id="350" />
			<ComponentItemProperties AssociatedEnvoyId="349" Exported="True" Id="351" />
			<ComponentItemProperties AssociatedEnvoyId="353" Exported="True" Id="365" />
			<ComponentItemProperties AssociatedEnvoyId="354" Exported="True" Id="366" />
			<ComponentItemProperties AssociatedEnvoyId="355" Exported="True" Id="367" />
			<ComponentItemProperties AssociatedEnvoyId="356" Exported="True" Id="368" />
			<ComponentItemProperties AssociatedEnvoyId="357" Exported="True" Id="369" />
			<ComponentItemProperties AssociatedEnvoyId="358" Exported="True" Id="370" />
			<ComponentItemProperties AssociatedEnvoyId="359" Exported="True" Id="371" />
			<ComponentItemProperties AssociatedEnvoyId="360" Exported="True" Id="372" />
			<ComponentItemProperties AssociatedEnvoyId="361" Exported="True" Id="373" />
			<ComponentItemProperties AssociatedEnvoyId="362" Exported="True" Id="374" />
			<ComponentItemProperties AssociatedEnvoyId="363" Exported="True" Id="375" />
			<ComponentItemProperties AssociatedEnvoyId="364" Exported="True" Id="376" />
			<ComponentItemProperties AssociatedEnvoyId="378" Exported="True" Id="381" />
			<ComponentItemProperties AssociatedEnvoyId="379" Exported="True" Id="382" />
			<ComponentItemProperties AssociatedEnvoyId="380" Exported="True" Id="383" />
			<ComponentItemProperties AssociatedEnvoyId="385" Exported="True" Id="397" />
			<ComponentItemProperties AssociatedEnvoyId="386" Exported="True" Id="398" />
			<ComponentItemProperties AssociatedEnvoyId="387" Exported="True" Id="399" />
			<ComponentItemProperties AssociatedEnvoyId="388" Exported="True" Id="400" />
			<ComponentItemProperties AssociatedEnvoyId="389" Exported="True" Id="401" />
			<ComponentItemProperties AssociatedEnvoyId="390" Exported="True" Id="402" />
			<ComponentItemProperties AssociatedEnvoyId="391" Exported="True" Id="403" />
			<ComponentItemProperties AssociatedEnvoyId="392" Exported="True" Id="404" />
			<ComponentItemProperties AssociatedEnvoyId="393" Exported="True" Id="405" />
			<ComponentItemProperties AssociatedEnvoyId="394" Exported="True" Id="406" />
			<ComponentItemProperties AssociatedEnvoyId="395" Exported="True" Id="407" />
			<ComponentItemProperties AssociatedEnvoyId="396" Exported="True" Id="408" />
			<ComponentItemProperties AssociatedEnvoyId="410" Exported="True" Id="412" />
			<ComponentItemProperties AssociatedEnvoyId="411" Exported="True" Id="413" />
			<ComponentItemProperties AssociatedEnvoyId="414" Exported="True" Id="418" />
			<ComponentItemProperties AssociatedEnvoyId="415" Exported="True" Id="419" />
			<ComponentItemProperties AssociatedEnvoyId="416" Exported="True" Id="420" />
			<ComponentItemProperties AssociatedEnvoyId="417" Exported="True" Id="421" />
			<ComponentItemProperties AssociatedEnvoyId="425" Exported="True" Id="439" />
			<ComponentItemProperties AssociatedEnvoyId="426" Exported="True" Id="440" />
			<ComponentItemProperties AssociatedEnvoyId="427" Exported="True" Id="441" />
			<ComponentItemProperties AssociatedEnvoyId="428" Exported="True" Id="442" />
			<ComponentItemProperties AssociatedEnvoyId="429" Exported="True" Id="443" />
			<ComponentItemProperties AssociatedEnvoyId="430" Exported="True" Id="444" />
			<ComponentItemProperties AssociatedEnvoyId="431" Exported="True" Id="445" />
			<ComponentItemProperties AssociatedEnvoyId="432" Exported="True" Id="446" />
			<ComponentItemProperties AssociatedEnvoyId="433" Exported="True" Id="447" />
			<ComponentItemProperties AssociatedEnvoyId="434" Exported="True" Id="448" />
			<ComponentItemProperties AssociatedEnvoyId="435" Exported="True" Id="449" />
			<ComponentItemProperties AssociatedEnvoyId="436" Exported="True" Id="450" />
			<ComponentItemProperties AssociatedEnvoyId="437" Exported="True" Id="451" />
			<ComponentItemProperties AssociatedEnvoyId="438" Exported="True" Id="452" />
			<ComponentItemProperties AssociatedEnvoyId="453" Exported="True" Id="462" />
			<ComponentItemProperties AssociatedEnvoyId="454" Exported="True" Id="463" />
			<ComponentItemProperties AssociatedEnvoyId="455" Exported="True" Id="464" />
			<ComponentItemProperties AssociatedEnvoyId="456" Exported="True" Id="465" />
			<ComponentItemProperties AssociatedEnvoyId="457" Exported="True" Id="466" />
			<ComponentItemProperties AssociatedEnvoyId="458" Exported="True" Id="467" />
			<ComponentItemProperties AssociatedEnvoyId="459" Exported="True" Id="468" />
			<ComponentItemProperties AssociatedEnvoyId="460" Exported="True" Id="469" />
			<ComponentItemProperties AssociatedEnvoyId="461" Exported="True" Id="470" />
			<ComponentItemProperties AssociatedEnvoyId="472" Exported="True" Id="475" />
			<ComponentItemProperties AssociatedEnvoyId="473" Exported="True" Id="476" />
			<ComponentItemProperties AssociatedEnvoyId="474" Exported="True" Id="477" />
			<ComponentItemProperties AssociatedEnvoyId="479" Exported="True" Id="493" />
			<ComponentItemProperties AssociatedEnvoyId="480" Exported="True" Id="494" />
			<ComponentItemProperties AssociatedEnvoyId="481" Exported="True" Id="495" />
			<ComponentItemProperties AssociatedEnvoyId="482" Exported="True" Id="496" />
			<ComponentItemProperties AssociatedEnvoyId="483" Exported="True" Id="497" />
			<ComponentItemProperties AssociatedEnvoyId="484" Exported="True" Id="498" />
			<ComponentItemProperties AssociatedEnvoyId="485" Exported="True" Id="499" />
			<ComponentItemProperties AssociatedEnvoyId="486" Exported="True" Id="500" />
			<ComponentItemProperties AssociatedEnvoyId="487" Exported="True" Id="501" />
			<ComponentItemProperties AssociatedEnvoyId="488" Exported="True" Id="502" />
			<ComponentItemProperties AssociatedEnvoyId="489" Exported="True" Id="503" />
			<ComponentItemProperties AssociatedEnvoyId="490" Exported="True" Id="504" />
			<ComponentItemProperties AssociatedEnvoyId="491" Exported="True" Id="505" />
			<ComponentItemProperties AssociatedEnvoyId="492" Exported="True" Id="506" />
			<ComponentItemProperties AssociatedEnvoyId="508" Exported="True" Id="533" />
			<ComponentItemProperties AssociatedEnvoyId="509" Exported="True" Id="534" />
			<ComponentItemProperties AssociatedEnvoyId="510" Exported="True" Id="535" />
			<ComponentItemProperties AssociatedEnvoyId="511" Exported="True" Id="536" />
			<ComponentItemProperties AssociatedEnvoyId="512" Exported="True" Id="537" />
			<ComponentItemProperties AssociatedEnvoyId="513" Exported="True" Id="538" />
			<ComponentItemProperties AssociatedEnvoyId="514" Exported="True" Id="539" />
			<ComponentItemProperties AssociatedEnvoyId="515" Exported="True" Id="540" />
			<ComponentItemProperties AssociatedEnvoyId="516" Exported="True" Id="541" />
			<ComponentItemProperties AssociatedEnvoyId="517" Exported="True" Id="542" />
			<ComponentItemProperties AssociatedEnvoyId="518" Exported="True" Id="543" />
			<ComponentItemProperties AssociatedEnvoyId="519" Exported="True" Id="544" />
			<ComponentItemProperties AssociatedEnvoyId="520" Exported="True" Id="545" />
			<ComponentItemProperties AssociatedEnvoyId="521" Exported="True" Id="546" />
			<ComponentItemProperties AssociatedEnvoyId="522" Exported="True" Id="547" />
			<ComponentItemProperties AssociatedEnvoyId="523" Exported="True" Id="548" />
			<ComponentItemProperties AssociatedEnvoyId="524" Exported="True" Id="549" />
			<ComponentItemProperties AssociatedEnvoyId="525" Exported="True" Id="550" />
			<ComponentItemProperties AssociatedEnvoyId="526" Exported="True" Id="551" />
			<ComponentItemProperties AssociatedEnvoyId="527" Exported="True" Id="552" />
			<ComponentItemProperties AssociatedEnvoyId="528" Exported="True" Id="553" />
			<ComponentItemProperties AssociatedEnvoyId="529" Exported="True" Id="554" />
			<ComponentItemProperties AssociatedEnvoyId="530" Exported="True" Id="555" />
			<ComponentItemProperties AssociatedEnvoyId="531" Exported="True" Id="556" />
			<ComponentItemProperties AssociatedEnvoyId="532" Exported="True" Id="557" />
			<ComponentItemProperties AssociatedEnvoyId="558" Exported="True" Id="568" />
			<ComponentItemProperties AssociatedEnvoyId="559" Exported="True" Id="569" />
			<ComponentItemProperties AssociatedEnvoyId="560" Exported="True" Id="570" />
			<ComponentItemProperties AssociatedEnvoyId="561" Exported="True" Id="571" />
			<ComponentItemProperties AssociatedEnvoyId="562" Exported="True" Id="572" />
			<ComponentItemProperties AssociatedEnvoyId="563" Exported="True" Id="573" />
			<ComponentItemProperties AssociatedEnvoyId="564" Exported="True" Id="574" />
			<ComponentItemProperties AssociatedEnvoyId="565" Exported="True" Id="575" />
			<ComponentItemProperties AssociatedEnvoyId="566" Exported="True" Id="576" />
			<ComponentItemProperties AssociatedEnvoyId="567" Exported="True" Id="577" />
			<ComponentItemProperties AssociatedEnvoyId="583" Exported="True" Id="584" />
			<ComponentItemProperties AssociatedEnvoyId="587" Exported="True" Id="588" />
		</ComponentConfiguration>
	</ComponentDefinition>
	<EnvoyManagerFile Id="6" xmlns="http://www.ni.com/PlatformFramework">
		<EnvoyManagerRootEnvoy Id="7" ModelDefinitionType="EnvoyManagerRootEnvoy" Name="RootEnvoy" />
		<EmbeddedDefinitionReference Id="8" ModelDefinitionType="{http://www.ni.com/GComponent.xsd}ComponentDefinitionEnvoyHierarchyRoot" Name="Global namespace">
			<ComponentDefinitionEnvoyHierarchyRoot xmlns="http://www.ni.com/GComponent.xsd" />
			<NameScopingEnvoy AutomaticallyResolveUp="True" Id="13" Name="AFW">
				<NameScopingEnvoy AutomaticallyResolveUp="True" Id="14" Name="802_11">
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="15" Name="DCF">
						<SourceFileReference Bindings="SCL" Id="16" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Backoff Counter.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\Backoff Counter.gcdl" />
						<SourceFileReference Bindings="SCL" Id="17" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CCA Primary Controller.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\CCA Primary Controller.gcdl" />
						<SourceFileReference Bindings="SCL" Id="18" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CCA Secondary Controller.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\CCA Secondary Controller.gcdl" />
						<SourceFileReference Bindings="SCL" Id="19" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCF Control.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\DCF Control.gcdl" />
						<SourceFileReference Bindings="SCL" Id="20" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCF State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\DCF State Machine.gcdl" />
						<SourceFileReference Bindings="SCL" Id="21" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCF TX Monitor.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\DCF TX Monitor.gcdl" />
						<SourceFileReference Bindings="SCL" Id="22" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IFS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\IFS.gcdl" />
						<SourceFileReference Bindings="SCL" Id="23" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="NAV.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\NAV.gcdl" />
						<SourceFileReference Bindings="SCL" Id="24" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Random Backoff Value.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\Random Backoff Value.gcdl" />
						<SourceFileReference Bindings="SCL" Id="25" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Timeout.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\Timeout.gcdl" />
						<SourceFileReference Bindings="SCL" Id="26" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Timestamp Shift.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="DCF\Timestamp Shift.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="38" Name="Events">
						<SourceFileReference Bindings="SCL" Id="39" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DCF State to Event.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\DCF State to Event.gcdl" />
						<SourceFileReference Bindings="SCL" Id="40" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Event FIFO Round Robin.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\Event FIFO Round Robin.gcdl" />
						<SourceFileReference Bindings="SCL" Id="41" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MacMpduRx.ind to Event.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\MacMpduRx.ind to Event.gcdl" />
						<SourceFileReference Bindings="SCL" Id="42" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MacMpduTx.req to Event.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\MacMpduTx.req to Event.gcdl" />
						<SourceFileReference Bindings="SCL" Id="43" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PHY Parameter to U8.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\PHY Parameter to U8.gcdl" />
						<SourceFileReference Bindings="SCL" Id="44" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PHY RX Gain Change Indication to Event.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\PHY RX Gain Change Indication to Event.gcdl" />
						<SourceFileReference Bindings="SCL" Id="45" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PhyCcaTiming.ind to Event.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\PhyCcaTiming.ind to Event.gcdl" />
						<SourceFileReference Bindings="SCL" Id="46" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PhyRxEnd.ind to Event.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\PhyRxEnd.ind to Event.gcdl" />
						<SourceFileReference Bindings="SCL" Id="47" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PhyRxStart.ind to Event.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\PhyRxStart.ind to Event.gcdl" />
						<SourceFileReference Bindings="SCL" Id="48" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PhyTxEnd.ind to Event.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\PhyTxEnd.ind to Event.gcdl" />
						<SourceFileReference Bindings="SCL" Id="49" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PhyTxStart.req to Event.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\PhyTxStart.req to Event.gcdl" />
						<SourceFileReference Bindings="SCL" Id="50" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write Event to FIFO.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\Write Event to FIFO.gcdl" />
						<SourceFileReference Bindings="SCL" Id="51" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write RX Events.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\Write RX Events.gcdl" />
						<SourceFileReference Bindings="SCL" Id="52" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write TX Events.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Events\Write TX Events.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="67" Name="Resources">
						<SourceFileReference Bindings="EnvoyManager" Id="68" ModelDefinitionType="SharedResourceCollection" Name="802.11 AFW Resources.grsc" StoragePath="Resources\802.11 AFW Resources.grsc" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="70" Name="RX">
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="71" Name="Bit Processing">
							<SourceFileReference Bindings="SCL" Id="72" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="802.11 LLR Demapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\802.11 LLR Demapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="73" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bit Process Configurator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Bit Process Configurator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="74" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Data Field Terminator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Data Field Terminator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="75" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Deinterleaver.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Deinterleaver.gcdl" />
							<SourceFileReference Bindings="SCL" Id="76" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Depuncturer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Depuncturer.gcdl" />
							<SourceFileReference Bindings="SCL" Id="77" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Descrambler Extract Seed Contents.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Descrambler Extract Seed Contents.gcdl" />
							<SourceFileReference Bindings="SCL" Id="78" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Descrambler Get TX Seed.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Descrambler Get TX Seed.gcdl" />
							<SourceFileReference Bindings="SCL" Id="79" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Descrambler Init State.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Descrambler Init State.gcdl" />
							<SourceFileReference Bindings="SCL" Id="80" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Descrambler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Descrambler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="81" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Mask PSDU.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Mask PSDU.gcdl" />
							<SourceFileReference Bindings="SCL" Id="82" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Packet Terminator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Packet Terminator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="83" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Bit Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\RX Bit Processing.gcdl" />
							<SourceFileReference Bindings="SCL" Id="84" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Softbit Serializer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Softbit Serializer.gcdl" />
							<SourceFileReference Bindings="SCL" Id="85" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Viterbi Wrapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Bit Processing\Viterbi Wrapper.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="100" Name="Host Communication">
							<SourceFileReference Bindings="SCL" Id="101" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Capture PHY RX Indications.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Host Communication\Capture PHY RX Indications.gcdl" />
							<SourceFileReference Bindings="SCL" Id="102" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Capture RX Samples.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Host Communication\Capture RX Samples.gcdl" />
							<SourceFileReference Bindings="SCL" Id="103" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Prepare Channel Estimation for T2H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Host Communication\Prepare Channel Estimation for T2H.gcdl" />
							<SourceFileReference Bindings="SCL" Id="104" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Prepare RX IQ Data for T2H.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Host Communication\Prepare RX IQ Data for T2H.gcdl" />
							<SourceFileReference Bindings="SCL" Id="105" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Bit Processing Data Sink.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Host Communication\RX Bit Processing Data Sink.gcdl" />
							<SourceFileReference Bindings="SCL" Id="106" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Trigger Capture RX Samples.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Host Communication\Trigger Capture RX Samples.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="113" Name="IQ Processing">
							<SourceFileReference Bindings="SCL" Id="114" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Estimation Inverse Magnitude.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Channel Estimation Inverse Magnitude.gcdl" />
							<SourceFileReference Bindings="SCL" Id="115" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Estimation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Channel Estimation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="116" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create Sample Timing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Create Sample Timing.gcdl" />
							<SourceFileReference Bindings="SCL" Id="117" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Cyclic Prefix Removal.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Cyclic Prefix Removal.gcdl" />
							<SourceFileReference Bindings="SCL" Id="118" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Demapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Demapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="119" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Determine Packet Format.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Determine Packet Format.gcdl" />
							<SourceFileReference Bindings="SCL" Id="120" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Multiply CFX4.21 by BPSK Symbol.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Multiply CFX4.21 by BPSK Symbol.gcdl" />
							<SourceFileReference Bindings="SCL" Id="121" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Normalize by Inverse Magnitude.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Normalize by Inverse Magnitude.gcdl" />
							<SourceFileReference Bindings="SCL" Id="122" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PHY Frame Format Detection.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\PHY Frame Format Detection.gcdl" />
							<SourceFileReference Bindings="SCL" Id="123" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pilot Phase Correction.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Pilot Phase Correction.gcdl" />
							<SourceFileReference Bindings="SCL" Id="124" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pilot Phase Estimation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Pilot Phase Estimation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="125" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Reverse Channel Estimate Rotation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Reverse Channel Estimate Rotation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="126" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX IQ Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\RX IQ Processing.gcdl" />
							<SourceFileReference Bindings="SCL" Id="127" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT-SIG-A-2 Rotation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\VHT-SIG-A-2 Rotation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="128" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Xilinx FFT.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Xilinx FFT.gcdl" />
							<SourceFileReference Bindings="SCL" Id="129" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Zero Forcing Equalization.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\IQ Processing\Zero Forcing Equalization.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="146" Name="MAC">
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="147" Name="MPDU Disassembly">
								<SourceFileReference Bindings="SCL" Id="148" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Address Field Extractor.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\Address Field Extractor.gcdl" />
								<SourceFileReference Bindings="SCL" Id="149" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Duration Field Extractor.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\Duration Field Extractor.gcdl" />
								<SourceFileReference Bindings="SCL" Id="150" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Extractor Read from FIFO.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\Extractor Read from FIFO.gcdl" />
								<SourceFileReference Bindings="SCL" Id="151" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FCS Check.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\FCS Check.gcdl" />
								<SourceFileReference Bindings="SCL" Id="152" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frame Control Field Extractor.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\Frame Control Field Extractor.gcdl" />
								<SourceFileReference Bindings="SCL" Id="153" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="HT Control Field Extractor.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\HT Control Field Extractor.gcdl" />
								<SourceFileReference Bindings="SCL" Id="154" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC Frame Header Optional Fields.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\MAC Frame Header Optional Fields.gcdl" />
								<SourceFileReference Bindings="SCL" Id="155" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Disassembly and FCS Check State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\MPDU Disassembly and FCS Check State Machine.gcdl" />
								<SourceFileReference Bindings="SCL" Id="156" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Disassembly State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\MPDU Disassembly State Machine.gcdl" />
								<SourceFileReference Bindings="SCL" Id="157" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Disassembly.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\MPDU Disassembly.gcdl" />
								<SourceFileReference Bindings="SCL" Id="158" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Frame Body Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\MPDU Frame Body Buffer.gcdl" />
								<SourceFileReference Bindings="SCL" Id="159" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Frame Body Extractor.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\MPDU Frame Body Extractor.gcdl" />
								<SourceFileReference Bindings="SCL" Id="160" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QoS Control Field Extractor.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\QoS Control Field Extractor.gcdl" />
								<SourceFileReference Bindings="SCL" Id="161" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Sequence Control Field Extractor.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\Sequence Control Field Extractor.gcdl" />
								<SourceFileReference Bindings="SCL" Id="162" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Supported Frame Types.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly\Supported Frame Types.gcdl" />
							</NameScopingEnvoy>
							<SourceFileReference Bindings="SCL" Id="178" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="A-MPDU De-Aggregation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\A-MPDU De-Aggregation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="179" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC RX Statistics.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MAC RX Statistics.gcdl" />
							<SourceFileReference Bindings="SCL" Id="180" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC RX to ICP.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MAC RX to ICP.gcdl" />
							<SourceFileReference Bindings="SCL" Id="181" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC RX.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MAC RX.gcdl" />
							<SourceFileReference Bindings="SCL" Id="182" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Delimiter Validate.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Delimiter Validate.gcdl" />
							<SourceFileReference Bindings="SCL" Id="183" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Disassembly and FCS Check.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Disassembly and FCS Check.gcdl" />
							<SourceFileReference Bindings="SCL" Id="184" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Filtering to DCF Prepare.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Filtering to DCF Prepare.gcdl" />
							<SourceFileReference Bindings="SCL" Id="185" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Filtering to MAC Middle SAP Prepare.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Filtering to MAC Middle SAP Prepare.gcdl" />
							<SourceFileReference Bindings="SCL" Id="186" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Filtering to TX Prepare.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Filtering to TX Prepare.gcdl" />
							<SourceFileReference Bindings="SCL" Id="187" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Filtering.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MPDU Filtering.gcdl" />
							<SourceFileReference Bindings="SCL" Id="188" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MSDU De-Fragmentation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\MAC\MSDU De-Fragmentation.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="200" Name="Power Measurement">
							<SourceFileReference Bindings="SCL" Id="201" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="3.13x2.23 Complex Multiplication.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Power Measurement\3.13x2.23 Complex Multiplication.gcdl" />
							<SourceFileReference Bindings="SCL" Id="202" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="AGC.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Power Measurement\AGC.gcdl" />
							<SourceFileReference Bindings="SCL" Id="203" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate Signal Power.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Power Measurement\Calculate Signal Power.gcdl" />
							<SourceFileReference Bindings="SCL" Id="204" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CCA Energy Detection.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Power Measurement\CCA Energy Detection.gcdl" />
							<SourceFileReference Bindings="SCL" Id="205" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FIR Low Pass Filter.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Power Measurement\FIR Low Pass Filter.gcdl" />
							<SourceFileReference Bindings="SCL" Id="206" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frequency Shift.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Power Measurement\Frequency Shift.gcdl" />
							<SourceFileReference Bindings="SCL" Id="207" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Logarithm Base 10.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Power Measurement\Logarithm Base 10.gcdl" />
							<SourceFileReference Bindings="SCL" Id="208" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Power Measurement.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Power Measurement\Power Measurement.gcdl" />
							<SourceFileReference Bindings="SCL" Id="209" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Signal Filter.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Power Measurement\Signal Filter.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="219" Name="State Machines">
							<SourceFileReference Bindings="SCL" Id="220" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Derive RX Configuration.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\State Machines\Derive RX Configuration.gcdl" />
							<SourceFileReference Bindings="SCL" Id="221" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="L-SIG Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\State Machines\L-SIG Calculation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="222" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="L-SIG Validator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\State Machines\L-SIG Validator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="223" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX PHY State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\State Machines\RX PHY State Machine.gcdl" />
							<SourceFileReference Bindings="SCL" Id="224" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT-SIG-A Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\State Machines\VHT-SIG-A Calculation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="225" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT-SIG-A Validator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\State Machines\VHT-SIG-A Validator.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="232" Name="Synchronization">
							<SourceFileReference Bindings="SCL" Id="233" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="3.13 x 3.13 Complex Multiplication.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\3.13 x 3.13 Complex Multiplication.gcdl" />
							<SourceFileReference Bindings="SCL" Id="234" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Cross Correlation Peak Search.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Cross Correlation Peak Search.gcdl" />
							<SourceFileReference Bindings="SCL" Id="235" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Determine Consecutive L-STF Peak Count.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Determine Consecutive L-STF Peak Count.gcdl" />
							<SourceFileReference Bindings="SCL" Id="236" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Determine Packet Start.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Determine Packet Start.gcdl" />
							<SourceFileReference Bindings="SCL" Id="237" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frequency Offset Compensation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Frequency Offset Compensation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="238" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frequency Offset Estimation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Frequency Offset Estimation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="239" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="L-STF Autocorrelation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\L-STF Autocorrelation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="240" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="LTF-2 Synchronization.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\LTF-2 Synchronization.gcdl" />
							<SourceFileReference Bindings="SCL" Id="241" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Manual Packet Start Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Manual Packet Start Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="242" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Normalized L-STF Cross Correlation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Normalized L-STF Cross Correlation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="243" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Packet Time Alignment.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Packet Time Alignment.gcdl" />
							<SourceFileReference Bindings="SCL" Id="244" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Synchronization State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Synchronization State Machine.gcdl" />
							<SourceFileReference Bindings="SCL" Id="245" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Synchronization.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Synchronization\Synchronization.gcdl" />
						</NameScopingEnvoy>
						<SourceFileReference Bindings="SCL" Id="259" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CCA.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\CCA.gcdl" />
						<SourceFileReference Bindings="SCL" Id="260" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DC Offset Estimation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\DC Offset Estimation.gcdl" />
						<SourceFileReference Bindings="SCL" Id="261" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DC Offset Removal Wrapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\DC Offset Removal Wrapper.gcdl" />
						<SourceFileReference Bindings="SCL" Id="262" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="DC Offset Removal.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\DC Offset Removal.gcdl" />
						<SourceFileReference Bindings="SCL" Id="263" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Internal Loopback Throttle Control.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\Internal Loopback Throttle Control.gcdl" />
						<SourceFileReference Bindings="SCL" Id="264" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PHY-SAP Read MAC.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\PHY-SAP Read MAC.gcdl" />
						<SourceFileReference Bindings="SCL" Id="265" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PHY-SAP Write PHY.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\PHY-SAP Write PHY.gcdl" />
						<SourceFileReference Bindings="SCL" Id="266" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Data Sink.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\RX Data Sink.gcdl" />
						<SourceFileReference Bindings="SCL" Id="267" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Data Source.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="RX\RX Data Source.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="277" Name="Shared">
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="278" Name="Conversion">
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="279" Name="MAC RX Indication">
								<SourceFileReference Bindings="SCL" Id="280" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to MAC RX Indication.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC RX Indication\Byte Array to MAC RX Indication.gcdl" />
								<SourceFileReference Bindings="SCL" Id="281" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to RX Status.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC RX Indication\Byte Array to RX Status.gcdl" />
								<SourceFileReference Bindings="SCL" Id="282" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to RX Vector.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC RX Indication\Byte Array to RX Vector.gcdl" />
								<SourceFileReference Bindings="SCL" Id="283" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bytes Array to Bytes - 64 Samples.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC RX Indication\Bytes Array to Bytes - 64 Samples.gcdl" />
								<SourceFileReference Bindings="SCL" Id="284" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bytes to Byte Array - 64 Elements.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC RX Indication\Bytes to Byte Array - 64 Elements.gcdl" />
								<SourceFileReference Bindings="SCL" Id="285" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC RX Indication to Byte Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC RX Indication\MAC RX Indication to Byte Array.gcdl" />
								<SourceFileReference Bindings="SCL" Id="286" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Status to Byte Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC RX Indication\RX Status to Byte Array.gcdl" />
								<SourceFileReference Bindings="SCL" Id="287" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="RX Vector to Byte Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC RX Indication\RX Vector to Byte Array.gcdl" />
							</NameScopingEnvoy>
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="296" Name="MAC TX Indication">
								<SourceFileReference Bindings="SCL" Id="297" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to Bytes - 3 Elements.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Indication\Byte Array to Bytes - 3 Elements.gcdl" />
								<SourceFileReference Bindings="SCL" Id="298" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to MAC TX Indication.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Indication\Byte Array to MAC TX Indication.gcdl" />
								<SourceFileReference Bindings="SCL" Id="299" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bytes to Byte Array - 3 Elements.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Indication\Bytes to Byte Array - 3 Elements.gcdl" />
								<SourceFileReference Bindings="SCL" Id="300" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC TX Indication to Byte Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Indication\MAC TX Indication to Byte Array.gcdl" />
							</NameScopingEnvoy>
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="305" Name="MAC TX Request">
								<SourceFileReference Bindings="SCL" Id="306" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to Bytes - 60 Elements.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Request\Byte Array to Bytes - 60 Elements.gcdl" />
								<SourceFileReference Bindings="SCL" Id="307" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to MAC TX Request.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Request\Byte Array to MAC TX Request.gcdl" />
								<SourceFileReference Bindings="SCL" Id="308" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to TX Vector.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Request\Byte Array to TX Vector.gcdl" />
								<SourceFileReference Bindings="SCL" Id="309" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bytes to Byte Array - 60 Elements.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Request\Bytes to Byte Array - 60 Elements.gcdl" />
								<SourceFileReference Bindings="SCL" Id="310" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC TX Request to Byte Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Request\MAC TX Request to Byte Array.gcdl" />
								<SourceFileReference Bindings="SCL" Id="311" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Vector to Byte Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\MAC TX Request\TX Vector to Byte Array.gcdl" />
							</NameScopingEnvoy>
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="318" Name="Shared">
								<SourceFileReference Bindings="SCL" Id="319" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to MAC Header Contents.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\Shared\Byte Array to MAC Header Contents.gcdl" />
								<SourceFileReference Bindings="SCL" Id="320" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to MAC Header Frame Control.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\Shared\Byte Array to MAC Header Frame Control.gcdl" />
								<SourceFileReference Bindings="SCL" Id="321" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Byte Array to MPDU Parameters.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\Shared\Byte Array to MPDU Parameters.gcdl" />
								<SourceFileReference Bindings="SCL" Id="322" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC Header Contents to Byte Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\Shared\MAC Header Contents to Byte Array.gcdl" />
								<SourceFileReference Bindings="SCL" Id="323" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC Header Frame Control to Byte Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\Shared\MAC Header Frame Control to Byte Array.gcdl" />
								<SourceFileReference Bindings="SCL" Id="324" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Parameters to Byte Array.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Conversion\Shared\MPDU Parameters to Byte Array.gcdl" />
							</NameScopingEnvoy>
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="331" Name="CRC">
							<SourceFileReference Bindings="SCL" Id="332" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC32 Calculation U8.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\CRC\CRC32 Calculation U8.gcdl" />
							<SourceFileReference Bindings="SCL" Id="333" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC32 Compute.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\CRC\CRC32 Compute.gcdl" />
							<SourceFileReference Bindings="SCL" Id="334" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC8 Calculation U8.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\CRC\CRC8 Calculation U8.gcdl" />
							<SourceFileReference Bindings="SCL" Id="335" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC8 Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\CRC\CRC8 Calculation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="336" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="CRC8 Compute.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\CRC\CRC8 Compute.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="342" Name="ICP">
							<SourceFileReference Bindings="SCL" Id="343" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Decode ICP.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\ICP\Decode ICP.gcdl" />
							<SourceFileReference Bindings="SCL" Id="344" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Encode ICP.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\ICP\Encode ICP.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="347" Name="Interleaver">
							<SourceFileReference Bindings="SCL" Id="348" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver First Permutation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Interleaver First Permutation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="349" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver Second Permutation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Interleaver\Interleaver Second Permutation.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="352" Name="IQ Processing">
							<SourceFileReference Bindings="SCL" Id="353" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Field Mapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\Field Mapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="354" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Multiply CFX2.14 by BPSK Symbol.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\Multiply CFX2.14 by BPSK Symbol.gcdl" />
							<SourceFileReference Bindings="SCL" Id="355" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="non-HT Subcarrier Mapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\non-HT Subcarrier Mapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="356" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="non-HT Subcarrier to Frequency Offset Index.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\non-HT Subcarrier to Frequency Offset Index.gcdl" />
							<SourceFileReference Bindings="SCL" Id="357" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pilot LUT.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\Pilot LUT.gcdl" />
							<SourceFileReference Bindings="SCL" Id="358" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Timing Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\Timing Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="359" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT LTF 20MHz LUT.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\VHT LTF 20MHz LUT.gcdl" />
							<SourceFileReference Bindings="SCL" Id="360" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT LTF 40MHz LUT.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\VHT LTF 40MHz LUT.gcdl" />
							<SourceFileReference Bindings="SCL" Id="361" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT LTF 80MHz LUT.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\VHT LTF 80MHz LUT.gcdl" />
							<SourceFileReference Bindings="SCL" Id="362" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT STF 20MHz LUT.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\VHT STF 20MHz LUT.gcdl" />
							<SourceFileReference Bindings="SCL" Id="363" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT Subcarrier Mapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\VHT Subcarrier Mapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="364" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT Subcarrier to Frequency Offset Index.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\IQ Processing\VHT Subcarrier to Frequency Offset Index.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="377" Name="Modulation">
							<SourceFileReference Bindings="SCL" Id="378" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bit to Modulation Symbol.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Modulation\Bit to Modulation Symbol.gcdl" />
							<SourceFileReference Bindings="SCL" Id="379" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="BPSK Symbol to Modulation Symbol.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Modulation\BPSK Symbol to Modulation Symbol.gcdl" />
							<SourceFileReference Bindings="SCL" Id="380" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QPSK Symbol to Modulation Symbol.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Modulation\QPSK Symbol to Modulation Symbol.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="384" Name="Parameter Calculation">
							<SourceFileReference Bindings="SCL" Id="385" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="(A-)MPDU Length Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\(A-)MPDU Length Calculation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="386" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate Number of All Symbols.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\Calculate Number of All Symbols.gcdl" />
							<SourceFileReference Bindings="SCL" Id="387" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Calculate N_SYM.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\Calculate N_SYM.gcdl" />
							<SourceFileReference Bindings="SCL" Id="388" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frame Description to Type and Subtype.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\Frame Description to Type and Subtype.gcdl" />
							<SourceFileReference Bindings="SCL" Id="389" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frame Type and Subtype to Description.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\Frame Type and Subtype to Description.gcdl" />
							<SourceFileReference Bindings="SCL" Id="390" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC Group Address Evaluation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\MAC Group Address Evaluation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="391" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Map Settings to N_DBPS.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\Map Settings to N_DBPS.gcdl" />
							<SourceFileReference Bindings="SCL" Id="392" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MCS to Coding Parameter.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\MCS to Coding Parameter.gcdl" />
							<SourceFileReference Bindings="SCL" Id="393" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Modulation Constants.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\Modulation Constants.gcdl" />
							<SourceFileReference Bindings="SCL" Id="394" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="N_SYM to PSDU Length.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\N_SYM to PSDU Length.gcdl" />
							<SourceFileReference Bindings="SCL" Id="395" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="OFDM Symbol Type Mapper.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\OFDM Symbol Type Mapper.gcdl" />
							<SourceFileReference Bindings="SCL" Id="396" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PSDU Length and TXTIME Computation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Parameter Calculation\PSDU Length and TXTIME Computation.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="409" Name="Scrambler">
							<SourceFileReference Bindings="SCL" Id="410" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler Compute.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Scrambler Compute.gcdl" />
							<SourceFileReference Bindings="SCL" Id="411" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler Sequence Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Scrambler\Scrambler Sequence Generator.gcdl" />
						</NameScopingEnvoy>
						<SourceFileReference Bindings="SCL" Id="414" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Constants.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Constants.gcdl" />
						<SourceFileReference Bindings="SCL" Id="415" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create Default MPDU Configuration.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Create Default MPDU Configuration.gcdl" />
						<SourceFileReference Id="416" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create Resources.gvi" StoragePath="Shared\Create Resources.gvi" />
						<SourceFileReference Bindings="SCL" Id="417" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Write Length Field Little Endian.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="Shared\Write Length Field Little Endian.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="422" Name="TX">
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="423" Name="Bit Processing">
							<NameScopingEnvoy AutomaticallyResolveUp="True" Id="424" Name="State Machines">
								<SourceFileReference Bindings="SCL" Id="425" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Configure TX Bit Processing Parameter.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\Configure TX Bit Processing Parameter.gcdl" />
								<SourceFileReference Bindings="SCL" Id="426" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Data State Initializer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\Data State Initializer.gcdl" />
								<SourceFileReference Bindings="SCL" Id="427" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="L-SIG Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\L-SIG Generator.gcdl" />
								<SourceFileReference Bindings="SCL" Id="428" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Padding Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\Padding Field Generator.gcdl" />
								<SourceFileReference Bindings="SCL" Id="429" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PSDU Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\PSDU Field Generator.gcdl" />
								<SourceFileReference Bindings="SCL" Id="430" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Service Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\Service Field Generator.gcdl" />
								<SourceFileReference Bindings="SCL" Id="431" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Tail Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\Tail Field Generator.gcdl" />
								<SourceFileReference Bindings="SCL" Id="432" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX OFDM Symbol Type Trigger.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\TX OFDM Symbol Type Trigger.gcdl" />
								<SourceFileReference Bindings="SCL" Id="433" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX PHY Data Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\TX PHY Data Generator.gcdl" />
								<SourceFileReference Bindings="SCL" Id="434" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX PHY State Machine.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\TX PHY State Machine.gcdl" />
								<SourceFileReference Bindings="SCL" Id="435" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT-SIG-A CRC Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\VHT-SIG-A CRC Calculation.gcdl" />
								<SourceFileReference Bindings="SCL" Id="436" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT-SIG-A Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\VHT-SIG-A Generator.gcdl" />
								<SourceFileReference Bindings="SCL" Id="437" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT-SIG-B CRC Calculation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\VHT-SIG-B CRC Calculation.gcdl" />
								<SourceFileReference Bindings="SCL" Id="438" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT-SIG-B Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\State Machines\VHT-SIG-B Generator.gcdl" />
							</NameScopingEnvoy>
							<SourceFileReference Bindings="SCL" Id="453" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Bit Serializer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\Bit Serializer.gcdl" />
							<SourceFileReference Bindings="SCL" Id="454" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Convolutional Encoder Core.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\Convolutional Encoder Core.gcdl" />
							<SourceFileReference Bindings="SCL" Id="455" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Convolutional Encoder.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\Convolutional Encoder.gcdl" />
							<SourceFileReference Bindings="SCL" Id="456" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Interleaver.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\Interleaver.gcdl" />
							<SourceFileReference Bindings="SCL" Id="457" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Puncturer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\Puncturer.gcdl" />
							<SourceFileReference Bindings="SCL" Id="458" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler Pseudorandom Sequence Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\Scrambler Pseudorandom Sequence Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="459" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler Seed Generation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\Scrambler Seed Generation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="460" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Scrambler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\Scrambler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="461" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Bit Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Bit Processing\TX Bit Processing.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="471" Name="Host Communication">
							<SourceFileReference Bindings="SCL" Id="472" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Capture PHY TX Indications.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Host Communication\Capture PHY TX Indications.gcdl" />
							<SourceFileReference Bindings="SCL" Id="473" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pack Bit and Modulation into U8.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Host Communication\Pack Bit and Modulation into U8.gcdl" />
							<SourceFileReference Bindings="SCL" Id="474" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Bit Processing Data Sink.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Host Communication\TX Bit Processing Data Sink.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="478" Name="IQ Processing">
							<SourceFileReference Bindings="SCL" Id="479" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Duplication.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\Channel Duplication.gcdl" />
							<SourceFileReference Bindings="SCL" Id="480" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Channel Rotation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\Channel Rotation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="481" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Create Packet Structure.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\Create Packet Structure.gcdl" />
							<SourceFileReference Bindings="SCL" Id="482" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Data Assembler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\Data Assembler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="483" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Data Modulator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\Data Modulator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="484" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Determine TX IQ Processing Parameter.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\Determine TX IQ Processing Parameter.gcdl" />
							<SourceFileReference Bindings="SCL" Id="485" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="IFFT Prescale.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\IFFT Prescale.gcdl" />
							<SourceFileReference Bindings="SCL" Id="486" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="L-LTF Assembler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\L-LTF Assembler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="487" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="L-STF Assembler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\L-STF Assembler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="488" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Pilot Assembler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\Pilot Assembler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="489" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX IQ Processing.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\TX IQ Processing.gcdl" />
							<SourceFileReference Bindings="SCL" Id="490" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT-LTF Assembler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\VHT-LTF Assembler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="491" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="VHT-STF Assembler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\VHT-STF Assembler.gcdl" />
							<SourceFileReference Bindings="SCL" Id="492" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Xilinx IFFT.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\IQ Processing\Xilinx IFFT.gcdl" />
						</NameScopingEnvoy>
						<NameScopingEnvoy AutomaticallyResolveUp="True" Id="507" Name="MAC">
							<SourceFileReference Bindings="SCL" Id="508" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="A-MPDU Aggregation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\A-MPDU Aggregation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="509" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Address Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Address Field Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="510" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Duration Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Duration Field Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="511" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Extract RX Response Type.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Extract RX Response Type.gcdl" />
							<SourceFileReference Bindings="SCL" Id="512" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="FCS Add.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\FCS Add.gcdl" />
							<SourceFileReference Bindings="SCL" Id="513" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frame Control Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Frame Control Field Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="514" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frame Sequence Selection.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Frame Sequence Selection.gcdl" />
							<SourceFileReference Bindings="SCL" Id="515" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Frame Sequence TX Control.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Frame Sequence TX Control.gcdl" />
							<SourceFileReference Bindings="SCL" Id="516" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Generate Control Frame TX Vectors.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Generate Control Frame TX Vectors.gcdl" />
							<SourceFileReference Bindings="SCL" Id="517" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="HT Control Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\HT Control Field Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="518" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="ICP to MAC TX.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\ICP to MAC TX.gcdl" />
							<SourceFileReference Bindings="SCL" Id="519" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC Calculate Durations.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\MAC Calculate Durations.gcdl" />
							<SourceFileReference Bindings="SCL" Id="520" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC Frame Header Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\MAC Frame Header Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="521" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC TX Statistics.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\MAC TX Statistics.gcdl" />
							<SourceFileReference Bindings="SCL" Id="522" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC TX to ICP.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\MAC TX to ICP.gcdl" />
							<SourceFileReference Bindings="SCL" Id="523" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MAC TX.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\MAC TX.gcdl" />
							<SourceFileReference Bindings="SCL" Id="524" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Generation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\MPDU Generation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="525" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Retransmission Control FSM.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\MPDU Retransmission Control FSM.gcdl" />
							<SourceFileReference Bindings="SCL" Id="526" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MPDU Retransmission Control.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\MPDU Retransmission Control.gcdl" />
							<SourceFileReference Bindings="SCL" Id="527" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="MSDU Fragmentation.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\MSDU Fragmentation.gcdl" />
							<SourceFileReference Bindings="SCL" Id="528" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Prepare MAC Frame TX DCF Requests.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Prepare MAC Frame TX DCF Requests.gcdl" />
							<SourceFileReference Bindings="SCL" Id="529" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Prepare MAC Frame TX SIFS Requests.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Prepare MAC Frame TX SIFS Requests.gcdl" />
							<SourceFileReference Bindings="SCL" Id="530" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="QoS Control Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\QoS Control Field Generator.gcdl" />
							<SourceFileReference Bindings="SCL" Id="531" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Replay Buffer.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Replay Buffer.gcdl" />
							<SourceFileReference Bindings="SCL" Id="532" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Sequence Control Field Generator.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\MAC\Sequence Control Field Generator.gcdl" />
						</NameScopingEnvoy>
						<SourceFileReference Bindings="SCL" Id="558" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="Extend TX Active Signal.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\Extend TX Active Signal.gcdl" />
						<SourceFileReference Bindings="SCL" Id="559" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PHY TX Request Handler.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\PHY TX Request Handler.gcdl" />
						<SourceFileReference Bindings="SCL" Id="560" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PHY-SAP Read PHY.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\PHY-SAP Read PHY.gcdl" />
						<SourceFileReference Bindings="SCL" Id="561" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PHY-SAP Write MAC.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\PHY-SAP Write MAC.gcdl" />
						<SourceFileReference Bindings="SCL" Id="562" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="PSDU Discard.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\PSDU Discard.gcdl" />
						<SourceFileReference Bindings="SCL" Id="563" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Data Sink.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\TX Data Sink.gcdl" />
						<SourceFileReference Bindings="SCL" Id="564" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Data Source.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\TX Data Source.gcdl" />
						<SourceFileReference Bindings="SCL" Id="565" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Feedback Sink.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\TX Feedback Sink.gcdl" />
						<SourceFileReference Bindings="SCL" Id="566" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX MAC Bypass.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\TX MAC Bypass.gcdl" />
						<SourceFileReference Bindings="SCL" Id="567" ModelDefinitionType="NationalInstruments.LabVIEW.VI.Modeling.VirtualInstrument" Name="TX Vector Consistency Check.gcdl" OverridingModelDefinitionType="NationalInstruments.Restricted.LabVIEW.FPGA.Editor.ClockDrivenLogic" StoragePath="TX\TX Vector Consistency Check.gcdl" />
					</NameScopingEnvoy>
					<NameScopingEnvoy AutomaticallyResolveUp="True" Id="580" Name="Types">
						<SourceFileReference Bindings="EnvoyManager" Id="583" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="TX Bit Processing Configuration.gtype" StoragePath="Types\TX Bit Processing Configuration.gtype\TX Bit Processing Configuration.gtype" />
						<SourceFileReference Bindings="EnvoyManager" Id="587" ModelDefinitionType="NationalInstruments.MocCommon.Modeling.TypeDefinition" Name="OFDM Symbol Type.gtype" StoragePath="Types\OFDM Symbol Type.gtype\OFDM Symbol Type.gtype" />
					</NameScopingEnvoy>
				</NameScopingEnvoy>
			</NameScopingEnvoy>
		</EmbeddedDefinitionReference>
		<NameScopingEnvoy Id="9" ModelDefinitionType="{http://www.ni.com/GComponent.xsd}ComponentDefinitionContentReferenceRoot" Name="802.11 FPGA.gcomp" NameTracksFileName="True">
			<ComponentDefinitionContentReferenceRoot xmlns="http://www.ni.com/GComponent.xsd" />
			<ContentReference ContentIdentifier="10" Id="12" Name="Default" OverridingModelDefinitionType="{http://www.ni.com/GComponent.xsd}ComponentConfiguration" />
			<EmbeddedDefinitionReference Id="348b560722f642bb9215a7ad8a071cc0" ModelDefinitionType="{http://www.ni.com/GComponent.xsd}LicenseDefinition" Name="996cca05-9032-4fe8-b325-566822576ada">
				<LicenseDefinition Id="73001495059546618595a1f56d0c1222" LicenseName="LVCOMMS_WLAN" LicenseVersion="4.0.0" xmlns="http://www.ni.com/GComponent.xsd" />
			</EmbeddedDefinitionReference>
		</NameScopingEnvoy>
	</EnvoyManagerFile>
</SourceFile>