Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sim_1/new/branch_control_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
