<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRV8353</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DRV8353</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___s_t_a_t00___b_i_t_s.html">DRV8353_STAT00_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 STATUS00 register.  <a href="struct_d_r_v8353___s_t_a_t00___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8353___s_t_a_t00___r_e_g.html">DRV8353_STAT00_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___s_t_a_t01___b_i_t_s.html">DRV8353_STAT01_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 STATUS01 register.  <a href="struct_d_r_v8353___s_t_a_t01___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8353___s_t_a_t01___r_e_g.html">DRV8353_STAT01_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html">DRV8353_CTRL02_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 CTRL02 register.  <a href="struct_d_r_v8353___c_t_r_l02___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8353___c_t_r_l02___r_e_g.html">DRV8353_CTRL02_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l03___b_i_t_s.html">DRV8353_CTRL03_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 CTRL03 register.  <a href="struct_d_r_v8353___c_t_r_l03___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8353___c_t_r_l03___r_e_g.html">DRV8353_CTRL03_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l04___b_i_t_s.html">DRV8353_CTRL04_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 CTRL04 register.  <a href="struct_d_r_v8353___c_t_r_l04___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8353___c_t_r_l04___r_e_g.html">DRV8353_CTRL04_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l05___b_i_t_s.html">DRV8353_CTRL05_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 CTRL05 register.  <a href="struct_d_r_v8353___c_t_r_l05___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8353___c_t_r_l05___r_e_g.html">DRV8353_CTRL05_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html">DRV8353_CTRL06_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 CTRL06 register.  <a href="struct_d_r_v8353___c_t_r_l06___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8353___c_t_r_l06___r_e_g.html">DRV8353_CTRL06_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_r_v8353___c_t_r_l07___b_i_t_s.html">DRV8353_CTRL07_BITS</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 CTRL06 register.  <a href="struct_d_r_v8353___c_t_r_l07___b_i_t_s.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_r_v8353___c_t_r_l07___r_e_g.html">DRV8353_CTRL07_REG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html">_DRV8353_VARS_t_</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 registers and commands.  <a href="struct___d_r_v8353___v_a_r_s__t__.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___obj__.html">_DRV8353_Obj_</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8353 object.  <a href="struct___d_r_v8353___obj__.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab34cd2ae54b82f3f7943be2fac05ee50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gab34cd2ae54b82f3f7943be2fac05ee50">DRV8353_ADDR_MASK</a>&#160;&#160;&#160;(0x7800)</td></tr>
<tr class="memdesc:gab34cd2ae54b82f3f7943be2fac05ee50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the address mask.  <a href="group___d_r_v8353.html#gab34cd2ae54b82f3f7943be2fac05ee50">More...</a><br /></td></tr>
<tr class="separator:gab34cd2ae54b82f3f7943be2fac05ee50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93886ac31310e857c6d7fe5c2fbc2ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga93886ac31310e857c6d7fe5c2fbc2ce1">DRV8353_DATA_MASK</a>&#160;&#160;&#160;(0x07FF)</td></tr>
<tr class="memdesc:ga93886ac31310e857c6d7fe5c2fbc2ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the data mask.  <a href="group___d_r_v8353.html#ga93886ac31310e857c6d7fe5c2fbc2ce1">More...</a><br /></td></tr>
<tr class="separator:ga93886ac31310e857c6d7fe5c2fbc2ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7c2fbe9cebbfc2388aa1e58992417c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gacb7c2fbe9cebbfc2388aa1e58992417c">DRV8353_RW_MASK</a>&#160;&#160;&#160;(0x8000)</td></tr>
<tr class="memdesc:gacb7c2fbe9cebbfc2388aa1e58992417c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="group___d_r_v8353.html#gacb7c2fbe9cebbfc2388aa1e58992417c">More...</a><br /></td></tr>
<tr class="separator:gacb7c2fbe9cebbfc2388aa1e58992417c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19becb9bd1f53f3890c8baaea3611364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga19becb9bd1f53f3890c8baaea3611364">DRV8353_FAULT_TYPE_MASK</a>&#160;&#160;&#160;(0x07FF)</td></tr>
<tr class="memdesc:ga19becb9bd1f53f3890c8baaea3611364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="group___d_r_v8353.html#ga19becb9bd1f53f3890c8baaea3611364">More...</a><br /></td></tr>
<tr class="separator:ga19becb9bd1f53f3890c8baaea3611364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c93b892e61faf46c996224f800994c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga7c93b892e61faf46c996224f800994c3">DRV8353_STATUS00_VDS_LC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga7c93b892e61faf46c996224f800994c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dd1deef018ec6cf32696c327efc510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga48dd1deef018ec6cf32696c327efc510">DRV8353_STATUS00_VDS_HC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga48dd1deef018ec6cf32696c327efc510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2526fa893b0b7d894730f283597a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaaf2526fa893b0b7d894730f283597a88">DRV8353_STATUS00_VDS_LB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gaaf2526fa893b0b7d894730f283597a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ca318cb9b54233c04e1f01c495fd29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga98ca318cb9b54233c04e1f01c495fd29">DRV8353_STATUS00_VDS_HB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga98ca318cb9b54233c04e1f01c495fd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad640aac1c18d525291d458a8fd96811b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gad640aac1c18d525291d458a8fd96811b">DRV8353_STATUS00_VDS_LA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gad640aac1c18d525291d458a8fd96811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6241d59ba5cd86ff46fd65deb56ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga7c6241d59ba5cd86ff46fd65deb56ac2">DRV8353_STATUS00_VDS_HA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga7c6241d59ba5cd86ff46fd65deb56ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699ec9d9c0985600090a41806e2ed940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga699ec9d9c0985600090a41806e2ed940">DRV8353_STATUS00_OTSD_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga699ec9d9c0985600090a41806e2ed940"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTSD (Over temperature shutdown) bits in the Status 1 register.  <a href="group___d_r_v8353.html#ga699ec9d9c0985600090a41806e2ed940">More...</a><br /></td></tr>
<tr class="separator:ga699ec9d9c0985600090a41806e2ed940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3909f9eab3a3a85c81c35fbe34655cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gac3909f9eab3a3a85c81c35fbe34655cb">DRV8353_STATUS00_UVLO_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gac3909f9eab3a3a85c81c35fbe34655cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c7e2ff24c71f6d1fe467ebc273b5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga43c7e2ff24c71f6d1fe467ebc273b5fa">DRV8353_STATUS00_GDF_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga43c7e2ff24c71f6d1fe467ebc273b5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a3fd79048219543e342c8bd090e3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gab6a3fd79048219543e342c8bd090e3bc">DRV8353_STATUS00_VDS_OCP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gab6a3fd79048219543e342c8bd090e3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b7a004ad0ceaaa538827d14aa37ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga33b7a004ad0ceaaa538827d14aa37ed8">DRV8353_STATUS00_FAULT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga33b7a004ad0ceaaa538827d14aa37ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e627ecbee8a1b37e7121e5c90100399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga0e627ecbee8a1b37e7121e5c90100399">DRV8353_STATUS01_VGS_LC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0e627ecbee8a1b37e7121e5c90100399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_LC bits in the Status 2 register.  <a href="group___d_r_v8353.html#ga0e627ecbee8a1b37e7121e5c90100399">More...</a><br /></td></tr>
<tr class="separator:ga0e627ecbee8a1b37e7121e5c90100399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf1f67f5f5ba20163731635ba4fa097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gadaf1f67f5f5ba20163731635ba4fa097">DRV8353_STATUS01_VGS_HC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gadaf1f67f5f5ba20163731635ba4fa097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_HC bits in the Status 2 register.  <a href="group___d_r_v8353.html#gadaf1f67f5f5ba20163731635ba4fa097">More...</a><br /></td></tr>
<tr class="separator:gadaf1f67f5f5ba20163731635ba4fa097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc7d0ed66553cbae04845812e9f0bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga8dc7d0ed66553cbae04845812e9f0bb9">DRV8353_STATUS01_VGS_LB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8dc7d0ed66553cbae04845812e9f0bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_LB bits in the Status 2 register.  <a href="group___d_r_v8353.html#ga8dc7d0ed66553cbae04845812e9f0bb9">More...</a><br /></td></tr>
<tr class="separator:ga8dc7d0ed66553cbae04845812e9f0bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66edc37ab422ac781a64a7b56247323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gac66edc37ab422ac781a64a7b56247323">DRV8353_STATUS01_VGS_HB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac66edc37ab422ac781a64a7b56247323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_HB bits in the Status 2 register.  <a href="group___d_r_v8353.html#gac66edc37ab422ac781a64a7b56247323">More...</a><br /></td></tr>
<tr class="separator:gac66edc37ab422ac781a64a7b56247323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83aa5109de41c507ead809922b9b034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gad83aa5109de41c507ead809922b9b034">DRV8353_STATUS01_VGS_LA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad83aa5109de41c507ead809922b9b034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_LA bits in the Status 2 register.  <a href="group___d_r_v8353.html#gad83aa5109de41c507ead809922b9b034">More...</a><br /></td></tr>
<tr class="separator:gad83aa5109de41c507ead809922b9b034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d96757b8a56e8e52475500ee9388c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga69d96757b8a56e8e52475500ee9388c0">DRV8353_STATUS01_VGS_HA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga69d96757b8a56e8e52475500ee9388c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VGS_HA bits in the Status 2 register.  <a href="group___d_r_v8353.html#ga69d96757b8a56e8e52475500ee9388c0">More...</a><br /></td></tr>
<tr class="separator:ga69d96757b8a56e8e52475500ee9388c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4870f26906b0220b6d4ba93faee9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaaf4870f26906b0220b6d4ba93faee9e1">DRV8353_STATUS01_CPUV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaaf4870f26906b0220b6d4ba93faee9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CPUV (charge pump undervoltage) bits in the Status 2 register.  <a href="group___d_r_v8353.html#gaaf4870f26906b0220b6d4ba93faee9e1">More...</a><br /></td></tr>
<tr class="separator:gaaf4870f26906b0220b6d4ba93faee9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b3800573004701b9b742f3e427e1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaf7b3800573004701b9b742f3e427e1f2">DRV8353_STATUS01_OTW_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaf7b3800573004701b9b742f3e427e1f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTW bits in the Status 2 register.  <a href="group___d_r_v8353.html#gaf7b3800573004701b9b742f3e427e1f2">More...</a><br /></td></tr>
<tr class="separator:gaf7b3800573004701b9b742f3e427e1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1625e9af04a86bc587e90089020abdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga1625e9af04a86bc587e90089020abdb0">DRV8353_STATUS01_SC_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga1625e9af04a86bc587e90089020abdb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SC_OC bits in the Status 2 register.  <a href="group___d_r_v8353.html#ga1625e9af04a86bc587e90089020abdb0">More...</a><br /></td></tr>
<tr class="separator:ga1625e9af04a86bc587e90089020abdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4eeadf076935786175c94b6a3998ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga2f4eeadf076935786175c94b6a3998ce">DRV8353_STATUS01_SB_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga2f4eeadf076935786175c94b6a3998ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SB_OC bits in the Status 2 register.  <a href="group___d_r_v8353.html#ga2f4eeadf076935786175c94b6a3998ce">More...</a><br /></td></tr>
<tr class="separator:ga2f4eeadf076935786175c94b6a3998ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a4a300dd2e5b34ee252b1b5d13a79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga33a4a300dd2e5b34ee252b1b5d13a79b">DRV8353_STATUS01_SA_OC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga33a4a300dd2e5b34ee252b1b5d13a79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SA_OC bits in the Status 2 register.  <a href="group___d_r_v8353.html#ga33a4a300dd2e5b34ee252b1b5d13a79b">More...</a><br /></td></tr>
<tr class="separator:ga33a4a300dd2e5b34ee252b1b5d13a79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e5d3d1f73a53814d279323dda9eaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga23e5d3d1f73a53814d279323dda9eaaa">DRV8353_CTRL02_CLR_FLT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga23e5d3d1f73a53814d279323dda9eaaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CLR_FLT bits in the Control 2 register.  <a href="group___d_r_v8353.html#ga23e5d3d1f73a53814d279323dda9eaaa">More...</a><br /></td></tr>
<tr class="separator:ga23e5d3d1f73a53814d279323dda9eaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0807570aa7c0ab53a77d15e60e693c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga0807570aa7c0ab53a77d15e60e693c9a">DRV8353_CTRL02_BRAKE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga0807570aa7c0ab53a77d15e60e693c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the BRAKE bits in the Control 2 register.  <a href="group___d_r_v8353.html#ga0807570aa7c0ab53a77d15e60e693c9a">More...</a><br /></td></tr>
<tr class="separator:ga0807570aa7c0ab53a77d15e60e693c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4015ae4faeb6247f020d866edc389f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga4015ae4faeb6247f020d866edc389f0f">DRV8353_CTRL02_COAST_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga4015ae4faeb6247f020d866edc389f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the COAST bits in the Control 2 register.  <a href="group___d_r_v8353.html#ga4015ae4faeb6247f020d866edc389f0f">More...</a><br /></td></tr>
<tr class="separator:ga4015ae4faeb6247f020d866edc389f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddac57e649eb54525313fd259f7f89ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaddac57e649eb54525313fd259f7f89ac">DRV8353_CTRL02_PWM1_DIR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaddac57e649eb54525313fd259f7f89ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the 1PWM_DIR bits in the Control 2 register.  <a href="group___d_r_v8353.html#gaddac57e649eb54525313fd259f7f89ac">More...</a><br /></td></tr>
<tr class="separator:gaddac57e649eb54525313fd259f7f89ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb53e591c7a0294d29a3310539396da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gacfb53e591c7a0294d29a3310539396da">DRV8353_CTRL02_PWM1_COM_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gacfb53e591c7a0294d29a3310539396da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the 1PWM_COM bits in the Control 2 register.  <a href="group___d_r_v8353.html#gacfb53e591c7a0294d29a3310539396da">More...</a><br /></td></tr>
<tr class="separator:gacfb53e591c7a0294d29a3310539396da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4337f5f2f545f706ca49ab7733fab44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gac4337f5f2f545f706ca49ab7733fab44">DRV8353_CTRL02_PWM_MODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gac4337f5f2f545f706ca49ab7733fab44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PWM_MODE bits in the Control 2 register.  <a href="group___d_r_v8353.html#gac4337f5f2f545f706ca49ab7733fab44">More...</a><br /></td></tr>
<tr class="separator:gac4337f5f2f545f706ca49ab7733fab44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfef1e03761e8f007096123253c33535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gadfef1e03761e8f007096123253c33535">DRV8353_CTRL02_OTW_REP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gadfef1e03761e8f007096123253c33535"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTW_REP bits in the Control 2 register.  <a href="group___d_r_v8353.html#gadfef1e03761e8f007096123253c33535">More...</a><br /></td></tr>
<tr class="separator:gadfef1e03761e8f007096123253c33535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f419e548abf3199bf4f4066479b8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga27f419e548abf3199bf4f4066479b8fc">DRV8353_CTRL02_DIS_GDF_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga27f419e548abf3199bf4f4066479b8fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DIS_GDF bits in the Control 2 register.  <a href="group___d_r_v8353.html#ga27f419e548abf3199bf4f4066479b8fc">More...</a><br /></td></tr>
<tr class="separator:ga27f419e548abf3199bf4f4066479b8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d632b1281341ba6a74eb99df72724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga085d632b1281341ba6a74eb99df72724">DRV8353_CTRL02_DIS_CPUV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga085d632b1281341ba6a74eb99df72724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DIS_CPUV bits in the Control 2 register.  <a href="group___d_r_v8353.html#ga085d632b1281341ba6a74eb99df72724">More...</a><br /></td></tr>
<tr class="separator:ga085d632b1281341ba6a74eb99df72724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b401b07b0d2ef77c79c56287947f1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga4b401b07b0d2ef77c79c56287947f1f6">DRV8353_CTRL02_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga4b401b07b0d2ef77c79c56287947f1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Control 2 register.  <a href="group___d_r_v8353.html#ga4b401b07b0d2ef77c79c56287947f1f6">More...</a><br /></td></tr>
<tr class="separator:ga4b401b07b0d2ef77c79c56287947f1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cb1534cdac279c809f59277dd11ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga47cb1534cdac279c809f59277dd11ba0">DRV8353_CTRL03_IDRIVEN_HS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga47cb1534cdac279c809f59277dd11ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEN_HS bits in the Control 3 register.  <a href="group___d_r_v8353.html#ga47cb1534cdac279c809f59277dd11ba0">More...</a><br /></td></tr>
<tr class="separator:ga47cb1534cdac279c809f59277dd11ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f52d0a1ae3fa49276db0ffd061fcea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga7f52d0a1ae3fa49276db0ffd061fcea2">DRV8353_CTRL03_IDRIVEP_HS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga7f52d0a1ae3fa49276db0ffd061fcea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEP_HS bits in the Control 3 register.  <a href="group___d_r_v8353.html#ga7f52d0a1ae3fa49276db0ffd061fcea2">More...</a><br /></td></tr>
<tr class="separator:ga7f52d0a1ae3fa49276db0ffd061fcea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927be20ca74b51b37183bee6e62e19d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga927be20ca74b51b37183bee6e62e19d6">DRV8353_CTRL03_LOCK_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga927be20ca74b51b37183bee6e62e19d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the LOCK bits in the Control 3 register.  <a href="group___d_r_v8353.html#ga927be20ca74b51b37183bee6e62e19d6">More...</a><br /></td></tr>
<tr class="separator:ga927be20ca74b51b37183bee6e62e19d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4751567b27664ba9422658e0b1a4ea59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga4751567b27664ba9422658e0b1a4ea59">DRV8353_CTRL04_IDRIVEN_LS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4751567b27664ba9422658e0b1a4ea59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEN_LS bits in the Control 4 register.  <a href="group___d_r_v8353.html#ga4751567b27664ba9422658e0b1a4ea59">More...</a><br /></td></tr>
<tr class="separator:ga4751567b27664ba9422658e0b1a4ea59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4630f147e3fe32dab3f1b8542c4e2d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga4630f147e3fe32dab3f1b8542c4e2d68">DRV8353_CTRL04_IDRIVEP_LS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga4630f147e3fe32dab3f1b8542c4e2d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEP_LS bits in the Control 4 register.  <a href="group___d_r_v8353.html#ga4630f147e3fe32dab3f1b8542c4e2d68">More...</a><br /></td></tr>
<tr class="separator:ga4630f147e3fe32dab3f1b8542c4e2d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde6ae63fefce3ab2dc160a082f21cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gadde6ae63fefce3ab2dc160a082f21cf2">DRV8353_CTRL04_TDRIVE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gadde6ae63fefce3ab2dc160a082f21cf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TDRIVE bits in the Control 4 register.  <a href="group___d_r_v8353.html#gadde6ae63fefce3ab2dc160a082f21cf2">More...</a><br /></td></tr>
<tr class="separator:gadde6ae63fefce3ab2dc160a082f21cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816cd3e37c6360e8f94c2a9447b54955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga816cd3e37c6360e8f94c2a9447b54955">DRV8353_CTRL04_CBC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga816cd3e37c6360e8f94c2a9447b54955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CBC bits in the Control 4 register.  <a href="group___d_r_v8353.html#ga816cd3e37c6360e8f94c2a9447b54955">More...</a><br /></td></tr>
<tr class="separator:ga816cd3e37c6360e8f94c2a9447b54955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf309415f90575ef9530c00cec1fcdade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaf309415f90575ef9530c00cec1fcdade">DRV8353_CTRL05_VDS_LVL_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf309415f90575ef9530c00cec1fcdade"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VDS_LVL bits in the Control 5 register.  <a href="group___d_r_v8353.html#gaf309415f90575ef9530c00cec1fcdade">More...</a><br /></td></tr>
<tr class="separator:gaf309415f90575ef9530c00cec1fcdade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f41773c22d1e85dd356400e00df06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga34f41773c22d1e85dd356400e00df06f">DRV8353_CTRL05_OCP_DEG_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga34f41773c22d1e85dd356400e00df06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OCP_DEG bits in the Control 5 register.  <a href="group___d_r_v8353.html#ga34f41773c22d1e85dd356400e00df06f">More...</a><br /></td></tr>
<tr class="separator:ga34f41773c22d1e85dd356400e00df06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e41f890330da6d73e77524853338431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga2e41f890330da6d73e77524853338431">DRV8353_CTRL05_OCP_MODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga2e41f890330da6d73e77524853338431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OCP_MODE bits in the Control 5 register.  <a href="group___d_r_v8353.html#ga2e41f890330da6d73e77524853338431">More...</a><br /></td></tr>
<tr class="separator:ga2e41f890330da6d73e77524853338431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2ee1570b544e578db0090d5569a615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga1e2ee1570b544e578db0090d5569a615">DRV8353_CTRL05_DEAD_TIME_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga1e2ee1570b544e578db0090d5569a615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DEAD_TIME bits in the Control 5 register.  <a href="group___d_r_v8353.html#ga1e2ee1570b544e578db0090d5569a615">More...</a><br /></td></tr>
<tr class="separator:ga1e2ee1570b544e578db0090d5569a615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1003d1285da804f7e29f1d72b6ad247f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga1003d1285da804f7e29f1d72b6ad247f">DRV8353_CTRL05_TRETRY_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga1003d1285da804f7e29f1d72b6ad247f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TRETRY bits in the Control 5 register.  <a href="group___d_r_v8353.html#ga1003d1285da804f7e29f1d72b6ad247f">More...</a><br /></td></tr>
<tr class="separator:ga1003d1285da804f7e29f1d72b6ad247f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4f647e74fc0164fd5bee8a874f5799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaff4f647e74fc0164fd5bee8a874f5799">DRV8353_CTRL06_SEN_LVL_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaff4f647e74fc0164fd5bee8a874f5799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SEN_LVL bits in the Control 6 register.  <a href="group___d_r_v8353.html#gaff4f647e74fc0164fd5bee8a874f5799">More...</a><br /></td></tr>
<tr class="separator:gaff4f647e74fc0164fd5bee8a874f5799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686573c0646db2e5a02d44446898952c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga686573c0646db2e5a02d44446898952c">DRV8353_CTRL06_CSA_CAL_C_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga686573c0646db2e5a02d44446898952c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_CAL_C bits in the Control 6 register.  <a href="group___d_r_v8353.html#ga686573c0646db2e5a02d44446898952c">More...</a><br /></td></tr>
<tr class="separator:ga686573c0646db2e5a02d44446898952c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8199585d1489e71c67de7334115b869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gab8199585d1489e71c67de7334115b869">DRV8353_CTRL06_CSA_CAL_B_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gab8199585d1489e71c67de7334115b869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_CAL_B bits in the Control 6 register.  <a href="group___d_r_v8353.html#gab8199585d1489e71c67de7334115b869">More...</a><br /></td></tr>
<tr class="separator:gab8199585d1489e71c67de7334115b869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac4df20784090985642bf5e64aa52a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga0ac4df20784090985642bf5e64aa52a1">DRV8353_CTRL06_CSA_CAL_A_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga0ac4df20784090985642bf5e64aa52a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_CAL_A bits in the Control 6 register.  <a href="group___d_r_v8353.html#ga0ac4df20784090985642bf5e64aa52a1">More...</a><br /></td></tr>
<tr class="separator:ga0ac4df20784090985642bf5e64aa52a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dfd16a2833cec9f19698265840514b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga5dfd16a2833cec9f19698265840514b8">DRV8353_CTRL06_DIS_SEN_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga5dfd16a2833cec9f19698265840514b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DIS_SEN bits in the Control 6 register.  <a href="group___d_r_v8353.html#ga5dfd16a2833cec9f19698265840514b8">More...</a><br /></td></tr>
<tr class="separator:ga5dfd16a2833cec9f19698265840514b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf347d1b6f567f01d363577b883e63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga4bf347d1b6f567f01d363577b883e63d">DRV8353_CTRL06_CSA_GAIN_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga4bf347d1b6f567f01d363577b883e63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_GAIN bits in the Control 6 register.  <a href="group___d_r_v8353.html#ga4bf347d1b6f567f01d363577b883e63d">More...</a><br /></td></tr>
<tr class="separator:ga4bf347d1b6f567f01d363577b883e63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913e2e4ddcb4c48fc39bd6e7c6aaf035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga913e2e4ddcb4c48fc39bd6e7c6aaf035">DRV8353_CTRL06_LS_REF_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga913e2e4ddcb4c48fc39bd6e7c6aaf035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the LS_REF bits in the Control 6 register.  <a href="group___d_r_v8353.html#ga913e2e4ddcb4c48fc39bd6e7c6aaf035">More...</a><br /></td></tr>
<tr class="separator:ga913e2e4ddcb4c48fc39bd6e7c6aaf035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf295b548535c299bcd4a6a0d9574e66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaf295b548535c299bcd4a6a0d9574e66a">DRV8353_CTRL06_VREF_DIV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaf295b548535c299bcd4a6a0d9574e66a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VREF_DIV bits in the Control 6 register.  <a href="group___d_r_v8353.html#gaf295b548535c299bcd4a6a0d9574e66a">More...</a><br /></td></tr>
<tr class="separator:gaf295b548535c299bcd4a6a0d9574e66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f5329859c891c939bfe4f871c1d7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gab1f5329859c891c939bfe4f871c1d7bc">DRV8353_CTRL06_CSA_FET_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gab1f5329859c891c939bfe4f871c1d7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSA_FET bits in the Control 6 register.  <a href="group___d_r_v8353.html#gab1f5329859c891c939bfe4f871c1d7bc">More...</a><br /></td></tr>
<tr class="separator:gab1f5329859c891c939bfe4f871c1d7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe137f4f2a53bb51027eee41fa2e44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga8fe137f4f2a53bb51027eee41fa2e44f">DRV8353_CTRL07_CAL_MODE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8fe137f4f2a53bb51027eee41fa2e44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CAL_MODE bits in the Control 7 register.  <a href="group___d_r_v8353.html#ga8fe137f4f2a53bb51027eee41fa2e44f">More...</a><br /></td></tr>
<tr class="separator:ga8fe137f4f2a53bb51027eee41fa2e44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaa411d7d78d8fe71420374d766027c0af"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html">_DRV8353_VARS_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaa411d7d78d8fe71420374d766027c0af">DRV8353_VARS_t</a></td></tr>
<tr class="memdesc:gaa411d7d78d8fe71420374d766027c0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8353 registers and commands.  <a href="group___d_r_v8353.html#gaa411d7d78d8fe71420374d766027c0af">More...</a><br /></td></tr>
<tr class="separator:gaa411d7d78d8fe71420374d766027c0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376beef0f333970a324e8b36a93920a8"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html">_DRV8353_VARS_t_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga376beef0f333970a324e8b36a93920a8">DRV8353VARS_Handle</a></td></tr>
<tr class="memdesc:ga376beef0f333970a324e8b36a93920a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8353_VARS_t handle.  <a href="group___d_r_v8353.html#ga376beef0f333970a324e8b36a93920a8">More...</a><br /></td></tr>
<tr class="separator:ga376beef0f333970a324e8b36a93920a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fb5de51df27f5c2ae1681170ca1cad"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8353___obj__.html">_DRV8353_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga95fb5de51df27f5c2ae1681170ca1cad">DRV8353_Obj</a></td></tr>
<tr class="memdesc:ga95fb5de51df27f5c2ae1681170ca1cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8353 object.  <a href="group___d_r_v8353.html#ga95fb5de51df27f5c2ae1681170ca1cad">More...</a><br /></td></tr>
<tr class="separator:ga95fb5de51df27f5c2ae1681170ca1cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0f21eb7e7a0fd00df766032d766ea5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct___d_r_v8353___obj__.html">_DRV8353_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a></td></tr>
<tr class="memdesc:ga9b0f21eb7e7a0fd00df766032d766ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8353 handle.  <a href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">More...</a><br /></td></tr>
<tr class="separator:ga9b0f21eb7e7a0fd00df766032d766ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d1ffcb4e7f19db61b07009040c55ef"><td class="memItemLeft" align="right" valign="top">typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a></td></tr>
<tr class="memdesc:ga67d1ffcb4e7f19db61b07009040c55ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8353 Word type.  <a href="group___d_r_v8353.html#ga67d1ffcb4e7f19db61b07009040c55ef">More...</a><br /></td></tr>
<tr class="separator:ga67d1ffcb4e7f19db61b07009040c55ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga28c08da1bf682fa06123f4db12d75db5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga28c08da1bf682fa06123f4db12d75db5">DRV8353_CtrlMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga28c08da1bf682fa06123f4db12d75db5a6250ee3991b7a8033a043906e54e535f">DRV8353_CTRLMODE_WRITE</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga28c08da1bf682fa06123f4db12d75db5a24bdbac153f6e1fccc42956dc31b3dc0">DRV8353_CTRLMODE_READ</a> = 1
<br />
 }</td></tr>
<tr class="memdesc:ga28c08da1bf682fa06123f4db12d75db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the R/W modes.  <a href="group___d_r_v8353.html#ga28c08da1bf682fa06123f4db12d75db5">More...</a><br /></td></tr>
<tr class="separator:ga28c08da1bf682fa06123f4db12d75db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e529817c2f1ea553f2d1b097d9b7e3b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga8e529817c2f1ea553f2d1b097d9b7e3b">DRV8353_Address_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga8e529817c2f1ea553f2d1b097d9b7e3ba62614fb70df88a61d27eccc49e1f3f9d">DRV8353_ADDRESS_STATUS_0</a> = (0 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga8e529817c2f1ea553f2d1b097d9b7e3ba34a97757d70dd42e7277fbe7aec7452e">DRV8353_ADDRESS_STATUS_1</a> = (1 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga8e529817c2f1ea553f2d1b097d9b7e3ba02f36ee5d4d3e7ab84e3d7191298eeb9">DRV8353_ADDRESS_CONTROL_2</a> = (2 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga8e529817c2f1ea553f2d1b097d9b7e3ba098fb3af5bd6c7cdcc1c8f92365e83f9">DRV8353_ADDRESS_CONTROL_3</a> = (3 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga8e529817c2f1ea553f2d1b097d9b7e3ba5d7cfb07ad14be1f35f06a89bd7dbd10">DRV8353_ADDRESS_CONTROL_4</a> = (4 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga8e529817c2f1ea553f2d1b097d9b7e3ba60bffc9368fa3821129ce33bee163e07">DRV8353_ADDRESS_CONTROL_5</a> = (5 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga8e529817c2f1ea553f2d1b097d9b7e3ba88ede095a8533e8b86e794d826c42738">DRV8353_ADDRESS_CONTROL_6</a> = (6 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga8e529817c2f1ea553f2d1b097d9b7e3ba42808d6b26851c67a112e8730b89d311">DRV8353_ADDRESS_CONTROL_7</a> = (7 &lt;&lt; 11)
<br />
 }</td></tr>
<tr class="memdesc:ga8e529817c2f1ea553f2d1b097d9b7e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the register addresses.  <a href="group___d_r_v8353.html#ga8e529817c2f1ea553f2d1b097d9b7e3b">More...</a><br /></td></tr>
<tr class="separator:ga8e529817c2f1ea553f2d1b097d9b7e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b518e58f048156c68f58f77501921a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gae5b518e58f048156c68f58f77501921a">DRV8353_STATUS00_WarningWatchdog_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aa46c8adae1cef8365b12b2e5793a5ae0b">DRV8353_VDS_LC</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aa4f160600f3e509e541756041f2182fdf">DRV8353_VDS_HC</a> = (1 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aa54475da65067115b8b3c8adc8078e75e">DRV8353_VDS_LB</a> = (1 &lt;&lt; 2), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aa2ad4a39eb69ec5c534922bb61cc1c908">DRV8353_VDS_HB</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aaa4656d9d077a6b16131ccefdcc4d6f36">DRV8353_VDS_LA</a> = (1 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aa4d27ac8cf20e26e4f49da87819bf8929">DRV8353_VDS_HA</a> = (1 &lt;&lt; 5), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aabb9ffd2b5181b5f7bd78b9d3f078939b">DRV8353_OTSD</a> = (1 &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aac020473b1e5554a3bcebc8b604a1a0a4">DRV8353_UVLO</a> = (1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aaa06386bbd7638c3008fe386b49305261">DRV8353_GDF</a> = (1 &lt;&lt; 8), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aad14d233fbcdcdf46e899fa6c4334a44f">DRV8353_VDS_OCP</a> = (1 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae5b518e58f048156c68f58f77501921aa6960f2920224d509fcdbbb10587c2dfa">DRV8353_FAULT</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:gae5b518e58f048156c68f58f77501921a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 0 register, faults.  <a href="group___d_r_v8353.html#gae5b518e58f048156c68f58f77501921a">More...</a><br /></td></tr>
<tr class="separator:gae5b518e58f048156c68f58f77501921a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001e572919cdd9253f0f2f8ea33c3995"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga001e572919cdd9253f0f2f8ea33c3995">DRV8353_STATUS01_OvVdsFaults_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995a1aee34e7e327ad0bcc24d2341b60a6ba">DRV8353_VGS_LC</a> = (1 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995a87395bcc6d5d6a41c14bfaac5422a036">DRV8353_VGS_HC</a> = (1 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995a964cd044170a49b4edb48b8bd5fb03b0">DRV8353_VGS_LB</a> = (1 &lt;&lt; 2), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995aa55358873bb41c49e83bf56db02ab121">DRV8353_VGS_HB</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995a0b9c520ffc78790ef0f7664d4b1a6c47">DRV8353_VGS_LA</a> = (1 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995abb8f10f017b560dd493e934769088eb6">DRV8353_VGS_HA</a> = (1 &lt;&lt; 5), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995a20da56d77f52918e8af7367cbc4ccf15">DRV8353_CPUV</a> = (1 &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995a058fd53a5cc3eccb507354a49f8cdfa4">DRV8353_OTW</a> = (1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995a3fb49f9c2343a1c3526c3428e6ce527d">DRV8353_SC_OC</a> = (1 &lt;&lt; 8), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995a11cc14d6ac03069d8225531892024214">DRV8353_SB_OC</a> = (1 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga001e572919cdd9253f0f2f8ea33c3995a4ab964f912a41c83b76b7f868d478a0e">DRV8353_SA_OC</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:ga001e572919cdd9253f0f2f8ea33c3995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 1 register, OV/VDS faults.  <a href="group___d_r_v8353.html#ga001e572919cdd9253f0f2f8ea33c3995">More...</a><br /></td></tr>
<tr class="separator:ga001e572919cdd9253f0f2f8ea33c3995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe626649a30a5a171ac308e24c67a14"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga7fe626649a30a5a171ac308e24c67a14">DRV8353_CTRL02_PWMMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga7fe626649a30a5a171ac308e24c67a14a734f84c7d03a0e0c970cc2da4db4f89b">DRV8353_PWMMODE_6</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga7fe626649a30a5a171ac308e24c67a14a0f35482bc627e788c478d84726a6fb89">DRV8353_PWMMODE_3</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga7fe626649a30a5a171ac308e24c67a14aea016a0e5fd4ba19ce56e0df6035b5ae">DRV8353_PWMMODE_1</a> = 2
<br />
 }</td></tr>
<tr class="memdesc:ga7fe626649a30a5a171ac308e24c67a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the driver PWM mode.  <a href="group___d_r_v8353.html#ga7fe626649a30a5a171ac308e24c67a14">More...</a><br /></td></tr>
<tr class="separator:ga7fe626649a30a5a171ac308e24c67a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0559ae55b7d1ac12da9e02a7f46f548"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gac0559ae55b7d1ac12da9e02a7f46f548">DRV8353_CTRL03_PeakSourCurHS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548ae1ceb6724a24333daf6433f7aff2e2f0">DRV8353_ISOUR_HS_0P010_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a755ab49ff53223c986b02cd2fd9a9fe4">DRV8353_ISOUR_HS_0P030_A</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a340003454249b1f4ce5b54387084c80f">DRV8353_ISOUR_HS_0P060_A</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a15b79dbed427894dbe856443fa128356">DRV8353_ISOUR_HS_0P080_A</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a1eeea920cf11556cd7c390e6a478a784">DRV8353_ISOUR_HS_0P120_A</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a429b6800adda27db25520bf9eb174387">DRV8353_ISOUR_HS_0P140_A</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a1f8ad672c16bba4d719d8b75d63fe725">DRV8353_ISOUR_HS_0P170_A</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548af6f1b6f6eab8be2b0195c911e1e45428">DRV8353_ISOUR_HS_0P190_A</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a87346413d4905d1c27ae767d11e26727">DRV8353_ISOUR_HS_0P260_A</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a71989419e7354239f320325a8fdb9579">DRV8353_ISOUR_HS_0P330_A</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548aee2e5928ed7243428889696adbbf593f">DRV8353_ISOUR_HS_0P370_A</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548aed096cd201b377b9c69a8802a3c7eec4">DRV8353_ISOUR_HS_0P440_A</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548af1f64e9efa0ff2e895e30b0b3426a41d">DRV8353_ISOUR_HS_0P570_A</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548ace4618042b05e148e7e872baa19acac1">DRV8353_ISOUR_HS_0P680_A</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a5d5be595967453cb94aa74e38b833f50">DRV8353_ISOUR_HS_0P820_A</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac0559ae55b7d1ac12da9e02a7f46f548a6f0ed1d6993fd0e9ec0b3b9cc20e90b0">DRV8353_ISOUR_HS_1P000_A</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:gac0559ae55b7d1ac12da9e02a7f46f548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side gate drive peak source current; gate currents not consistent with DS.  <a href="group___d_r_v8353.html#gac0559ae55b7d1ac12da9e02a7f46f548">More...</a><br /></td></tr>
<tr class="separator:gac0559ae55b7d1ac12da9e02a7f46f548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad943198293047b5b7db11f9dbb2c0a74"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gad943198293047b5b7db11f9dbb2c0a74">DRV8353_CTRL03_PeakSinkCurHS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74a7fb90ea09a2b5611626f2575ef7a7a58">DRV8353_ISINK_HS_0P020_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74af08acff8d316f7d9e14a891934f8cfd1">DRV8353_ISINK_HS_0P060_A</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74ab839627d7cd9261a19f3674e99babb5d">DRV8353_ISINK_HS_0P120_A</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74a4b29378773c8c200f6d03d680e4279f1">DRV8353_ISINK_HS_0P160_A</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74aac0a5fa1ebc6d48ddb17f4dd11e4b3c0">DRV8353_ISINK_HS_0P240_A</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74adc1b3550da4554cf3dba2d9f7ef98525">DRV8353_ISINK_HS_0P280_A</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74ad9212512992eaae6bf2aedac64d8f41a">DRV8353_ISINK_HS_0P340_A</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74a6dd7f08370c356616b4a7aff4e3fb3c5">DRV8353_ISINK_HS_0P380_A</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74ae6adeab38f4b197a920698bdede4c984">DRV8353_ISINK_HS_0P520_A</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74abbfeb4540709b0dedfc49cc67e397a81">DRV8353_ISINK_HS_0P660_A</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74a271fdccb3170bb272fd0fcfb463800c2">DRV8353_ISINK_HS_0P740_A</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74ac49dad7c98d4c84b06aa2c6927ca4566">DRV8353_ISINK_HS_0P880_A</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74a92622854a33da6c960af1ca6e9dd9edb">DRV8353_ISINK_HS_1P140_A</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74a5ab589d67b47766cbd13efcf54c110a7">DRV8353_ISINK_HS_1P360_A</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74a080edabee759f838a3298175a6df8178">DRV8353_ISINK_HS_1P640_A</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggad943198293047b5b7db11f9dbb2c0a74a486b3ea6a175166b01650d4d71e488cf">DRV8353_ISINK_HS_2P000_A</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:gad943198293047b5b7db11f9dbb2c0a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side gate drive peak sink current; gate currents not consistent with DS.  <a href="group___d_r_v8353.html#gad943198293047b5b7db11f9dbb2c0a74">More...</a><br /></td></tr>
<tr class="separator:gad943198293047b5b7db11f9dbb2c0a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f166c34cf61d167d700850a54eb6ddf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga2f166c34cf61d167d700850a54eb6ddf">DRV8353_CTRL03_Lock_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga2f166c34cf61d167d700850a54eb6ddfa74e85adfe394dc67caf03d90733ce8c7">DRV8353_LOCK_UNLOCK</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga2f166c34cf61d167d700850a54eb6ddfa393e8ae3833945866a751082707d81dd">DRV8353_LOCK_LOCK</a> = 6
<br />
 }</td></tr>
<tr class="memdesc:ga2f166c34cf61d167d700850a54eb6ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side and low side gate drive peak source time; adapt timings to DRV8353.  <a href="group___d_r_v8353.html#ga2f166c34cf61d167d700850a54eb6ddf">More...</a><br /></td></tr>
<tr class="separator:ga2f166c34cf61d167d700850a54eb6ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a38d071633e0ffea838aada232e493a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga2a38d071633e0ffea838aada232e493a">DRV8353_CTRL04_PeakTime_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga2a38d071633e0ffea838aada232e493aa3fb364d6521317f20980d4fee29f86c7">DRV8353_TSOUR_500_NS</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga2a38d071633e0ffea838aada232e493aa4671db935987c011097253b4e0207a8d">DRV8353_TSOUR_1000_NS</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga2a38d071633e0ffea838aada232e493aa64f2a5242f6bd942e231460015d309c5">DRV8353_TSOUR_2000_NS</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga2a38d071633e0ffea838aada232e493aa1bfc0aefb32f8731286b3d9e83fd9529">DRV8353_TSOUR_4000_NS</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga2a38d071633e0ffea838aada232e493a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side and low side gate drive peak source time; adapt timings to DRV8353.  <a href="group___d_r_v8353.html#ga2a38d071633e0ffea838aada232e493a">More...</a><br /></td></tr>
<tr class="separator:ga2a38d071633e0ffea838aada232e493a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1aa0a8d47a4d34db908734d7b18c55"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga6f1aa0a8d47a4d34db908734d7b18c55">DRV8353_CTRL04_PeakSourCurLS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a4b296108a2dba7616800c8417f138dc9">DRV8353_ISOUR_LS_0P010_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55ac2add97f5d219f2f4412f1135a7e66aa">DRV8353_ISOUR_LS_0P030_A</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55adef9ac535afeebd1ddb1b495a22e5ba4">DRV8353_ISOUR_LS_0P060_A</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a089437682f81d09ae868c89cf5c4a7f5">DRV8353_ISOUR_LS_0P080_A</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55ae4fd71324b6ff7f135ada75c7d58f45a">DRV8353_ISOUR_LS_0P120_A</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a02c388c0ecef0b96341210d76dbdcbb5">DRV8353_ISOUR_LS_0P140_A</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a558ba68e2c6a47461b3f4e107c83a6ee">DRV8353_ISOUR_LS_0P170_A</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a4eba576573efd0baa54550f8c0ae928d">DRV8353_ISOUR_LS_0P190_A</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a518bce95acd7df7fa96166c3819a2491">DRV8353_ISOUR_LS_0P260_A</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a3c68886a7825734a811ba1a4f9882bb1">DRV8353_ISOUR_LS_0P330_A</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a96da9bd9bb51c5e9fe591f253448afc1">DRV8353_ISOUR_LS_0P370_A</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a95c559d535adf1dc2df4c817001aa650">DRV8353_ISOUR_LS_0P440_A</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55abdf75accd5950daf9242ae48b9f4bd5c">DRV8353_ISOUR_LS_0P570_A</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a0c6d3917c9e7cf7f4e76ef422780d85c">DRV8353_ISOUR_LS_0P680_A</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a80a4212ff9d12a14b8b0b41aae3899d9">DRV8353_ISOUR_LS_0P820_A</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga6f1aa0a8d47a4d34db908734d7b18c55a6087e512fda5decc1164983291142777">DRV8353_ISOUR_LS_1P000_A</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:ga6f1aa0a8d47a4d34db908734d7b18c55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the low side gate drive peak source current; adapt current ratings.  <a href="group___d_r_v8353.html#ga6f1aa0a8d47a4d34db908734d7b18c55">More...</a><br /></td></tr>
<tr class="separator:ga6f1aa0a8d47a4d34db908734d7b18c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65386007df0523cfc81cc58c08517db"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gae65386007df0523cfc81cc58c08517db">DRV8353_CTRL04_PeakSinkCurLS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dba6b2be7b6b4209e459686e4643e180b82">DRV8353_ISINK_LS_0P020_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dbab8cf2dcc740881746ee9ac91fb439db3">DRV8353_ISINK_LS_0P060_A</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dbadce6e29416555c3fbc4c679384e44cdd">DRV8353_ISINK_LS_0P120_A</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dba8709a1b40a52cb27bd6d5a58ec91ec63">DRV8353_ISINK_LS_0P160_A</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dba347b92c194dee87fddf167d4bd4f6ce4">DRV8353_ISINK_LS_0P240_A</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dbab194bf200d053e0577c5ad64be245ccb">DRV8353_ISINK_LS_0P280_A</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dba9c91950cdfe245032749789b4c8a7095">DRV8353_ISINK_LS_0P340_A</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dbae2b0aa0f759489d0b33b69ce76867186">DRV8353_ISINK_LS_0P380_A</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dba75b8b9a6159984c8ef0a4f44d6bd1eb2">DRV8353_ISINK_LS_0P520_A</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dbad105a90bc9a9fbf19816d733b426f2c5">DRV8353_ISINK_LS_0P660_A</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dbab93019f45cb89ccb64635bd110fbacbc">DRV8353_ISINK_LS_0P740_A</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dba770d386ad46d66bde53255553e0bbac7">DRV8353_ISINK_LS_0P880_A</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dbaa6182921fe06fd6568251e940a6601a5">DRV8353_ISINK_LS_1P140_A</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dba68c26a36174393b85094e06094019829">DRV8353_ISINK_LS_1P360_A</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dbaf9c35f6c5f6e509cc42d0109f2a6ec1d">DRV8353_ISINK_LS_1P640_A</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae65386007df0523cfc81cc58c08517dba50782bd5daf55d1e514f66ea3991c149">DRV8353_ISINK_LS_2P000_A</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:gae65386007df0523cfc81cc58c08517db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the low side gate drive peak sink current; adapt current ratings.  <a href="group___d_r_v8353.html#gae65386007df0523cfc81cc58c08517db">More...</a><br /></td></tr>
<tr class="separator:gae65386007df0523cfc81cc58c08517db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e11d9db21b8c4d19963dfe62331e7b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga01e11d9db21b8c4d19963dfe62331e7b">DRV8353_CTRL05_VDSLVL_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba4e43577fcdd336882505bceb7d76ea8e">DRV8353_VDS_LEVEL_0P060_V</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7bad6e5210525aed2e8692e561db859590f">DRV8353_VDS_LEVEL_0P130_V</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba8316c6d1f70958f5541d81cb4fe17768">DRV8353_VDS_LEVEL_0P200_V</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7baa4154d892d14e85db9278bce52328234">DRV8353_VDS_LEVEL_0P260_V</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba791b1f6275c35127177c76784ec3c85a">DRV8353_VDS_LEVEL_0P310_V</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba75ce6046e5742680298e81ede3bdb21f">DRV8353_VDS_LEVEL_0P450_V</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba05a20760d528efe2308f9f7baa967f2c">DRV8353_VDS_LEVEL_0P530_V</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba08738b9d52fcc3a01331e3220871dc7d">DRV8353_VDS_LEVEL_0P600_V</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7bacf9fdb3a2357fbbe15dab620c9ef2ace">DRV8353_VDS_LEVEL_0P680_V</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba848a86de9cff3eb0f81f2769b3ac4a2a">DRV8353_VDS_LEVEL_0P750_V</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba8a86de0e92b857216ee41ce37608f007">DRV8353_VDS_LEVEL_0P940_V</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba69f667cb60ab2ceaa6b1ae843161850f">DRV8353_VDS_LEVEL_1P130_V</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7babfa81f724eef4049132a33e003c87c04">DRV8353_VDS_LEVEL_1P300_V</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7bab313edbba87f4e05e9978980746bf590">DRV8353_VDS_LEVEL_1P500_V</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba2120e5c1ebb1f50b5440f35d2351f91f">DRV8353_VDS_LEVEL_1P700_V</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga01e11d9db21b8c4d19963dfe62331e7ba237f4fbb78c55571e2f69b8755786951">DRV8353_VDS_LEVEL_1P880_V</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:ga01e11d9db21b8c4d19963dfe62331e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the VDS comparator threshold.  <a href="group___d_r_v8353.html#ga01e11d9db21b8c4d19963dfe62331e7b">More...</a><br /></td></tr>
<tr class="separator:ga01e11d9db21b8c4d19963dfe62331e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f0ad5bcad2bd3554c700025504c3bc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gae0f0ad5bcad2bd3554c700025504c3bc">DRV8353_CTRL05_OcpDeg_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae0f0ad5bcad2bd3554c700025504c3bcad8e4d9c17e1c0f04da8036c3a1c74f3f">DRV8353_VDSDEG_2_US</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae0f0ad5bcad2bd3554c700025504c3bca2b945c898986de7ef700c67dc88d9886">DRV8353_VDSDEG_4_US</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae0f0ad5bcad2bd3554c700025504c3bca189bd66e9acf478be8e0e63a381c12c5">DRV8353_VDSDEG_6_US</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae0f0ad5bcad2bd3554c700025504c3bca75296fe388cb72ce13a2597a57de30ce">DRV8353_VDSDEG_8_US</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:gae0f0ad5bcad2bd3554c700025504c3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the OCP/VDS sense deglitch time; adapt deglitch time comments.  <a href="group___d_r_v8353.html#gae0f0ad5bcad2bd3554c700025504c3bc">More...</a><br /></td></tr>
<tr class="separator:gae0f0ad5bcad2bd3554c700025504c3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18918cb9ad2febed3ec1c12234bca906"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga18918cb9ad2febed3ec1c12234bca906">DRV8353_CTRL05_OcpMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga18918cb9ad2febed3ec1c12234bca906a9fcf1047ba7d4af8e124343117752ca5">DRV8353_LATCHED_SHUTDOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga18918cb9ad2febed3ec1c12234bca906a91b9f346a38ecf57173685f321dabb6d">DRV8353_AUTOMATIC_RETRY</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga18918cb9ad2febed3ec1c12234bca906a16ed7d4d32bfa4e29d900ae65f0674ea">DRV8353_REPORT_ONLY</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga18918cb9ad2febed3ec1c12234bca906abc8ef0cac3f4fd84dc26548c7fa48604">DRV8353_DISABLE_OCP</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga18918cb9ad2febed3ec1c12234bca906"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the OCP report mode.  <a href="group___d_r_v8353.html#ga18918cb9ad2febed3ec1c12234bca906">More...</a><br /></td></tr>
<tr class="separator:ga18918cb9ad2febed3ec1c12234bca906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4554c214ff3228c84b5b553a1bc2f0c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gae4554c214ff3228c84b5b553a1bc2f0c">DRV8353_CTRL05_DeadTime_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae4554c214ff3228c84b5b553a1bc2f0ca71e3b18deb58a4c448e48dc6a03854f1">DRV8353_DEADTIME_50_NS</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae4554c214ff3228c84b5b553a1bc2f0cab0494f66ff7a3dec6d17fb7a71757e00">DRV8353_DEADTIME_100_NS</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae4554c214ff3228c84b5b553a1bc2f0ca54194afe978d9a0de400f207ae9734fe">DRV8353_DEADTIME_200_NS</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggae4554c214ff3228c84b5b553a1bc2f0ca1c452096358aefe5948327504febf6c6">DRV8353_DEADTIME_400_NS</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:gae4554c214ff3228c84b5b553a1bc2f0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the driver dead time.  <a href="group___d_r_v8353.html#gae4554c214ff3228c84b5b553a1bc2f0c">More...</a><br /></td></tr>
<tr class="separator:gae4554c214ff3228c84b5b553a1bc2f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25dd9f925ffed151d703b9ef838e034"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gac25dd9f925ffed151d703b9ef838e034">DRV8353_CTRL06_SENLevel_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac25dd9f925ffed151d703b9ef838e034a17f037ba7c8e6b0d179dd0fafb006e33">DRV8353_SEN_Lvl_Ocp_0p25</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac25dd9f925ffed151d703b9ef838e034aa855e6d5944ef235f73579672f259465">DRV8353_SEN_Lvl_Ocp_0p50</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac25dd9f925ffed151d703b9ef838e034addda257c09e7b26773d8daedb2f3018c">DRV8353_SEN_Lvl_Ocp_0p75</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#ggac25dd9f925ffed151d703b9ef838e034a8e25d16c342702e60d76826c81fe0237">DRV8353_SEN_Lvl_Ocp_1p00</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:gac25dd9f925ffed151d703b9ef838e034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Sense OCP level.  <a href="group___d_r_v8353.html#gac25dd9f925ffed151d703b9ef838e034">More...</a><br /></td></tr>
<tr class="separator:gac25dd9f925ffed151d703b9ef838e034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55818b3374959285cd22bb84e4264d96"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga55818b3374959285cd22bb84e4264d96">DRV8353_CTRL06_CSAGain_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga55818b3374959285cd22bb84e4264d96ac626606a912baa64efe0620f63e2f7a5">DRV8353_Gain_5VpV</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga55818b3374959285cd22bb84e4264d96a1602f0683a170aac2c247034268ab6b3">DRV8353_Gain_10VpV</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga55818b3374959285cd22bb84e4264d96acc2e5b242cb2bfc7c32fabdea1e71a4d">DRV8353_Gain_20VpV</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8353.html#gga55818b3374959285cd22bb84e4264d96a207aa65bd7a3183db6c2fd9a15358c41">DRV8353_Gain_40VpV</a> = 3
<br />
 }</td></tr>
<tr class="memdesc:ga55818b3374959285cd22bb84e4264d96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the gain of shunt amplifier.  <a href="group___d_r_v8353.html#ga55818b3374959285cd22bb84e4264d96">More...</a><br /></td></tr>
<tr class="separator:ga55818b3374959285cd22bb84e4264d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga57f54b4380efe0ce08f70b3b4093784e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga57f54b4380efe0ce08f70b3b4093784e">DRV8353_init</a> (void *pMemory)</td></tr>
<tr class="memdesc:ga57f54b4380efe0ce08f70b3b4093784e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DRV8353 object.  <a href="group___d_r_v8353.html#ga57f54b4380efe0ce08f70b3b4093784e">More...</a><br /></td></tr>
<tr class="separator:ga57f54b4380efe0ce08f70b3b4093784e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035d1558638479a7ac49ceca2512d3fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___d_r_v8316.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga035d1558638479a7ac49ceca2512d3fb">DRV8353_buildCtrlWord</a> (const <a class="el" href="group___d_r_v8353.html#ga28c08da1bf682fa06123f4db12d75db5">DRV8353_CtrlMode_e</a> ctrlMode, const <a class="el" href="group___d_r_v8353.html#ga8e529817c2f1ea553f2d1b097d9b7e3b">DRV8353_Address_e</a> regAddr, const uint16_t data)</td></tr>
<tr class="memdesc:ga035d1558638479a7ac49ceca2512d3fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds the control word.  <a href="group___d_r_v8353.html#ga035d1558638479a7ac49ceca2512d3fb">More...</a><br /></td></tr>
<tr class="separator:ga035d1558638479a7ac49ceca2512d3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacffd97d929defe93fb97958b38fe365"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaacffd97d929defe93fb97958b38fe365">DRV8353_enable</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle)</td></tr>
<tr class="memdesc:gaacffd97d929defe93fb97958b38fe365"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DRV8353.  <a href="group___d_r_v8353.html#gaacffd97d929defe93fb97958b38fe365">More...</a><br /></td></tr>
<tr class="separator:gaacffd97d929defe93fb97958b38fe365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d192914fa1d72bff5372c113ee4f18f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga9d192914fa1d72bff5372c113ee4f18f">DRV8353_setSPIHandle</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle, uint32_t spiHandle)</td></tr>
<tr class="memdesc:ga9d192914fa1d72bff5372c113ee4f18f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI handle in the DRV8353.  <a href="group___d_r_v8353.html#ga9d192914fa1d72bff5372c113ee4f18f">More...</a><br /></td></tr>
<tr class="separator:ga9d192914fa1d72bff5372c113ee4f18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fceb180652ff2ffa96ee9f87a99725d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga6fceb180652ff2ffa96ee9f87a99725d">DRV8353_setGPIOCSNumber</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle, uint32_t gpioNumber)</td></tr>
<tr class="memdesc:ga6fceb180652ff2ffa96ee9f87a99725d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO number in the DRV8353.  <a href="group___d_r_v8353.html#ga6fceb180652ff2ffa96ee9f87a99725d">More...</a><br /></td></tr>
<tr class="separator:ga6fceb180652ff2ffa96ee9f87a99725d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746ecf98e426109ae0d33f4d7d70ee0b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga746ecf98e426109ae0d33f4d7d70ee0b">DRV8353_setGPIOENNumber</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle, uint32_t gpioNumber)</td></tr>
<tr class="memdesc:ga746ecf98e426109ae0d33f4d7d70ee0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO number in the DRV8353.  <a href="group___d_r_v8353.html#ga746ecf98e426109ae0d33f4d7d70ee0b">More...</a><br /></td></tr>
<tr class="separator:ga746ecf98e426109ae0d33f4d7d70ee0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ff0b3549a9383f8e04d899d15eb358"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga04ff0b3549a9383f8e04d899d15eb358">DRV8353_resetEnableTimeout</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle)</td></tr>
<tr class="memdesc:ga04ff0b3549a9383f8e04d899d15eb358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the enable timeout flag.  <a href="group___d_r_v8353.html#ga04ff0b3549a9383f8e04d899d15eb358">More...</a><br /></td></tr>
<tr class="separator:ga04ff0b3549a9383f8e04d899d15eb358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e27c5234a58a059f7f09c7ec49b9d24"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga4e27c5234a58a059f7f09c7ec49b9d24">DRV8353_resetRxTimeout</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle)</td></tr>
<tr class="memdesc:ga4e27c5234a58a059f7f09c7ec49b9d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the RX fifo timeout flag.  <a href="group___d_r_v8353.html#ga4e27c5234a58a059f7f09c7ec49b9d24">More...</a><br /></td></tr>
<tr class="separator:ga4e27c5234a58a059f7f09c7ec49b9d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f8a5026df821efa547f00abf118319"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaf6f8a5026df821efa547f00abf118319">DRV8353_setupSPI</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle, <a class="el" href="group___d_r_v8353.html#gaa411d7d78d8fe71420374d766027c0af">DRV8353_VARS_t</a> *drv8353Vars)</td></tr>
<tr class="memdesc:gaf6f8a5026df821efa547f00abf118319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the interface to all DRV8353 SPI variables.  <a href="group___d_r_v8353.html#gaf6f8a5026df821efa547f00abf118319">More...</a><br /></td></tr>
<tr class="separator:gaf6f8a5026df821efa547f00abf118319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36af69f5880e48e8c255ec5907b70ab"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gad36af69f5880e48e8c255ec5907b70ab">DRV8353_readSPI</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle, const <a class="el" href="group___d_r_v8353.html#ga8e529817c2f1ea553f2d1b097d9b7e3b">DRV8353_Address_e</a> regAddr)</td></tr>
<tr class="memdesc:gad36af69f5880e48e8c255ec5907b70ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the DRV8353 register.  <a href="group___d_r_v8353.html#gad36af69f5880e48e8c255ec5907b70ab">More...</a><br /></td></tr>
<tr class="separator:gad36af69f5880e48e8c255ec5907b70ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ef83ff10a2558ec7e226ad8a46d631"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#ga25ef83ff10a2558ec7e226ad8a46d631">DRV8353_writeSPI</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle, const <a class="el" href="group___d_r_v8353.html#ga8e529817c2f1ea553f2d1b097d9b7e3b">DRV8353_Address_e</a> regAddr, const uint16_t data)</td></tr>
<tr class="memdesc:ga25ef83ff10a2558ec7e226ad8a46d631"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data to the DRV8353 register.  <a href="group___d_r_v8353.html#ga25ef83ff10a2558ec7e226ad8a46d631">More...</a><br /></td></tr>
<tr class="separator:ga25ef83ff10a2558ec7e226ad8a46d631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dc979ce13ddad40e76fee10bc8369c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gab9dc979ce13ddad40e76fee10bc8369c">DRV8353_writeData</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle, <a class="el" href="group___d_r_v8353.html#gaa411d7d78d8fe71420374d766027c0af">DRV8353_VARS_t</a> *drv8353Vars)</td></tr>
<tr class="memdesc:gab9dc979ce13ddad40e76fee10bc8369c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to the DRV8353 SPI registers.  <a href="group___d_r_v8353.html#gab9dc979ce13ddad40e76fee10bc8369c">More...</a><br /></td></tr>
<tr class="separator:gab9dc979ce13ddad40e76fee10bc8369c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb99ea8ad35b58372c72272a61a67bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8353.html#gaeeb99ea8ad35b58372c72272a61a67bf">DRV8353_readData</a> (<a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> handle, <a class="el" href="group___d_r_v8353.html#gaa411d7d78d8fe71420374d766027c0af">DRV8353_VARS_t</a> *drv8353Vars)</td></tr>
<tr class="memdesc:gaeeb99ea8ad35b58372c72272a61a67bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from the DRV8353 SPI registers.  <a href="group___d_r_v8353.html#gaeeb99ea8ad35b58372c72272a61a67bf">More...</a><br /></td></tr>
<tr class="separator:gaeeb99ea8ad35b58372c72272a61a67bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab34cd2ae54b82f3f7943be2fac05ee50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab34cd2ae54b82f3f7943be2fac05ee50">&#9670;&nbsp;</a></span>DRV8353_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_ADDR_MASK&#160;&#160;&#160;(0x7800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the address mask. </p>

</div>
</div>
<a id="ga93886ac31310e857c6d7fe5c2fbc2ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93886ac31310e857c6d7fe5c2fbc2ce1">&#9670;&nbsp;</a></span>DRV8353_DATA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_DATA_MASK&#160;&#160;&#160;(0x07FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the data mask. </p>

</div>
</div>
<a id="gacb7c2fbe9cebbfc2388aa1e58992417c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb7c2fbe9cebbfc2388aa1e58992417c">&#9670;&nbsp;</a></span>DRV8353_RW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_RW_MASK&#160;&#160;&#160;(0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the R/W mask. </p>

</div>
</div>
<a id="ga19becb9bd1f53f3890c8baaea3611364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19becb9bd1f53f3890c8baaea3611364">&#9670;&nbsp;</a></span>DRV8353_FAULT_TYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_FAULT_TYPE_MASK&#160;&#160;&#160;(0x07FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the R/W mask. </p>

</div>
</div>
<a id="ga7c93b892e61faf46c996224f800994c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c93b892e61faf46c996224f800994c3">&#9670;&nbsp;</a></span>DRV8353_STATUS00_VDS_LC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_VDS_LC_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga48dd1deef018ec6cf32696c327efc510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48dd1deef018ec6cf32696c327efc510">&#9670;&nbsp;</a></span>DRV8353_STATUS00_VDS_HC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_VDS_HC_BITS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf2526fa893b0b7d894730f283597a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf2526fa893b0b7d894730f283597a88">&#9670;&nbsp;</a></span>DRV8353_STATUS00_VDS_LB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_VDS_LB_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98ca318cb9b54233c04e1f01c495fd29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ca318cb9b54233c04e1f01c495fd29">&#9670;&nbsp;</a></span>DRV8353_STATUS00_VDS_HB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_VDS_HB_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad640aac1c18d525291d458a8fd96811b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad640aac1c18d525291d458a8fd96811b">&#9670;&nbsp;</a></span>DRV8353_STATUS00_VDS_LA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_VDS_LA_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c6241d59ba5cd86ff46fd65deb56ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c6241d59ba5cd86ff46fd65deb56ac2">&#9670;&nbsp;</a></span>DRV8353_STATUS00_VDS_HA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_VDS_HA_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga699ec9d9c0985600090a41806e2ed940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga699ec9d9c0985600090a41806e2ed940">&#9670;&nbsp;</a></span>DRV8353_STATUS00_OTSD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_OTSD_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OTSD (Over temperature shutdown) bits in the Status 1 register. </p>

</div>
</div>
<a id="gac3909f9eab3a3a85c81c35fbe34655cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3909f9eab3a3a85c81c35fbe34655cb">&#9670;&nbsp;</a></span>DRV8353_STATUS00_UVLO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_UVLO_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga43c7e2ff24c71f6d1fe467ebc273b5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c7e2ff24c71f6d1fe467ebc273b5fa">&#9670;&nbsp;</a></span>DRV8353_STATUS00_GDF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_GDF_BITS&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab6a3fd79048219543e342c8bd090e3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6a3fd79048219543e342c8bd090e3bc">&#9670;&nbsp;</a></span>DRV8353_STATUS00_VDS_OCP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_VDS_OCP_BITS&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga33b7a004ad0ceaaa538827d14aa37ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33b7a004ad0ceaaa538827d14aa37ed8">&#9670;&nbsp;</a></span>DRV8353_STATUS00_FAULT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS00_FAULT_BITS&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e627ecbee8a1b37e7121e5c90100399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e627ecbee8a1b37e7121e5c90100399">&#9670;&nbsp;</a></span>DRV8353_STATUS01_VGS_LC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_VGS_LC_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the VGS_LC bits in the Status 2 register. </p>

</div>
</div>
<a id="gadaf1f67f5f5ba20163731635ba4fa097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaf1f67f5f5ba20163731635ba4fa097">&#9670;&nbsp;</a></span>DRV8353_STATUS01_VGS_HC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_VGS_HC_BITS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the VGS_HC bits in the Status 2 register. </p>

</div>
</div>
<a id="ga8dc7d0ed66553cbae04845812e9f0bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc7d0ed66553cbae04845812e9f0bb9">&#9670;&nbsp;</a></span>DRV8353_STATUS01_VGS_LB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_VGS_LB_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the VGS_LB bits in the Status 2 register. </p>

</div>
</div>
<a id="gac66edc37ab422ac781a64a7b56247323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac66edc37ab422ac781a64a7b56247323">&#9670;&nbsp;</a></span>DRV8353_STATUS01_VGS_HB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_VGS_HB_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the VGS_HB bits in the Status 2 register. </p>

</div>
</div>
<a id="gad83aa5109de41c507ead809922b9b034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad83aa5109de41c507ead809922b9b034">&#9670;&nbsp;</a></span>DRV8353_STATUS01_VGS_LA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_VGS_LA_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the VGS_LA bits in the Status 2 register. </p>

</div>
</div>
<a id="ga69d96757b8a56e8e52475500ee9388c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69d96757b8a56e8e52475500ee9388c0">&#9670;&nbsp;</a></span>DRV8353_STATUS01_VGS_HA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_VGS_HA_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the VGS_HA bits in the Status 2 register. </p>

</div>
</div>
<a id="gaaf4870f26906b0220b6d4ba93faee9e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf4870f26906b0220b6d4ba93faee9e1">&#9670;&nbsp;</a></span>DRV8353_STATUS01_CPUV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_CPUV_BITS&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CPUV (charge pump undervoltage) bits in the Status 2 register. </p>

</div>
</div>
<a id="gaf7b3800573004701b9b742f3e427e1f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b3800573004701b9b742f3e427e1f2">&#9670;&nbsp;</a></span>DRV8353_STATUS01_OTW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_OTW_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OTW bits in the Status 2 register. </p>

</div>
</div>
<a id="ga1625e9af04a86bc587e90089020abdb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1625e9af04a86bc587e90089020abdb0">&#9670;&nbsp;</a></span>DRV8353_STATUS01_SC_OC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_SC_OC_BITS&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SC_OC bits in the Status 2 register. </p>

</div>
</div>
<a id="ga2f4eeadf076935786175c94b6a3998ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f4eeadf076935786175c94b6a3998ce">&#9670;&nbsp;</a></span>DRV8353_STATUS01_SB_OC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_SB_OC_BITS&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SB_OC bits in the Status 2 register. </p>

</div>
</div>
<a id="ga33a4a300dd2e5b34ee252b1b5d13a79b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33a4a300dd2e5b34ee252b1b5d13a79b">&#9670;&nbsp;</a></span>DRV8353_STATUS01_SA_OC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_STATUS01_SA_OC_BITS&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SA_OC bits in the Status 2 register. </p>

</div>
</div>
<a id="ga23e5d3d1f73a53814d279323dda9eaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23e5d3d1f73a53814d279323dda9eaaa">&#9670;&nbsp;</a></span>DRV8353_CTRL02_CLR_FLT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_CLR_FLT_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CLR_FLT bits in the Control 2 register. </p>

</div>
</div>
<a id="ga0807570aa7c0ab53a77d15e60e693c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0807570aa7c0ab53a77d15e60e693c9a">&#9670;&nbsp;</a></span>DRV8353_CTRL02_BRAKE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_BRAKE_BITS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the BRAKE bits in the Control 2 register. </p>

</div>
</div>
<a id="ga4015ae4faeb6247f020d866edc389f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4015ae4faeb6247f020d866edc389f0f">&#9670;&nbsp;</a></span>DRV8353_CTRL02_COAST_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_COAST_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the COAST bits in the Control 2 register. </p>

</div>
</div>
<a id="gaddac57e649eb54525313fd259f7f89ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddac57e649eb54525313fd259f7f89ac">&#9670;&nbsp;</a></span>DRV8353_CTRL02_PWM1_DIR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_PWM1_DIR_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the 1PWM_DIR bits in the Control 2 register. </p>

</div>
</div>
<a id="gacfb53e591c7a0294d29a3310539396da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfb53e591c7a0294d29a3310539396da">&#9670;&nbsp;</a></span>DRV8353_CTRL02_PWM1_COM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_PWM1_COM_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the 1PWM_COM bits in the Control 2 register. </p>

</div>
</div>
<a id="gac4337f5f2f545f706ca49ab7733fab44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4337f5f2f545f706ca49ab7733fab44">&#9670;&nbsp;</a></span>DRV8353_CTRL02_PWM_MODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_PWM_MODE_BITS&#160;&#160;&#160;(3 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the PWM_MODE bits in the Control 2 register. </p>

</div>
</div>
<a id="gadfef1e03761e8f007096123253c33535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfef1e03761e8f007096123253c33535">&#9670;&nbsp;</a></span>DRV8353_CTRL02_OTW_REP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_OTW_REP_BITS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OTW_REP bits in the Control 2 register. </p>

</div>
</div>
<a id="ga27f419e548abf3199bf4f4066479b8fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f419e548abf3199bf4f4066479b8fc">&#9670;&nbsp;</a></span>DRV8353_CTRL02_DIS_GDF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_DIS_GDF_BITS&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the DIS_GDF bits in the Control 2 register. </p>

</div>
</div>
<a id="ga085d632b1281341ba6a74eb99df72724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085d632b1281341ba6a74eb99df72724">&#9670;&nbsp;</a></span>DRV8353_CTRL02_DIS_CPUV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_DIS_CPUV_BITS&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the DIS_CPUV bits in the Control 2 register. </p>

</div>
</div>
<a id="ga4b401b07b0d2ef77c79c56287947f1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b401b07b0d2ef77c79c56287947f1f6">&#9670;&nbsp;</a></span>DRV8353_CTRL02_RESERVED1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL02_RESERVED1_BITS&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the RESERVED1 bits in the Control 2 register. </p>

</div>
</div>
<a id="ga47cb1534cdac279c809f59277dd11ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47cb1534cdac279c809f59277dd11ba0">&#9670;&nbsp;</a></span>DRV8353_CTRL03_IDRIVEN_HS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL03_IDRIVEN_HS_BITS&#160;&#160;&#160;(15 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the IDRIVEN_HS bits in the Control 3 register. </p>

</div>
</div>
<a id="ga7f52d0a1ae3fa49276db0ffd061fcea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f52d0a1ae3fa49276db0ffd061fcea2">&#9670;&nbsp;</a></span>DRV8353_CTRL03_IDRIVEP_HS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL03_IDRIVEP_HS_BITS&#160;&#160;&#160;(15 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the IDRIVEP_HS bits in the Control 3 register. </p>

</div>
</div>
<a id="ga927be20ca74b51b37183bee6e62e19d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga927be20ca74b51b37183bee6e62e19d6">&#9670;&nbsp;</a></span>DRV8353_CTRL03_LOCK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL03_LOCK_BITS&#160;&#160;&#160;(7 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the LOCK bits in the Control 3 register. </p>

</div>
</div>
<a id="ga4751567b27664ba9422658e0b1a4ea59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4751567b27664ba9422658e0b1a4ea59">&#9670;&nbsp;</a></span>DRV8353_CTRL04_IDRIVEN_LS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL04_IDRIVEN_LS_BITS&#160;&#160;&#160;(15 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the IDRIVEN_LS bits in the Control 4 register. </p>

</div>
</div>
<a id="ga4630f147e3fe32dab3f1b8542c4e2d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4630f147e3fe32dab3f1b8542c4e2d68">&#9670;&nbsp;</a></span>DRV8353_CTRL04_IDRIVEP_LS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL04_IDRIVEP_LS_BITS&#160;&#160;&#160;(15 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the IDRIVEP_LS bits in the Control 4 register. </p>

</div>
</div>
<a id="gadde6ae63fefce3ab2dc160a082f21cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadde6ae63fefce3ab2dc160a082f21cf2">&#9670;&nbsp;</a></span>DRV8353_CTRL04_TDRIVE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL04_TDRIVE_BITS&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TDRIVE bits in the Control 4 register. </p>

</div>
</div>
<a id="ga816cd3e37c6360e8f94c2a9447b54955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga816cd3e37c6360e8f94c2a9447b54955">&#9670;&nbsp;</a></span>DRV8353_CTRL04_CBC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL04_CBC_BITS&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CBC bits in the Control 4 register. </p>

</div>
</div>
<a id="gaf309415f90575ef9530c00cec1fcdade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf309415f90575ef9530c00cec1fcdade">&#9670;&nbsp;</a></span>DRV8353_CTRL05_VDS_LVL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL05_VDS_LVL_BITS&#160;&#160;&#160;(15 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the VDS_LVL bits in the Control 5 register. </p>

</div>
</div>
<a id="ga34f41773c22d1e85dd356400e00df06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34f41773c22d1e85dd356400e00df06f">&#9670;&nbsp;</a></span>DRV8353_CTRL05_OCP_DEG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL05_OCP_DEG_BITS&#160;&#160;&#160;(3 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OCP_DEG bits in the Control 5 register. </p>

</div>
</div>
<a id="ga2e41f890330da6d73e77524853338431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e41f890330da6d73e77524853338431">&#9670;&nbsp;</a></span>DRV8353_CTRL05_OCP_MODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL05_OCP_MODE_BITS&#160;&#160;&#160;(3 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OCP_MODE bits in the Control 5 register. </p>

</div>
</div>
<a id="ga1e2ee1570b544e578db0090d5569a615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e2ee1570b544e578db0090d5569a615">&#9670;&nbsp;</a></span>DRV8353_CTRL05_DEAD_TIME_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL05_DEAD_TIME_BITS&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the DEAD_TIME bits in the Control 5 register. </p>

</div>
</div>
<a id="ga1003d1285da804f7e29f1d72b6ad247f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1003d1285da804f7e29f1d72b6ad247f">&#9670;&nbsp;</a></span>DRV8353_CTRL05_TRETRY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL05_TRETRY_BITS&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TRETRY bits in the Control 5 register. </p>

</div>
</div>
<a id="gaff4f647e74fc0164fd5bee8a874f5799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff4f647e74fc0164fd5bee8a874f5799">&#9670;&nbsp;</a></span>DRV8353_CTRL06_SEN_LVL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL06_SEN_LVL_BITS&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SEN_LVL bits in the Control 6 register. </p>

</div>
</div>
<a id="ga686573c0646db2e5a02d44446898952c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga686573c0646db2e5a02d44446898952c">&#9670;&nbsp;</a></span>DRV8353_CTRL06_CSA_CAL_C_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL06_CSA_CAL_C_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CSA_CAL_C bits in the Control 6 register. </p>

</div>
</div>
<a id="gab8199585d1489e71c67de7334115b869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8199585d1489e71c67de7334115b869">&#9670;&nbsp;</a></span>DRV8353_CTRL06_CSA_CAL_B_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL06_CSA_CAL_B_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CSA_CAL_B bits in the Control 6 register. </p>

</div>
</div>
<a id="ga0ac4df20784090985642bf5e64aa52a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ac4df20784090985642bf5e64aa52a1">&#9670;&nbsp;</a></span>DRV8353_CTRL06_CSA_CAL_A_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL06_CSA_CAL_A_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CSA_CAL_A bits in the Control 6 register. </p>

</div>
</div>
<a id="ga5dfd16a2833cec9f19698265840514b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dfd16a2833cec9f19698265840514b8">&#9670;&nbsp;</a></span>DRV8353_CTRL06_DIS_SEN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL06_DIS_SEN_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the DIS_SEN bits in the Control 6 register. </p>

</div>
</div>
<a id="ga4bf347d1b6f567f01d363577b883e63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bf347d1b6f567f01d363577b883e63d">&#9670;&nbsp;</a></span>DRV8353_CTRL06_CSA_GAIN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL06_CSA_GAIN_BITS&#160;&#160;&#160;(3 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CSA_GAIN bits in the Control 6 register. </p>

</div>
</div>
<a id="ga913e2e4ddcb4c48fc39bd6e7c6aaf035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga913e2e4ddcb4c48fc39bd6e7c6aaf035">&#9670;&nbsp;</a></span>DRV8353_CTRL06_LS_REF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL06_LS_REF_BITS&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the LS_REF bits in the Control 6 register. </p>

</div>
</div>
<a id="gaf295b548535c299bcd4a6a0d9574e66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf295b548535c299bcd4a6a0d9574e66a">&#9670;&nbsp;</a></span>DRV8353_CTRL06_VREF_DIV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL06_VREF_DIV_BITS&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the VREF_DIV bits in the Control 6 register. </p>

</div>
</div>
<a id="gab1f5329859c891c939bfe4f871c1d7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f5329859c891c939bfe4f871c1d7bc">&#9670;&nbsp;</a></span>DRV8353_CTRL06_CSA_FET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL06_CSA_FET_BITS&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CSA_FET bits in the Control 6 register. </p>

</div>
</div>
<a id="ga8fe137f4f2a53bb51027eee41fa2e44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fe137f4f2a53bb51027eee41fa2e44f">&#9670;&nbsp;</a></span>DRV8353_CTRL07_CAL_MODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRV8353_CTRL07_CAL_MODE_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CAL_MODE bits in the Control 7 register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gaa411d7d78d8fe71420374d766027c0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa411d7d78d8fe71420374d766027c0af">&#9670;&nbsp;</a></span>DRV8353_VARS_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html">_DRV8353_VARS_t_</a> <a class="el" href="group___d_r_v8353.html#gaa411d7d78d8fe71420374d766027c0af">DRV8353_VARS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Object for the DRV8353 registers and commands. </p>

</div>
</div>
<a id="ga376beef0f333970a324e8b36a93920a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga376beef0f333970a324e8b36a93920a8">&#9670;&nbsp;</a></span>DRV8353VARS_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html">_DRV8353_VARS_t_</a>* <a class="el" href="group___d_r_v8353.html#ga376beef0f333970a324e8b36a93920a8">DRV8353VARS_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8353_VARS_t handle. </p>

</div>
</div>
<a id="ga95fb5de51df27f5c2ae1681170ca1cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95fb5de51df27f5c2ae1681170ca1cad">&#9670;&nbsp;</a></span>DRV8353_Obj</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___d_r_v8353___obj__.html">_DRV8353_Obj_</a> <a class="el" href="group___d_r_v8353.html#ga95fb5de51df27f5c2ae1681170ca1cad">DRV8353_Obj</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8353 object. </p>

</div>
</div>
<a id="ga9b0f21eb7e7a0fd00df766032d766ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b0f21eb7e7a0fd00df766032d766ea5">&#9670;&nbsp;</a></span>DRV8353_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct___d_r_v8353___obj__.html">_DRV8353_Obj_</a>* <a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8353 handle. </p>

</div>
</div>
<a id="ga67d1ffcb4e7f19db61b07009040c55ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67d1ffcb4e7f19db61b07009040c55ef">&#9670;&nbsp;</a></span>DRV_Word_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint16_t <a class="el" href="group___d_r_v8316.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the DRV8353 Word type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga28c08da1bf682fa06123f4db12d75db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28c08da1bf682fa06123f4db12d75db5">&#9670;&nbsp;</a></span>DRV8353_CtrlMode_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga28c08da1bf682fa06123f4db12d75db5">DRV8353_CtrlMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the R/W modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga28c08da1bf682fa06123f4db12d75db5a6250ee3991b7a8033a043906e54e535f"></a>DRV8353_CTRLMODE_WRITE&#160;</td><td class="fielddoc"><p>Write Mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga28c08da1bf682fa06123f4db12d75db5a24bdbac153f6e1fccc42956dc31b3dc0"></a>DRV8353_CTRLMODE_READ&#160;</td><td class="fielddoc"><p>Read Mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8e529817c2f1ea553f2d1b097d9b7e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e529817c2f1ea553f2d1b097d9b7e3b">&#9670;&nbsp;</a></span>DRV8353_Address_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga8e529817c2f1ea553f2d1b097d9b7e3b">DRV8353_Address_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the register addresses. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8e529817c2f1ea553f2d1b097d9b7e3ba62614fb70df88a61d27eccc49e1f3f9d"></a>DRV8353_ADDRESS_STATUS_0&#160;</td><td class="fielddoc"><p>Status Register 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e529817c2f1ea553f2d1b097d9b7e3ba34a97757d70dd42e7277fbe7aec7452e"></a>DRV8353_ADDRESS_STATUS_1&#160;</td><td class="fielddoc"><p>Status Register 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e529817c2f1ea553f2d1b097d9b7e3ba02f36ee5d4d3e7ab84e3d7191298eeb9"></a>DRV8353_ADDRESS_CONTROL_2&#160;</td><td class="fielddoc"><p>Control Register 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e529817c2f1ea553f2d1b097d9b7e3ba098fb3af5bd6c7cdcc1c8f92365e83f9"></a>DRV8353_ADDRESS_CONTROL_3&#160;</td><td class="fielddoc"><p>Control Register 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e529817c2f1ea553f2d1b097d9b7e3ba5d7cfb07ad14be1f35f06a89bd7dbd10"></a>DRV8353_ADDRESS_CONTROL_4&#160;</td><td class="fielddoc"><p>Control Register 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e529817c2f1ea553f2d1b097d9b7e3ba60bffc9368fa3821129ce33bee163e07"></a>DRV8353_ADDRESS_CONTROL_5&#160;</td><td class="fielddoc"><p>Control Register 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e529817c2f1ea553f2d1b097d9b7e3ba88ede095a8533e8b86e794d826c42738"></a>DRV8353_ADDRESS_CONTROL_6&#160;</td><td class="fielddoc"><p>Control Register 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8e529817c2f1ea553f2d1b097d9b7e3ba42808d6b26851c67a112e8730b89d311"></a>DRV8353_ADDRESS_CONTROL_7&#160;</td><td class="fielddoc"><p>Control Register 7. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae5b518e58f048156c68f58f77501921a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b518e58f048156c68f58f77501921a">&#9670;&nbsp;</a></span>DRV8353_STATUS00_WarningWatchdog_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#gae5b518e58f048156c68f58f77501921a">DRV8353_STATUS00_WarningWatchdog_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Status 0 register, faults. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aa46c8adae1cef8365b12b2e5793a5ae0b"></a>DRV8353_VDS_LC&#160;</td><td class="fielddoc"><p>VDS overcurrent fault on C low-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aa4f160600f3e509e541756041f2182fdf"></a>DRV8353_VDS_HC&#160;</td><td class="fielddoc"><p>VDS overcurrent fault on C high-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aa54475da65067115b8b3c8adc8078e75e"></a>DRV8353_VDS_LB&#160;</td><td class="fielddoc"><p>VDS overcurrent fault on B low-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aa2ad4a39eb69ec5c534922bb61cc1c908"></a>DRV8353_VDS_HB&#160;</td><td class="fielddoc"><p>VDS overcurrent fault on B high-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aaa4656d9d077a6b16131ccefdcc4d6f36"></a>DRV8353_VDS_LA&#160;</td><td class="fielddoc"><p>VDS overcurrent fault on A low-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aa4d27ac8cf20e26e4f49da87819bf8929"></a>DRV8353_VDS_HA&#160;</td><td class="fielddoc"><p>VDS overcurrent fault on A high-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aabb9ffd2b5181b5f7bd78b9d3f078939b"></a>DRV8353_OTSD&#160;</td><td class="fielddoc"><p>Overtemperature shutdown. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aac020473b1e5554a3bcebc8b604a1a0a4"></a>DRV8353_UVLO&#160;</td><td class="fielddoc"><p>Undervoltage lockout fault condition. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aaa06386bbd7638c3008fe386b49305261"></a>DRV8353_GDF&#160;</td><td class="fielddoc"><p>Gate driver fault condition. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aad14d233fbcdcdf46e899fa6c4334a44f"></a>DRV8353_VDS_OCP&#160;</td><td class="fielddoc"><p>VDS monitor overcurrent fault condition. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae5b518e58f048156c68f58f77501921aa6960f2920224d509fcdbbb10587c2dfa"></a>DRV8353_FAULT&#160;</td><td class="fielddoc"><p>FAULT type, 0-Warning, 1-Latched. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga001e572919cdd9253f0f2f8ea33c3995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga001e572919cdd9253f0f2f8ea33c3995">&#9670;&nbsp;</a></span>DRV8353_STATUS01_OvVdsFaults_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga001e572919cdd9253f0f2f8ea33c3995">DRV8353_STATUS01_OvVdsFaults_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Status 1 register, OV/VDS faults. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995a1aee34e7e327ad0bcc24d2341b60a6ba"></a>DRV8353_VGS_LC&#160;</td><td class="fielddoc"><p>VGS gate drive fault on C low-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995a87395bcc6d5d6a41c14bfaac5422a036"></a>DRV8353_VGS_HC&#160;</td><td class="fielddoc"><p>VGS gate drive fault on C high-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995a964cd044170a49b4edb48b8bd5fb03b0"></a>DRV8353_VGS_LB&#160;</td><td class="fielddoc"><p>VGS gate drive fault on B low-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995aa55358873bb41c49e83bf56db02ab121"></a>DRV8353_VGS_HB&#160;</td><td class="fielddoc"><p>VGS gate drive fault on B high-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995a0b9c520ffc78790ef0f7664d4b1a6c47"></a>DRV8353_VGS_LA&#160;</td><td class="fielddoc"><p>VGS gate drive fault on A low-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995abb8f10f017b560dd493e934769088eb6"></a>DRV8353_VGS_HA&#160;</td><td class="fielddoc"><p>VGS gate drive fault on A high-side MOSFET. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995a20da56d77f52918e8af7367cbc4ccf15"></a>DRV8353_CPUV&#160;</td><td class="fielddoc"><p>charge pump undervoltage fault </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995a058fd53a5cc3eccb507354a49f8cdfa4"></a>DRV8353_OTW&#160;</td><td class="fielddoc"><p>overtemperature warning </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995a3fb49f9c2343a1c3526c3428e6ce527d"></a>DRV8353_SC_OC&#160;</td><td class="fielddoc"><p>overcurrent on phase C </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995a11cc14d6ac03069d8225531892024214"></a>DRV8353_SB_OC&#160;</td><td class="fielddoc"><p>overcurrent on phase B </p>
</td></tr>
<tr><td class="fieldname"><a id="gga001e572919cdd9253f0f2f8ea33c3995a4ab964f912a41c83b76b7f868d478a0e"></a>DRV8353_SA_OC&#160;</td><td class="fielddoc"><p>overcurrent on phase A </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7fe626649a30a5a171ac308e24c67a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fe626649a30a5a171ac308e24c67a14">&#9670;&nbsp;</a></span>DRV8353_CTRL02_PWMMode_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga7fe626649a30a5a171ac308e24c67a14">DRV8353_CTRL02_PWMMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the driver PWM mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7fe626649a30a5a171ac308e24c67a14a734f84c7d03a0e0c970cc2da4db4f89b"></a>DRV8353_PWMMODE_6&#160;</td><td class="fielddoc"><p>PWM_MODE = 6 inputs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7fe626649a30a5a171ac308e24c67a14a0f35482bc627e788c478d84726a6fb89"></a>DRV8353_PWMMODE_3&#160;</td><td class="fielddoc"><p>PWM_MODE = 3 inputs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7fe626649a30a5a171ac308e24c67a14aea016a0e5fd4ba19ce56e0df6035b5ae"></a>DRV8353_PWMMODE_1&#160;</td><td class="fielddoc"><p>PWM_MODE = 1 input. </p>
</td></tr>
</table>

</div>
</div>
<a id="gac0559ae55b7d1ac12da9e02a7f46f548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0559ae55b7d1ac12da9e02a7f46f548">&#9670;&nbsp;</a></span>DRV8353_CTRL03_PeakSourCurHS_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#gac0559ae55b7d1ac12da9e02a7f46f548">DRV8353_CTRL03_PeakSourCurHS_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the high side gate drive peak source current; gate currents not consistent with DS. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548ae1ceb6724a24333daf6433f7aff2e2f0"></a>DRV8353_ISOUR_HS_0P010_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.010A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a755ab49ff53223c986b02cd2fd9a9fe4"></a>DRV8353_ISOUR_HS_0P030_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.030A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a340003454249b1f4ce5b54387084c80f"></a>DRV8353_ISOUR_HS_0P060_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.060A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a15b79dbed427894dbe856443fa128356"></a>DRV8353_ISOUR_HS_0P080_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.080A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a1eeea920cf11556cd7c390e6a478a784"></a>DRV8353_ISOUR_HS_0P120_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.120A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a429b6800adda27db25520bf9eb174387"></a>DRV8353_ISOUR_HS_0P140_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.140A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a1f8ad672c16bba4d719d8b75d63fe725"></a>DRV8353_ISOUR_HS_0P170_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.170A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548af6f1b6f6eab8be2b0195c911e1e45428"></a>DRV8353_ISOUR_HS_0P190_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.190A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a87346413d4905d1c27ae767d11e26727"></a>DRV8353_ISOUR_HS_0P260_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.260A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a71989419e7354239f320325a8fdb9579"></a>DRV8353_ISOUR_HS_0P330_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.330A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548aee2e5928ed7243428889696adbbf593f"></a>DRV8353_ISOUR_HS_0P370_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.370A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548aed096cd201b377b9c69a8802a3c7eec4"></a>DRV8353_ISOUR_HS_0P440_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.440A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548af1f64e9efa0ff2e895e30b0b3426a41d"></a>DRV8353_ISOUR_HS_0P570_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.570A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548ace4618042b05e148e7e872baa19acac1"></a>DRV8353_ISOUR_HS_0P680_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.680A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a5d5be595967453cb94aa74e38b833f50"></a>DRV8353_ISOUR_HS_0P820_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 0.820A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac0559ae55b7d1ac12da9e02a7f46f548a6f0ed1d6993fd0e9ec0b3b9cc20e90b0"></a>DRV8353_ISOUR_HS_1P000_A&#160;</td><td class="fielddoc"><p>IDRIVEP_HS = 1.000A. </p>
</td></tr>
</table>

</div>
</div>
<a id="gad943198293047b5b7db11f9dbb2c0a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad943198293047b5b7db11f9dbb2c0a74">&#9670;&nbsp;</a></span>DRV8353_CTRL03_PeakSinkCurHS_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#gad943198293047b5b7db11f9dbb2c0a74">DRV8353_CTRL03_PeakSinkCurHS_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the high side gate drive peak sink current; gate currents not consistent with DS. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74a7fb90ea09a2b5611626f2575ef7a7a58"></a>DRV8353_ISINK_HS_0P020_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.020A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74af08acff8d316f7d9e14a891934f8cfd1"></a>DRV8353_ISINK_HS_0P060_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.060A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74ab839627d7cd9261a19f3674e99babb5d"></a>DRV8353_ISINK_HS_0P120_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.120A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74a4b29378773c8c200f6d03d680e4279f1"></a>DRV8353_ISINK_HS_0P160_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.160A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74aac0a5fa1ebc6d48ddb17f4dd11e4b3c0"></a>DRV8353_ISINK_HS_0P240_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.240A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74adc1b3550da4554cf3dba2d9f7ef98525"></a>DRV8353_ISINK_HS_0P280_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.280A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74ad9212512992eaae6bf2aedac64d8f41a"></a>DRV8353_ISINK_HS_0P340_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.340A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74a6dd7f08370c356616b4a7aff4e3fb3c5"></a>DRV8353_ISINK_HS_0P380_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.380A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74ae6adeab38f4b197a920698bdede4c984"></a>DRV8353_ISINK_HS_0P520_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.520A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74abbfeb4540709b0dedfc49cc67e397a81"></a>DRV8353_ISINK_HS_0P660_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.660A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74a271fdccb3170bb272fd0fcfb463800c2"></a>DRV8353_ISINK_HS_0P740_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.740A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74ac49dad7c98d4c84b06aa2c6927ca4566"></a>DRV8353_ISINK_HS_0P880_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 0.880A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74a92622854a33da6c960af1ca6e9dd9edb"></a>DRV8353_ISINK_HS_1P140_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 1.140A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74a5ab589d67b47766cbd13efcf54c110a7"></a>DRV8353_ISINK_HS_1P360_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 1.360A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74a080edabee759f838a3298175a6df8178"></a>DRV8353_ISINK_HS_1P640_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 1.640A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad943198293047b5b7db11f9dbb2c0a74a486b3ea6a175166b01650d4d71e488cf"></a>DRV8353_ISINK_HS_2P000_A&#160;</td><td class="fielddoc"><p>IDRIVEN_HS = 2.000A. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2f166c34cf61d167d700850a54eb6ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f166c34cf61d167d700850a54eb6ddf">&#9670;&nbsp;</a></span>DRV8353_CTRL03_Lock_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga2f166c34cf61d167d700850a54eb6ddf">DRV8353_CTRL03_Lock_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the high side and low side gate drive peak source time; adapt timings to DRV8353. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2f166c34cf61d167d700850a54eb6ddfa74e85adfe394dc67caf03d90733ce8c7"></a>DRV8353_LOCK_UNLOCK&#160;</td><td class="fielddoc"><p>Unlock settings. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f166c34cf61d167d700850a54eb6ddfa393e8ae3833945866a751082707d81dd"></a>DRV8353_LOCK_LOCK&#160;</td><td class="fielddoc"><p>Lock settings. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2a38d071633e0ffea838aada232e493a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a38d071633e0ffea838aada232e493a">&#9670;&nbsp;</a></span>DRV8353_CTRL04_PeakTime_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga2a38d071633e0ffea838aada232e493a">DRV8353_CTRL04_PeakTime_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the high side and low side gate drive peak source time; adapt timings to DRV8353. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2a38d071633e0ffea838aada232e493aa3fb364d6521317f20980d4fee29f86c7"></a>DRV8353_TSOUR_500_NS&#160;</td><td class="fielddoc"><p>TDRIVE = 500ns. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2a38d071633e0ffea838aada232e493aa4671db935987c011097253b4e0207a8d"></a>DRV8353_TSOUR_1000_NS&#160;</td><td class="fielddoc"><p>TDRIVE = 1000ns. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2a38d071633e0ffea838aada232e493aa64f2a5242f6bd942e231460015d309c5"></a>DRV8353_TSOUR_2000_NS&#160;</td><td class="fielddoc"><p>TDRIVE = 2000ns. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2a38d071633e0ffea838aada232e493aa1bfc0aefb32f8731286b3d9e83fd9529"></a>DRV8353_TSOUR_4000_NS&#160;</td><td class="fielddoc"><p>TDRIVE = 4000ns. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6f1aa0a8d47a4d34db908734d7b18c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f1aa0a8d47a4d34db908734d7b18c55">&#9670;&nbsp;</a></span>DRV8353_CTRL04_PeakSourCurLS_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga6f1aa0a8d47a4d34db908734d7b18c55">DRV8353_CTRL04_PeakSourCurLS_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the low side gate drive peak source current; adapt current ratings. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a4b296108a2dba7616800c8417f138dc9"></a>DRV8353_ISOUR_LS_0P010_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.010A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55ac2add97f5d219f2f4412f1135a7e66aa"></a>DRV8353_ISOUR_LS_0P030_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.030A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55adef9ac535afeebd1ddb1b495a22e5ba4"></a>DRV8353_ISOUR_LS_0P060_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.060A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a089437682f81d09ae868c89cf5c4a7f5"></a>DRV8353_ISOUR_LS_0P080_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.080A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55ae4fd71324b6ff7f135ada75c7d58f45a"></a>DRV8353_ISOUR_LS_0P120_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.120A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a02c388c0ecef0b96341210d76dbdcbb5"></a>DRV8353_ISOUR_LS_0P140_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.140A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a558ba68e2c6a47461b3f4e107c83a6ee"></a>DRV8353_ISOUR_LS_0P170_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.170A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a4eba576573efd0baa54550f8c0ae928d"></a>DRV8353_ISOUR_LS_0P190_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.190A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a518bce95acd7df7fa96166c3819a2491"></a>DRV8353_ISOUR_LS_0P260_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.260A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a3c68886a7825734a811ba1a4f9882bb1"></a>DRV8353_ISOUR_LS_0P330_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.330A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a96da9bd9bb51c5e9fe591f253448afc1"></a>DRV8353_ISOUR_LS_0P370_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.370A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a95c559d535adf1dc2df4c817001aa650"></a>DRV8353_ISOUR_LS_0P440_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.440A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55abdf75accd5950daf9242ae48b9f4bd5c"></a>DRV8353_ISOUR_LS_0P570_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.570A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a0c6d3917c9e7cf7f4e76ef422780d85c"></a>DRV8353_ISOUR_LS_0P680_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.680A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a80a4212ff9d12a14b8b0b41aae3899d9"></a>DRV8353_ISOUR_LS_0P820_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 0.820A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6f1aa0a8d47a4d34db908734d7b18c55a6087e512fda5decc1164983291142777"></a>DRV8353_ISOUR_LS_1P000_A&#160;</td><td class="fielddoc"><p>IDRIVEP_LS = 1.000A. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae65386007df0523cfc81cc58c08517db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae65386007df0523cfc81cc58c08517db">&#9670;&nbsp;</a></span>DRV8353_CTRL04_PeakSinkCurLS_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#gae65386007df0523cfc81cc58c08517db">DRV8353_CTRL04_PeakSinkCurLS_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the low side gate drive peak sink current; adapt current ratings. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dba6b2be7b6b4209e459686e4643e180b82"></a>DRV8353_ISINK_LS_0P020_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.020A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dbab8cf2dcc740881746ee9ac91fb439db3"></a>DRV8353_ISINK_LS_0P060_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.060A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dbadce6e29416555c3fbc4c679384e44cdd"></a>DRV8353_ISINK_LS_0P120_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.120A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dba8709a1b40a52cb27bd6d5a58ec91ec63"></a>DRV8353_ISINK_LS_0P160_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.160A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dba347b92c194dee87fddf167d4bd4f6ce4"></a>DRV8353_ISINK_LS_0P240_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.240A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dbab194bf200d053e0577c5ad64be245ccb"></a>DRV8353_ISINK_LS_0P280_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.280A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dba9c91950cdfe245032749789b4c8a7095"></a>DRV8353_ISINK_LS_0P340_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.340A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dbae2b0aa0f759489d0b33b69ce76867186"></a>DRV8353_ISINK_LS_0P380_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.380A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dba75b8b9a6159984c8ef0a4f44d6bd1eb2"></a>DRV8353_ISINK_LS_0P520_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.520A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dbad105a90bc9a9fbf19816d733b426f2c5"></a>DRV8353_ISINK_LS_0P660_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.660A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dbab93019f45cb89ccb64635bd110fbacbc"></a>DRV8353_ISINK_LS_0P740_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.740A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dba770d386ad46d66bde53255553e0bbac7"></a>DRV8353_ISINK_LS_0P880_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 0.880A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dbaa6182921fe06fd6568251e940a6601a5"></a>DRV8353_ISINK_LS_1P140_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 1.140A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dba68c26a36174393b85094e06094019829"></a>DRV8353_ISINK_LS_1P360_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 1.360A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dbaf9c35f6c5f6e509cc42d0109f2a6ec1d"></a>DRV8353_ISINK_LS_1P640_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 1.640A. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae65386007df0523cfc81cc58c08517dba50782bd5daf55d1e514f66ea3991c149"></a>DRV8353_ISINK_LS_2P000_A&#160;</td><td class="fielddoc"><p>IDRIVEN_LS = 2.000A. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga01e11d9db21b8c4d19963dfe62331e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e11d9db21b8c4d19963dfe62331e7b">&#9670;&nbsp;</a></span>DRV8353_CTRL05_VDSLVL_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga01e11d9db21b8c4d19963dfe62331e7b">DRV8353_CTRL05_VDSLVL_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the VDS comparator threshold. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba4e43577fcdd336882505bceb7d76ea8e"></a>DRV8353_VDS_LEVEL_0P060_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.060V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7bad6e5210525aed2e8692e561db859590f"></a>DRV8353_VDS_LEVEL_0P130_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.130V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba8316c6d1f70958f5541d81cb4fe17768"></a>DRV8353_VDS_LEVEL_0P200_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.200V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7baa4154d892d14e85db9278bce52328234"></a>DRV8353_VDS_LEVEL_0P260_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.260V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba791b1f6275c35127177c76784ec3c85a"></a>DRV8353_VDS_LEVEL_0P310_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.310V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba75ce6046e5742680298e81ede3bdb21f"></a>DRV8353_VDS_LEVEL_0P450_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.450V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba05a20760d528efe2308f9f7baa967f2c"></a>DRV8353_VDS_LEVEL_0P530_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.530V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba08738b9d52fcc3a01331e3220871dc7d"></a>DRV8353_VDS_LEVEL_0P600_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.600V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7bacf9fdb3a2357fbbe15dab620c9ef2ace"></a>DRV8353_VDS_LEVEL_0P680_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.680V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba848a86de9cff3eb0f81f2769b3ac4a2a"></a>DRV8353_VDS_LEVEL_0P750_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.750V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba8a86de0e92b857216ee41ce37608f007"></a>DRV8353_VDS_LEVEL_0P940_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 0.940V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba69f667cb60ab2ceaa6b1ae843161850f"></a>DRV8353_VDS_LEVEL_1P130_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 1.130V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7babfa81f724eef4049132a33e003c87c04"></a>DRV8353_VDS_LEVEL_1P300_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 1.300V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7bab313edbba87f4e05e9978980746bf590"></a>DRV8353_VDS_LEVEL_1P500_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 1.500V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba2120e5c1ebb1f50b5440f35d2351f91f"></a>DRV8353_VDS_LEVEL_1P700_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 1.700V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga01e11d9db21b8c4d19963dfe62331e7ba237f4fbb78c55571e2f69b8755786951"></a>DRV8353_VDS_LEVEL_1P880_V&#160;</td><td class="fielddoc"><p>VDS_LEVEL = 1.880V. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae0f0ad5bcad2bd3554c700025504c3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0f0ad5bcad2bd3554c700025504c3bc">&#9670;&nbsp;</a></span>DRV8353_CTRL05_OcpDeg_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#gae0f0ad5bcad2bd3554c700025504c3bc">DRV8353_CTRL05_OcpDeg_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the OCP/VDS sense deglitch time; adapt deglitch time comments. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae0f0ad5bcad2bd3554c700025504c3bcad8e4d9c17e1c0f04da8036c3a1c74f3f"></a>DRV8353_VDSDEG_2_US&#160;</td><td class="fielddoc"><p>OCP_DEG = 2us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0f0ad5bcad2bd3554c700025504c3bca2b945c898986de7ef700c67dc88d9886"></a>DRV8353_VDSDEG_4_US&#160;</td><td class="fielddoc"><p>OCP_DEG = 4us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0f0ad5bcad2bd3554c700025504c3bca189bd66e9acf478be8e0e63a381c12c5"></a>DRV8353_VDSDEG_6_US&#160;</td><td class="fielddoc"><p>OCP_DEG = 6us. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae0f0ad5bcad2bd3554c700025504c3bca75296fe388cb72ce13a2597a57de30ce"></a>DRV8353_VDSDEG_8_US&#160;</td><td class="fielddoc"><p>OCP_DEG = 8us. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga18918cb9ad2febed3ec1c12234bca906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18918cb9ad2febed3ec1c12234bca906">&#9670;&nbsp;</a></span>DRV8353_CTRL05_OcpMode_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga18918cb9ad2febed3ec1c12234bca906">DRV8353_CTRL05_OcpMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the OCP report mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga18918cb9ad2febed3ec1c12234bca906a9fcf1047ba7d4af8e124343117752ca5"></a>DRV8353_LATCHED_SHUTDOWN&#160;</td><td class="fielddoc"><p>OCP_MODE = Latched fault. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga18918cb9ad2febed3ec1c12234bca906a91b9f346a38ecf57173685f321dabb6d"></a>DRV8353_AUTOMATIC_RETRY&#160;</td><td class="fielddoc"><p>OCP_MODE = Automatic Retry. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga18918cb9ad2febed3ec1c12234bca906a16ed7d4d32bfa4e29d900ae65f0674ea"></a>DRV8353_REPORT_ONLY&#160;</td><td class="fielddoc"><p>OCP_MODE = Report only. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga18918cb9ad2febed3ec1c12234bca906abc8ef0cac3f4fd84dc26548c7fa48604"></a>DRV8353_DISABLE_OCP&#160;</td><td class="fielddoc"><p>OCP_MODE = Disabled. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae4554c214ff3228c84b5b553a1bc2f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4554c214ff3228c84b5b553a1bc2f0c">&#9670;&nbsp;</a></span>DRV8353_CTRL05_DeadTime_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#gae4554c214ff3228c84b5b553a1bc2f0c">DRV8353_CTRL05_DeadTime_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the driver dead time. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae4554c214ff3228c84b5b553a1bc2f0ca71e3b18deb58a4c448e48dc6a03854f1"></a>DRV8353_DEADTIME_50_NS&#160;</td><td class="fielddoc"><p>DEAD_TIME = 50ns. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae4554c214ff3228c84b5b553a1bc2f0cab0494f66ff7a3dec6d17fb7a71757e00"></a>DRV8353_DEADTIME_100_NS&#160;</td><td class="fielddoc"><p>DEAD_TIME = 100ns. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae4554c214ff3228c84b5b553a1bc2f0ca54194afe978d9a0de400f207ae9734fe"></a>DRV8353_DEADTIME_200_NS&#160;</td><td class="fielddoc"><p>DEAD_TIME = 200ns. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae4554c214ff3228c84b5b553a1bc2f0ca1c452096358aefe5948327504febf6c6"></a>DRV8353_DEADTIME_400_NS&#160;</td><td class="fielddoc"><p>DEAD_TIME = 400ns. </p>
</td></tr>
</table>

</div>
</div>
<a id="gac25dd9f925ffed151d703b9ef838e034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25dd9f925ffed151d703b9ef838e034">&#9670;&nbsp;</a></span>DRV8353_CTRL06_SENLevel_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#gac25dd9f925ffed151d703b9ef838e034">DRV8353_CTRL06_SENLevel_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the Sense OCP level. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac25dd9f925ffed151d703b9ef838e034a17f037ba7c8e6b0d179dd0fafb006e33"></a>DRV8353_SEN_Lvl_Ocp_0p25&#160;</td><td class="fielddoc"><p>SEN_LVL = 0.25V. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac25dd9f925ffed151d703b9ef838e034aa855e6d5944ef235f73579672f259465"></a>DRV8353_SEN_Lvl_Ocp_0p50&#160;</td><td class="fielddoc"><p>SEN_LVL = 0.50V. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac25dd9f925ffed151d703b9ef838e034addda257c09e7b26773d8daedb2f3018c"></a>DRV8353_SEN_Lvl_Ocp_0p75&#160;</td><td class="fielddoc"><p>SEN_LVL = 0.75V. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac25dd9f925ffed151d703b9ef838e034a8e25d16c342702e60d76826c81fe0237"></a>DRV8353_SEN_Lvl_Ocp_1p00&#160;</td><td class="fielddoc"><p>SEN_LVL = 1.00V. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga55818b3374959285cd22bb84e4264d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55818b3374959285cd22bb84e4264d96">&#9670;&nbsp;</a></span>DRV8353_CTRL06_CSAGain_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_r_v8353.html#ga55818b3374959285cd22bb84e4264d96">DRV8353_CTRL06_CSAGain_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration for the gain of shunt amplifier. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga55818b3374959285cd22bb84e4264d96ac626606a912baa64efe0620f63e2f7a5"></a>DRV8353_Gain_5VpV&#160;</td><td class="fielddoc"><p>GAIN_CSA = 5V/V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga55818b3374959285cd22bb84e4264d96a1602f0683a170aac2c247034268ab6b3"></a>DRV8353_Gain_10VpV&#160;</td><td class="fielddoc"><p>GAIN_CSA = 10V/V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga55818b3374959285cd22bb84e4264d96acc2e5b242cb2bfc7c32fabdea1e71a4d"></a>DRV8353_Gain_20VpV&#160;</td><td class="fielddoc"><p>GAIN_CSA = 20V/V. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga55818b3374959285cd22bb84e4264d96a207aa65bd7a3183db6c2fd9a15358c41"></a>DRV8353_Gain_40VpV&#160;</td><td class="fielddoc"><p>GAIN_CSA = 40V/V. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga57f54b4380efe0ce08f70b3b4093784e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57f54b4380efe0ce08f70b3b4093784e">&#9670;&nbsp;</a></span>DRV8353_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a> DRV8353_init </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>pMemory</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DRV8353 object. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pMemory</td><td>A pointer to the memory for the DRV8353 object </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">numBytes</td><td>The number of bytes allocated for the DRV8353 object, bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The DRV8353 object handle </dd></dl>

</div>
</div>
<a id="ga035d1558638479a7ac49ceca2512d3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga035d1558638479a7ac49ceca2512d3fb">&#9670;&nbsp;</a></span>DRV8353_buildCtrlWord()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group___d_r_v8316.html#ga67d1ffcb4e7f19db61b07009040c55ef">DRV_Word_t</a> DRV8353_buildCtrlWord </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8353.html#ga28c08da1bf682fa06123f4db12d75db5">DRV8353_CtrlMode_e</a>&#160;</td>
          <td class="paramname"><em>ctrlMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8353.html#ga8e529817c2f1ea553f2d1b097d9b7e3b">DRV8353_Address_e</a>&#160;</td>
          <td class="paramname"><em>regAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Builds the control word. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ctrlMode</td><td>The control mode </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regName</td><td>The register name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>The data </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The control word </dd></dl>

<p class="reference">References <a class="el" href="group___d_r_v8353.html#ga93886ac31310e857c6d7fe5c2fbc2ce1">DRV8353_DATA_MASK</a>.</p>

</div>
</div>
<a id="gaacffd97d929defe93fb97958b38fe365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacffd97d929defe93fb97958b38fe365">&#9670;&nbsp;</a></span>DRV8353_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8353_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the DRV8353. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9d192914fa1d72bff5372c113ee4f18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d192914fa1d72bff5372c113ee4f18f">&#9670;&nbsp;</a></span>DRV8353_setSPIHandle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8353_setSPIHandle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spiHandle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the SPI handle in the DRV8353. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The SPI handle to use </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6fceb180652ff2ffa96ee9f87a99725d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fceb180652ff2ffa96ee9f87a99725d">&#9670;&nbsp;</a></span>DRV8353_setGPIOCSNumber()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8353_setGPIOCSNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>gpioNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the GPIO number in the DRV8353. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpioHandle</td><td>The GPIO number to use </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga746ecf98e426109ae0d33f4d7d70ee0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga746ecf98e426109ae0d33f4d7d70ee0b">&#9670;&nbsp;</a></span>DRV8353_setGPIOENNumber()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8353_setGPIOENNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>gpioNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the GPIO number in the DRV8353. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">gpioHandle</td><td>The GPIO number to use </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga04ff0b3549a9383f8e04d899d15eb358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04ff0b3549a9383f8e04d899d15eb358">&#9670;&nbsp;</a></span>DRV8353_resetEnableTimeout()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DRV8353_resetEnableTimeout </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the enable timeout flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">References <a class="el" href="struct___d_r_v8353___obj__.html#a81f6f4d7a82cc7fd096450c307330f8f">_DRV8353_Obj_::enableTimeOut</a>.</p>

</div>
</div>
<a id="ga4e27c5234a58a059f7f09c7ec49b9d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e27c5234a58a059f7f09c7ec49b9d24">&#9670;&nbsp;</a></span>DRV8353_resetRxTimeout()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DRV8353_resetRxTimeout </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resets the RX fifo timeout flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
  </table>
  </dd>
</dl>

<p class="reference">References <a class="el" href="struct___d_r_v8353___obj__.html#a7e94d7428b95c235cd78e8b5a8df1526">_DRV8353_Obj_::rxTimeOut</a>.</p>

</div>
</div>
<a id="gaf6f8a5026df821efa547f00abf118319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6f8a5026df821efa547f00abf118319">&#9670;&nbsp;</a></span>DRV8353_setupSPI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8353_setupSPI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#gaa411d7d78d8fe71420374d766027c0af">DRV8353_VARS_t</a> *&#160;</td>
          <td class="paramname"><em>drv8353Vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the interface to all DRV8353 SPI variables. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad36af69f5880e48e8c255ec5907b70ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad36af69f5880e48e8c255ec5907b70ab">&#9670;&nbsp;</a></span>DRV8353_readSPI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DRV8353_readSPI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8353.html#ga8e529817c2f1ea553f2d1b097d9b7e3b">DRV8353_Address_e</a>&#160;</td>
          <td class="paramname"><em>regAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads data from the DRV8353 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regAddr</td><td>The register address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data value </dd></dl>

</div>
</div>
<a id="ga25ef83ff10a2558ec7e226ad8a46d631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25ef83ff10a2558ec7e226ad8a46d631">&#9670;&nbsp;</a></span>DRV8353_writeSPI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8353_writeSPI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___d_r_v8353.html#ga8e529817c2f1ea553f2d1b097d9b7e3b">DRV8353_Address_e</a>&#160;</td>
          <td class="paramname"><em>regAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes data to the DRV8353 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regAddr</td><td>The register name </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>The data value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab9dc979ce13ddad40e76fee10bc8369c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9dc979ce13ddad40e76fee10bc8369c">&#9670;&nbsp;</a></span>DRV8353_writeData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8353_writeData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#gaa411d7d78d8fe71420374d766027c0af">DRV8353_VARS_t</a> *&#160;</td>
          <td class="paramname"><em>drv8353Vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to the DRV8353 SPI registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">drv8353Vars</td><td>The (DRV8353_VARS_t) structure that contains all DRV8353 Status/Control register options </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaeeb99ea8ad35b58372c72272a61a67bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeb99ea8ad35b58372c72272a61a67bf">&#9670;&nbsp;</a></span>DRV8353_readData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRV8353_readData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#ga9b0f21eb7e7a0fd00df766032d766ea5">DRV8353_Handle</a>&#160;</td>
          <td class="paramname"><em>handle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_r_v8353.html#gaa411d7d78d8fe71420374d766027c0af">DRV8353_VARS_t</a> *&#160;</td>
          <td class="paramname"><em>drv8353Vars</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read from the DRV8353 SPI registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">handle</td><td>The DRV8353 handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">drv8353Vars</td><td>The (DRV8353_VARS_t) structure that contains all DRV8353 Status/Control register options </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
