
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                      Premise(F2)
	S3= ICache[addr]={28,rS,rT,rD,0,2}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={28,rS,rT,rD,0,2}                           ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={28,rS,rT,rD,0,2}                           Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={28,rS,rT,rD,0,2}                         Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={28,rS,rT,rD,0,2}                             Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={28,rS,rT,rD,0,2}                         ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={28,rS,rT,rD,0,2}                              IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                     IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlLo=0                                               Premise(F38)
	S61= CtrlIR_MEM=0                                           Premise(F39)
	S62= CtrlIR_DMMU1=0                                         Premise(F40)
	S63= CtrlIR_WB=0                                            Premise(F41)
	S64= CtrlA_MEM=0                                            Premise(F42)
	S65= CtrlA_WB=0                                             Premise(F43)
	S66= CtrlB_MEM=0                                            Premise(F44)
	S67= CtrlB_WB=0                                             Premise(F45)
	S68= CtrlIR_DMMU2=0                                         Premise(F46)
	S69= GPR[rS]=a                                              Premise(F47)
	S70= GPR[rT]=b                                              Premise(F48)

ID	S71= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S72= PC.Out=addr+4                                          PC-Out(S44)
	S73= PC.CIA=addr                                            PC-Out(S45)
	S74= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S75= IR_ID.Out={28,rS,rT,rD,0,2}                            IR-Out(S52)
	S76= IR_ID.Out31_26=28                                      IR-Out(S52)
	S77= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S78= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S79= IR_ID.Out15_11=rD                                      IR-Out(S52)
	S80= IR_ID.Out10_6=0                                        IR-Out(S52)
	S81= IR_ID.Out5_0=2                                         IR-Out(S52)
	S82= IR_ID.Out=>FU.IR_ID                                    Premise(F76)
	S83= FU.IR_ID={28,rS,rT,rD,0,2}                             Path(S75,S82)
	S84= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F77)
	S85= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F78)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F79)
	S87= CU_ID.Op=28                                            Path(S76,S86)
	S88= CU_ID.Func=alu_and                                     CU_ID(S87)
	S89= IR_ID.Out25_21=>GPR.RReg1                              Premise(F80)
	S90= GPR.RReg1=rS                                           Path(S77,S89)
	S91= GPR.Rdata1=a                                           GPR-Read(S90,S69)
	S92= IR_ID.Out20_16=>GPR.RReg2                              Premise(F81)
	S93= GPR.RReg2=rT                                           Path(S78,S92)
	S94= GPR.Rdata2=b                                           GPR-Read(S93,S70)
	S95= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F82)
	S96= CU_ID.IRFunc=2                                         Path(S81,S95)
	S97= GPR.Rdata1=>FU.InID1                                   Premise(F83)
	S98= FU.InID1=a                                             Path(S91,S97)
	S99= FU.OutID1=FU(a)                                        FU-Forward(S98)
	S100= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F84)
	S101= FU.InID1_RReg=rS                                      Path(S77,S100)
	S102= FU.OutID1=>A_EX.In                                    Premise(F85)
	S103= A_EX.In=FU(a)                                         Path(S99,S102)
	S104= GPR.Rdata2=>FU.InID2                                  Premise(F86)
	S105= FU.InID2=b                                            Path(S94,S104)
	S106= FU.OutID2=FU(b)                                       FU-Forward(S105)
	S107= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F87)
	S108= FU.InID2_RReg=rT                                      Path(S78,S107)
	S109= FU.OutID2=>B_EX.In                                    Premise(F88)
	S110= B_EX.In=FU(b)                                         Path(S106,S109)
	S111= IR_ID.Out=>IR_EX.In                                   Premise(F89)
	S112= IR_EX.In={28,rS,rT,rD,0,2}                            Path(S75,S111)
	S113= FU.Halt_ID=>CU_ID.Halt                                Premise(F90)
	S114= FU.Bub_ID=>CU_ID.Bub                                  Premise(F91)
	S115= CtrlASIDIn=0                                          Premise(F92)
	S116= CtrlCP0=0                                             Premise(F93)
	S117= CP0[ASID]=pid                                         CP0-Hold(S38,S116)
	S118= CtrlEPCIn=0                                           Premise(F94)
	S119= CtrlExCodeIn=0                                        Premise(F95)
	S120= CtrlIMMU=0                                            Premise(F96)
	S121= CtrlPC=0                                              Premise(F97)
	S122= CtrlPCInc=0                                           Premise(F98)
	S123= PC[CIA]=addr                                          PC-Hold(S45,S122)
	S124= PC[Out]=addr+4                                        PC-Hold(S44,S121,S122)
	S125= CtrlIAddrReg=0                                        Premise(F99)
	S126= CtrlICache=0                                          Premise(F100)
	S127= ICache[addr]={28,rS,rT,rD,0,2}                        ICache-Hold(S48,S126)
	S128= CtrlIR_IMMU=0                                         Premise(F101)
	S129= CtrlICacheReg=0                                       Premise(F102)
	S130= CtrlIR_ID=0                                           Premise(F103)
	S131= [IR_ID]={28,rS,rT,rD,0,2}                             IR_ID-Hold(S52,S130)
	S132= CtrlIMem=0                                            Premise(F104)
	S133= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                    IMem-Hold(S54,S132)
	S134= CtrlIRMux=0                                           Premise(F105)
	S135= CtrlGPR=0                                             Premise(F106)
	S136= GPR[rS]=a                                             GPR-Hold(S69,S135)
	S137= GPR[rT]=b                                             GPR-Hold(S70,S135)
	S138= CtrlA_EX=1                                            Premise(F107)
	S139= [A_EX]=FU(a)                                          A_EX-Write(S103,S138)
	S140= CtrlB_EX=1                                            Premise(F108)
	S141= [B_EX]=FU(b)                                          B_EX-Write(S110,S140)
	S142= CtrlIR_EX=1                                           Premise(F109)
	S143= [IR_EX]={28,rS,rT,rD,0,2}                             IR_EX-Write(S112,S142)
	S144= CtrlLo=0                                              Premise(F110)
	S145= CtrlIR_MEM=0                                          Premise(F111)
	S146= CtrlIR_DMMU1=0                                        Premise(F112)
	S147= CtrlIR_WB=0                                           Premise(F113)
	S148= CtrlA_MEM=0                                           Premise(F114)
	S149= CtrlA_WB=0                                            Premise(F115)
	S150= CtrlB_MEM=0                                           Premise(F116)
	S151= CtrlB_WB=0                                            Premise(F117)
	S152= CtrlIR_DMMU2=0                                        Premise(F118)

EX	S153= CP0.ASID=pid                                          CP0-Read-ASID(S117)
	S154= PC.CIA=addr                                           PC-Out(S123)
	S155= PC.CIA31_28=addr[31:28]                               PC-Out(S123)
	S156= PC.Out=addr+4                                         PC-Out(S124)
	S157= IR_ID.Out={28,rS,rT,rD,0,2}                           IR-Out(S131)
	S158= IR_ID.Out31_26=28                                     IR-Out(S131)
	S159= IR_ID.Out25_21=rS                                     IR-Out(S131)
	S160= IR_ID.Out20_16=rT                                     IR-Out(S131)
	S161= IR_ID.Out15_11=rD                                     IR-Out(S131)
	S162= IR_ID.Out10_6=0                                       IR-Out(S131)
	S163= IR_ID.Out5_0=2                                        IR-Out(S131)
	S164= A_EX.Out=FU(a)                                        A_EX-Out(S139)
	S165= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S139)
	S166= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S139)
	S167= B_EX.Out=FU(b)                                        B_EX-Out(S141)
	S168= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S141)
	S169= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S141)
	S170= IR_EX.Out={28,rS,rT,rD,0,2}                           IR_EX-Out(S143)
	S171= IR_EX.Out31_26=28                                     IR_EX-Out(S143)
	S172= IR_EX.Out25_21=rS                                     IR_EX-Out(S143)
	S173= IR_EX.Out20_16=rT                                     IR_EX-Out(S143)
	S174= IR_EX.Out15_11=rD                                     IR_EX-Out(S143)
	S175= IR_EX.Out10_6=0                                       IR_EX-Out(S143)
	S176= IR_EX.Out5_0=2                                        IR_EX-Out(S143)
	S177= IR_EX.Out=>FU.IR_EX                                   Premise(F119)
	S178= FU.IR_EX={28,rS,rT,rD,0,2}                            Path(S170,S177)
	S179= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F120)
	S180= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F121)
	S181= IR_EX.Out31_26=>CU_EX.Op                              Premise(F122)
	S182= CU_EX.Op=28                                           Path(S171,S181)
	S183= CU_EX.Func=alu_and                                    CU_EX(S182)
	S184= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F123)
	S185= CU_EX.IRFunc=2                                        Path(S176,S184)
	S186= A_EX.Out=>MDU.A                                       Premise(F124)
	S187= MDU.A=FU(a)                                           Path(S164,S186)
	S188= B_EX.Out=>MDU.B                                       Premise(F125)
	S189= MDU.B=FU(b)                                           Path(S167,S188)
	S190= MDU.Func=6'b000001                                    Premise(F126)
	S191= MDU.lo=(FU(a)×FU(b))[31:0]                            MDU(S187,S189)
	S192= MDU.hi=(FU(a)×FU(b))[63:32]                           MDU(S187,S189)
	S193= MDU.CMP=Compare0(FU(a)×FU(b))                         MDU(S187,S189)
	S194= MDU.OV=OverFlow(FU(a)×FU(b))                          MDU(S187,S189)
	S195= MDU.lo=>Lo.In                                         Premise(F127)
	S196= Lo.In=(FU(a)×FU(b))[31:0]                             Path(S191,S195)
	S197= MDU.lo=>FU.InEX                                       Premise(F128)
	S198= FU.InEX=(FU(a)×FU(b))[31:0]                           Path(S191,S197)
	S199= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F129)
	S200= FU.InEX_WReg=rD                                       Path(S174,S199)
	S201= IR_EX.Out=>IR_MEM.In                                  Premise(F130)
	S202= IR_MEM.In={28,rS,rT,rD,0,2}                           Path(S170,S201)
	S203= CtrlASIDIn=0                                          Premise(F131)
	S204= CtrlCP0=0                                             Premise(F132)
	S205= CP0[ASID]=pid                                         CP0-Hold(S117,S204)
	S206= CtrlEPCIn=0                                           Premise(F133)
	S207= CtrlExCodeIn=0                                        Premise(F134)
	S208= CtrlIMMU=0                                            Premise(F135)
	S209= CtrlPC=0                                              Premise(F136)
	S210= CtrlPCInc=0                                           Premise(F137)
	S211= PC[CIA]=addr                                          PC-Hold(S123,S210)
	S212= PC[Out]=addr+4                                        PC-Hold(S124,S209,S210)
	S213= CtrlIAddrReg=0                                        Premise(F138)
	S214= CtrlICache=0                                          Premise(F139)
	S215= ICache[addr]={28,rS,rT,rD,0,2}                        ICache-Hold(S127,S214)
	S216= CtrlIR_IMMU=0                                         Premise(F140)
	S217= CtrlICacheReg=0                                       Premise(F141)
	S218= CtrlIR_ID=0                                           Premise(F142)
	S219= [IR_ID]={28,rS,rT,rD,0,2}                             IR_ID-Hold(S131,S218)
	S220= CtrlIMem=0                                            Premise(F143)
	S221= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                    IMem-Hold(S133,S220)
	S222= CtrlIRMux=0                                           Premise(F144)
	S223= CtrlGPR=0                                             Premise(F145)
	S224= GPR[rS]=a                                             GPR-Hold(S136,S223)
	S225= GPR[rT]=b                                             GPR-Hold(S137,S223)
	S226= CtrlA_EX=0                                            Premise(F146)
	S227= [A_EX]=FU(a)                                          A_EX-Hold(S139,S226)
	S228= CtrlB_EX=0                                            Premise(F147)
	S229= [B_EX]=FU(b)                                          B_EX-Hold(S141,S228)
	S230= CtrlIR_EX=0                                           Premise(F148)
	S231= [IR_EX]={28,rS,rT,rD,0,2}                             IR_EX-Hold(S143,S230)
	S232= CtrlLo=1                                              Premise(F149)
	S233= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Write(S196,S232)
	S234= CtrlIR_MEM=1                                          Premise(F150)
	S235= [IR_MEM]={28,rS,rT,rD,0,2}                            IR_MEM-Write(S202,S234)
	S236= CtrlIR_DMMU1=0                                        Premise(F151)
	S237= CtrlIR_WB=0                                           Premise(F152)
	S238= CtrlA_MEM=0                                           Premise(F153)
	S239= CtrlA_WB=0                                            Premise(F154)
	S240= CtrlB_MEM=0                                           Premise(F155)
	S241= CtrlB_WB=0                                            Premise(F156)
	S242= CtrlIR_DMMU2=0                                        Premise(F157)

MEM	S243= CP0.ASID=pid                                          CP0-Read-ASID(S205)
	S244= PC.CIA=addr                                           PC-Out(S211)
	S245= PC.CIA31_28=addr[31:28]                               PC-Out(S211)
	S246= PC.Out=addr+4                                         PC-Out(S212)
	S247= IR_ID.Out={28,rS,rT,rD,0,2}                           IR-Out(S219)
	S248= IR_ID.Out31_26=28                                     IR-Out(S219)
	S249= IR_ID.Out25_21=rS                                     IR-Out(S219)
	S250= IR_ID.Out20_16=rT                                     IR-Out(S219)
	S251= IR_ID.Out15_11=rD                                     IR-Out(S219)
	S252= IR_ID.Out10_6=0                                       IR-Out(S219)
	S253= IR_ID.Out5_0=2                                        IR-Out(S219)
	S254= A_EX.Out=FU(a)                                        A_EX-Out(S227)
	S255= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S227)
	S256= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S227)
	S257= B_EX.Out=FU(b)                                        B_EX-Out(S229)
	S258= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S229)
	S259= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S229)
	S260= IR_EX.Out={28,rS,rT,rD,0,2}                           IR_EX-Out(S231)
	S261= IR_EX.Out31_26=28                                     IR_EX-Out(S231)
	S262= IR_EX.Out25_21=rS                                     IR_EX-Out(S231)
	S263= IR_EX.Out20_16=rT                                     IR_EX-Out(S231)
	S264= IR_EX.Out15_11=rD                                     IR_EX-Out(S231)
	S265= IR_EX.Out10_6=0                                       IR_EX-Out(S231)
	S266= IR_EX.Out5_0=2                                        IR_EX-Out(S231)
	S267= Lo.Out=(FU(a)×FU(b))[31:0]                            Lo-Out(S233)
	S268= Lo.Out1_0={(FU(a)×FU(b))[31:0]}[1:0]                  Lo-Out(S233)
	S269= Lo.Out4_0={(FU(a)×FU(b))[31:0]}[4:0]                  Lo-Out(S233)
	S270= IR_MEM.Out={28,rS,rT,rD,0,2}                          IR_MEM-Out(S235)
	S271= IR_MEM.Out31_26=28                                    IR_MEM-Out(S235)
	S272= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S235)
	S273= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S235)
	S274= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S235)
	S275= IR_MEM.Out10_6=0                                      IR_MEM-Out(S235)
	S276= IR_MEM.Out5_0=2                                       IR_MEM-Out(S235)
	S277= IR_MEM.Out=>FU.IR_MEM                                 Premise(F158)
	S278= FU.IR_MEM={28,rS,rT,rD,0,2}                           Path(S270,S277)
	S279= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F159)
	S280= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F160)
	S281= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F161)
	S282= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F162)
	S283= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F163)
	S284= CU_MEM.Op=28                                          Path(S271,S283)
	S285= CU_MEM.Func=alu_and                                   CU_MEM(S284)
	S286= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F164)
	S287= CU_MEM.IRFunc=2                                       Path(S276,S286)
	S288= IR_MEM.Out=>IR_DMMU1.In                               Premise(F165)
	S289= IR_DMMU1.In={28,rS,rT,rD,0,2}                         Path(S270,S288)
	S290= IR_MEM.Out=>IR_WB.In                                  Premise(F166)
	S291= IR_WB.In={28,rS,rT,rD,0,2}                            Path(S270,S290)
	S292= A_MEM.Out=>A_WB.In                                    Premise(F167)
	S293= B_MEM.Out=>B_WB.In                                    Premise(F168)
	S294= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F169)
	S295= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F170)
	S296= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F171)
	S297= FU.InMEM_WReg=rD                                      Path(S274,S296)
	S298= CtrlASIDIn=0                                          Premise(F172)
	S299= CtrlCP0=0                                             Premise(F173)
	S300= CP0[ASID]=pid                                         CP0-Hold(S205,S299)
	S301= CtrlEPCIn=0                                           Premise(F174)
	S302= CtrlExCodeIn=0                                        Premise(F175)
	S303= CtrlIMMU=0                                            Premise(F176)
	S304= CtrlPC=0                                              Premise(F177)
	S305= CtrlPCInc=0                                           Premise(F178)
	S306= PC[CIA]=addr                                          PC-Hold(S211,S305)
	S307= PC[Out]=addr+4                                        PC-Hold(S212,S304,S305)
	S308= CtrlIAddrReg=0                                        Premise(F179)
	S309= CtrlICache=0                                          Premise(F180)
	S310= ICache[addr]={28,rS,rT,rD,0,2}                        ICache-Hold(S215,S309)
	S311= CtrlIR_IMMU=0                                         Premise(F181)
	S312= CtrlICacheReg=0                                       Premise(F182)
	S313= CtrlIR_ID=0                                           Premise(F183)
	S314= [IR_ID]={28,rS,rT,rD,0,2}                             IR_ID-Hold(S219,S313)
	S315= CtrlIMem=0                                            Premise(F184)
	S316= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                    IMem-Hold(S221,S315)
	S317= CtrlIRMux=0                                           Premise(F185)
	S318= CtrlGPR=0                                             Premise(F186)
	S319= GPR[rS]=a                                             GPR-Hold(S224,S318)
	S320= GPR[rT]=b                                             GPR-Hold(S225,S318)
	S321= CtrlA_EX=0                                            Premise(F187)
	S322= [A_EX]=FU(a)                                          A_EX-Hold(S227,S321)
	S323= CtrlB_EX=0                                            Premise(F188)
	S324= [B_EX]=FU(b)                                          B_EX-Hold(S229,S323)
	S325= CtrlIR_EX=0                                           Premise(F189)
	S326= [IR_EX]={28,rS,rT,rD,0,2}                             IR_EX-Hold(S231,S325)
	S327= CtrlLo=0                                              Premise(F190)
	S328= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Hold(S233,S327)
	S329= CtrlIR_MEM=0                                          Premise(F191)
	S330= [IR_MEM]={28,rS,rT,rD,0,2}                            IR_MEM-Hold(S235,S329)
	S331= CtrlIR_DMMU1=1                                        Premise(F192)
	S332= [IR_DMMU1]={28,rS,rT,rD,0,2}                          IR_DMMU1-Write(S289,S331)
	S333= CtrlIR_WB=1                                           Premise(F193)
	S334= [IR_WB]={28,rS,rT,rD,0,2}                             IR_WB-Write(S291,S333)
	S335= CtrlA_MEM=0                                           Premise(F194)
	S336= CtrlA_WB=1                                            Premise(F195)
	S337= CtrlB_MEM=0                                           Premise(F196)
	S338= CtrlB_WB=1                                            Premise(F197)
	S339= CtrlIR_DMMU2=0                                        Premise(F198)

WB	S340= CP0.ASID=pid                                          CP0-Read-ASID(S300)
	S341= PC.CIA=addr                                           PC-Out(S306)
	S342= PC.CIA31_28=addr[31:28]                               PC-Out(S306)
	S343= PC.Out=addr+4                                         PC-Out(S307)
	S344= IR_ID.Out={28,rS,rT,rD,0,2}                           IR-Out(S314)
	S345= IR_ID.Out31_26=28                                     IR-Out(S314)
	S346= IR_ID.Out25_21=rS                                     IR-Out(S314)
	S347= IR_ID.Out20_16=rT                                     IR-Out(S314)
	S348= IR_ID.Out15_11=rD                                     IR-Out(S314)
	S349= IR_ID.Out10_6=0                                       IR-Out(S314)
	S350= IR_ID.Out5_0=2                                        IR-Out(S314)
	S351= A_EX.Out=FU(a)                                        A_EX-Out(S322)
	S352= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S322)
	S353= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S322)
	S354= B_EX.Out=FU(b)                                        B_EX-Out(S324)
	S355= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S324)
	S356= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S324)
	S357= IR_EX.Out={28,rS,rT,rD,0,2}                           IR_EX-Out(S326)
	S358= IR_EX.Out31_26=28                                     IR_EX-Out(S326)
	S359= IR_EX.Out25_21=rS                                     IR_EX-Out(S326)
	S360= IR_EX.Out20_16=rT                                     IR_EX-Out(S326)
	S361= IR_EX.Out15_11=rD                                     IR_EX-Out(S326)
	S362= IR_EX.Out10_6=0                                       IR_EX-Out(S326)
	S363= IR_EX.Out5_0=2                                        IR_EX-Out(S326)
	S364= Lo.Out=(FU(a)×FU(b))[31:0]                            Lo-Out(S328)
	S365= Lo.Out1_0={(FU(a)×FU(b))[31:0]}[1:0]                  Lo-Out(S328)
	S366= Lo.Out4_0={(FU(a)×FU(b))[31:0]}[4:0]                  Lo-Out(S328)
	S367= IR_MEM.Out={28,rS,rT,rD,0,2}                          IR_MEM-Out(S330)
	S368= IR_MEM.Out31_26=28                                    IR_MEM-Out(S330)
	S369= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S330)
	S370= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S330)
	S371= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S330)
	S372= IR_MEM.Out10_6=0                                      IR_MEM-Out(S330)
	S373= IR_MEM.Out5_0=2                                       IR_MEM-Out(S330)
	S374= IR_DMMU1.Out={28,rS,rT,rD,0,2}                        IR_DMMU1-Out(S332)
	S375= IR_DMMU1.Out31_26=28                                  IR_DMMU1-Out(S332)
	S376= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S332)
	S377= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S332)
	S378= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S332)
	S379= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S332)
	S380= IR_DMMU1.Out5_0=2                                     IR_DMMU1-Out(S332)
	S381= IR_WB.Out={28,rS,rT,rD,0,2}                           IR-Out(S334)
	S382= IR_WB.Out31_26=28                                     IR-Out(S334)
	S383= IR_WB.Out25_21=rS                                     IR-Out(S334)
	S384= IR_WB.Out20_16=rT                                     IR-Out(S334)
	S385= IR_WB.Out15_11=rD                                     IR-Out(S334)
	S386= IR_WB.Out10_6=0                                       IR-Out(S334)
	S387= IR_WB.Out5_0=2                                        IR-Out(S334)
	S388= IR_WB.Out=>FU.IR_WB                                   Premise(F270)
	S389= FU.IR_WB={28,rS,rT,rD,0,2}                            Path(S381,S388)
	S390= IR_WB.Out31_26=>CU_WB.Op                              Premise(F271)
	S391= CU_WB.Op=28                                           Path(S382,S390)
	S392= CU_WB.Func=alu_and                                    CU_WB(S391)
	S393= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F272)
	S394= CU_WB.IRFunc=2                                        Path(S387,S393)
	S395= Lo.Out=>GPR.WData                                     Premise(F273)
	S396= GPR.WData=(FU(a)×FU(b))[31:0]                         Path(S364,S395)
	S397= Lo.Out=>FU.InWB                                       Premise(F274)
	S398= FU.InWB=(FU(a)×FU(b))[31:0]                           Path(S364,S397)
	S399= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F275)
	S400= FU.InWB_WReg=rD                                       Path(S385,S399)
	S401= IR_WB.Out15_11=>GPR.WReg                              Premise(F276)
	S402= GPR.WReg=rD                                           Path(S385,S401)
	S403= CtrlASIDIn=0                                          Premise(F277)
	S404= CtrlCP0=0                                             Premise(F278)
	S405= CP0[ASID]=pid                                         CP0-Hold(S300,S404)
	S406= CtrlEPCIn=0                                           Premise(F279)
	S407= CtrlExCodeIn=0                                        Premise(F280)
	S408= CtrlIMMU=0                                            Premise(F281)
	S409= CtrlPC=0                                              Premise(F282)
	S410= CtrlPCInc=0                                           Premise(F283)
	S411= PC[CIA]=addr                                          PC-Hold(S306,S410)
	S412= PC[Out]=addr+4                                        PC-Hold(S307,S409,S410)
	S413= CtrlIAddrReg=0                                        Premise(F284)
	S414= CtrlICache=0                                          Premise(F285)
	S415= ICache[addr]={28,rS,rT,rD,0,2}                        ICache-Hold(S310,S414)
	S416= CtrlIR_IMMU=0                                         Premise(F286)
	S417= CtrlICacheReg=0                                       Premise(F287)
	S418= CtrlIR_ID=0                                           Premise(F288)
	S419= [IR_ID]={28,rS,rT,rD,0,2}                             IR_ID-Hold(S314,S418)
	S420= CtrlIMem=0                                            Premise(F289)
	S421= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                    IMem-Hold(S316,S420)
	S422= CtrlIRMux=0                                           Premise(F290)
	S423= CtrlGPR=1                                             Premise(F291)
	S424= GPR[rD]=(FU(a)×FU(b))[31:0]                           GPR-Write(S402,S396,S423)
	S425= CtrlA_EX=0                                            Premise(F292)
	S426= [A_EX]=FU(a)                                          A_EX-Hold(S322,S425)
	S427= CtrlB_EX=0                                            Premise(F293)
	S428= [B_EX]=FU(b)                                          B_EX-Hold(S324,S427)
	S429= CtrlIR_EX=0                                           Premise(F294)
	S430= [IR_EX]={28,rS,rT,rD,0,2}                             IR_EX-Hold(S326,S429)
	S431= CtrlLo=0                                              Premise(F295)
	S432= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Hold(S328,S431)
	S433= CtrlIR_MEM=0                                          Premise(F296)
	S434= [IR_MEM]={28,rS,rT,rD,0,2}                            IR_MEM-Hold(S330,S433)
	S435= CtrlIR_DMMU1=0                                        Premise(F297)
	S436= [IR_DMMU1]={28,rS,rT,rD,0,2}                          IR_DMMU1-Hold(S332,S435)
	S437= CtrlIR_WB=0                                           Premise(F298)
	S438= [IR_WB]={28,rS,rT,rD,0,2}                             IR_WB-Hold(S334,S437)
	S439= CtrlA_MEM=0                                           Premise(F299)
	S440= CtrlA_WB=0                                            Premise(F300)
	S441= CtrlB_MEM=0                                           Premise(F301)
	S442= CtrlB_WB=0                                            Premise(F302)
	S443= CtrlIR_DMMU2=0                                        Premise(F303)

POST	S405= CP0[ASID]=pid                                         CP0-Hold(S300,S404)
	S411= PC[CIA]=addr                                          PC-Hold(S306,S410)
	S412= PC[Out]=addr+4                                        PC-Hold(S307,S409,S410)
	S415= ICache[addr]={28,rS,rT,rD,0,2}                        ICache-Hold(S310,S414)
	S419= [IR_ID]={28,rS,rT,rD,0,2}                             IR_ID-Hold(S314,S418)
	S421= IMem[{pid,addr}]={28,rS,rT,rD,0,2}                    IMem-Hold(S316,S420)
	S424= GPR[rD]=(FU(a)×FU(b))[31:0]                           GPR-Write(S402,S396,S423)
	S426= [A_EX]=FU(a)                                          A_EX-Hold(S322,S425)
	S428= [B_EX]=FU(b)                                          B_EX-Hold(S324,S427)
	S430= [IR_EX]={28,rS,rT,rD,0,2}                             IR_EX-Hold(S326,S429)
	S432= [Lo]=(FU(a)×FU(b))[31:0]                              Lo-Hold(S328,S431)
	S434= [IR_MEM]={28,rS,rT,rD,0,2}                            IR_MEM-Hold(S330,S433)
	S436= [IR_DMMU1]={28,rS,rT,rD,0,2}                          IR_DMMU1-Hold(S332,S435)
	S438= [IR_WB]={28,rS,rT,rD,0,2}                             IR_WB-Hold(S334,S437)

