{"vcs1":{"timestamp_begin":1745908522.914999204, "rt":0.60, "ut":0.15, "st":0.04}}
{"vcselab":{"timestamp_begin":1745908523.565197064, "rt":0.41, "ut":0.14, "st":0.02}}
{"link":{"timestamp_begin":1745908524.028814967, "rt":0.40, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745908522.669642639}
{"VCS_COMP_START_TIME": 1745908522.669642639}
{"VCS_COMP_END_TIME": 1745908524.519791925}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 261800}}
{"vcselab": {"peak_mem": 140060}}
