
Zadanie_Zaliczeniowe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e454  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  0800e658  0800e658  0000f658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb2c  0800eb2c  00010370  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eb2c  0800eb2c  0000fb2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb34  0800eb34  00010370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb34  0800eb34  0000fb34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eb38  0800eb38  0000fb38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000230  20000000  0800eb3c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000230  0800ed6c  00010230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002d0  0800ee0c  000102d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000095c  20000370  0800eeac  00010370  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000ccc  0800eeac  00010ccc  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00010370  2**0
                  CONTENTS, READONLY
 14 .debug_info   00020758  00000000  00000000  0001039e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003f08  00000000  00000000  00030af6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ab8  00000000  00000000  00034a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000014f0  00000000  00000000  000364b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002c680  00000000  00000000  000379a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00020f95  00000000  00000000  00064028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010bd55  00000000  00000000  00084fbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00190d12  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000084c8  00000000  00000000  00190d58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000072  00000000  00000000  00199220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000370 	.word	0x20000370
 800021c:	00000000 	.word	0x00000000
 8000220:	0800e63c 	.word	0x0800e63c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000374 	.word	0x20000374
 800023c:	0800e63c 	.word	0x0800e63c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9c0 	b.w	8000a00 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	468e      	mov	lr, r1
 8000710:	4604      	mov	r4, r0
 8000712:	4688      	mov	r8, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d962      	bls.n	80007e4 <__udivmoddi4+0xdc>
 800071e:	fab2 f682 	clz	r6, r2
 8000722:	b14e      	cbz	r6, 8000738 <__udivmoddi4+0x30>
 8000724:	f1c6 0320 	rsb	r3, r6, #32
 8000728:	fa01 f806 	lsl.w	r8, r1, r6
 800072c:	fa20 f303 	lsr.w	r3, r0, r3
 8000730:	40b7      	lsls	r7, r6
 8000732:	ea43 0808 	orr.w	r8, r3, r8
 8000736:	40b4      	lsls	r4, r6
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	fa1f fc87 	uxth.w	ip, r7
 8000740:	fbb8 f1fe 	udiv	r1, r8, lr
 8000744:	0c23      	lsrs	r3, r4, #16
 8000746:	fb0e 8811 	mls	r8, lr, r1, r8
 800074a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800074e:	fb01 f20c 	mul.w	r2, r1, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d909      	bls.n	800076a <__udivmoddi4+0x62>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f101 30ff 	add.w	r0, r1, #4294967295
 800075c:	f080 80ea 	bcs.w	8000934 <__udivmoddi4+0x22c>
 8000760:	429a      	cmp	r2, r3
 8000762:	f240 80e7 	bls.w	8000934 <__udivmoddi4+0x22c>
 8000766:	3902      	subs	r1, #2
 8000768:	443b      	add	r3, r7
 800076a:	1a9a      	subs	r2, r3, r2
 800076c:	b2a3      	uxth	r3, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800077a:	fb00 fc0c 	mul.w	ip, r0, ip
 800077e:	459c      	cmp	ip, r3
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x8e>
 8000782:	18fb      	adds	r3, r7, r3
 8000784:	f100 32ff 	add.w	r2, r0, #4294967295
 8000788:	f080 80d6 	bcs.w	8000938 <__udivmoddi4+0x230>
 800078c:	459c      	cmp	ip, r3
 800078e:	f240 80d3 	bls.w	8000938 <__udivmoddi4+0x230>
 8000792:	443b      	add	r3, r7
 8000794:	3802      	subs	r0, #2
 8000796:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079a:	eba3 030c 	sub.w	r3, r3, ip
 800079e:	2100      	movs	r1, #0
 80007a0:	b11d      	cbz	r5, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40f3      	lsrs	r3, r6
 80007a4:	2200      	movs	r2, #0
 80007a6:	e9c5 3200 	strd	r3, r2, [r5]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d905      	bls.n	80007be <__udivmoddi4+0xb6>
 80007b2:	b10d      	cbz	r5, 80007b8 <__udivmoddi4+0xb0>
 80007b4:	e9c5 0100 	strd	r0, r1, [r5]
 80007b8:	2100      	movs	r1, #0
 80007ba:	4608      	mov	r0, r1
 80007bc:	e7f5      	b.n	80007aa <__udivmoddi4+0xa2>
 80007be:	fab3 f183 	clz	r1, r3
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d146      	bne.n	8000854 <__udivmoddi4+0x14c>
 80007c6:	4573      	cmp	r3, lr
 80007c8:	d302      	bcc.n	80007d0 <__udivmoddi4+0xc8>
 80007ca:	4282      	cmp	r2, r0
 80007cc:	f200 8105 	bhi.w	80009da <__udivmoddi4+0x2d2>
 80007d0:	1a84      	subs	r4, r0, r2
 80007d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007d6:	2001      	movs	r0, #1
 80007d8:	4690      	mov	r8, r2
 80007da:	2d00      	cmp	r5, #0
 80007dc:	d0e5      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007de:	e9c5 4800 	strd	r4, r8, [r5]
 80007e2:	e7e2      	b.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	f000 8090 	beq.w	800090a <__udivmoddi4+0x202>
 80007ea:	fab2 f682 	clz	r6, r2
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	f040 80a4 	bne.w	800093c <__udivmoddi4+0x234>
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	0c03      	lsrs	r3, r0, #16
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	b280      	uxth	r0, r0
 80007fe:	b2bc      	uxth	r4, r7
 8000800:	2101      	movs	r1, #1
 8000802:	fbb2 fcfe 	udiv	ip, r2, lr
 8000806:	fb0e 221c 	mls	r2, lr, ip, r2
 800080a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800080e:	fb04 f20c 	mul.w	r2, r4, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d907      	bls.n	8000826 <__udivmoddi4+0x11e>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f10c 38ff 	add.w	r8, ip, #4294967295
 800081c:	d202      	bcs.n	8000824 <__udivmoddi4+0x11c>
 800081e:	429a      	cmp	r2, r3
 8000820:	f200 80e0 	bhi.w	80009e4 <__udivmoddi4+0x2dc>
 8000824:	46c4      	mov	ip, r8
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	fbb3 f2fe 	udiv	r2, r3, lr
 800082c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000830:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000834:	fb02 f404 	mul.w	r4, r2, r4
 8000838:	429c      	cmp	r4, r3
 800083a:	d907      	bls.n	800084c <__udivmoddi4+0x144>
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000842:	d202      	bcs.n	800084a <__udivmoddi4+0x142>
 8000844:	429c      	cmp	r4, r3
 8000846:	f200 80ca 	bhi.w	80009de <__udivmoddi4+0x2d6>
 800084a:	4602      	mov	r2, r0
 800084c:	1b1b      	subs	r3, r3, r4
 800084e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000852:	e7a5      	b.n	80007a0 <__udivmoddi4+0x98>
 8000854:	f1c1 0620 	rsb	r6, r1, #32
 8000858:	408b      	lsls	r3, r1
 800085a:	fa22 f706 	lsr.w	r7, r2, r6
 800085e:	431f      	orrs	r7, r3
 8000860:	fa0e f401 	lsl.w	r4, lr, r1
 8000864:	fa20 f306 	lsr.w	r3, r0, r6
 8000868:	fa2e fe06 	lsr.w	lr, lr, r6
 800086c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000870:	4323      	orrs	r3, r4
 8000872:	fa00 f801 	lsl.w	r8, r0, r1
 8000876:	fa1f fc87 	uxth.w	ip, r7
 800087a:	fbbe f0f9 	udiv	r0, lr, r9
 800087e:	0c1c      	lsrs	r4, r3, #16
 8000880:	fb09 ee10 	mls	lr, r9, r0, lr
 8000884:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000888:	fb00 fe0c 	mul.w	lr, r0, ip
 800088c:	45a6      	cmp	lr, r4
 800088e:	fa02 f201 	lsl.w	r2, r2, r1
 8000892:	d909      	bls.n	80008a8 <__udivmoddi4+0x1a0>
 8000894:	193c      	adds	r4, r7, r4
 8000896:	f100 3aff 	add.w	sl, r0, #4294967295
 800089a:	f080 809c 	bcs.w	80009d6 <__udivmoddi4+0x2ce>
 800089e:	45a6      	cmp	lr, r4
 80008a0:	f240 8099 	bls.w	80009d6 <__udivmoddi4+0x2ce>
 80008a4:	3802      	subs	r0, #2
 80008a6:	443c      	add	r4, r7
 80008a8:	eba4 040e 	sub.w	r4, r4, lr
 80008ac:	fa1f fe83 	uxth.w	lr, r3
 80008b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008b4:	fb09 4413 	mls	r4, r9, r3, r4
 80008b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80008c0:	45a4      	cmp	ip, r4
 80008c2:	d908      	bls.n	80008d6 <__udivmoddi4+0x1ce>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ca:	f080 8082 	bcs.w	80009d2 <__udivmoddi4+0x2ca>
 80008ce:	45a4      	cmp	ip, r4
 80008d0:	d97f      	bls.n	80009d2 <__udivmoddi4+0x2ca>
 80008d2:	3b02      	subs	r3, #2
 80008d4:	443c      	add	r4, r7
 80008d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008da:	eba4 040c 	sub.w	r4, r4, ip
 80008de:	fba0 ec02 	umull	lr, ip, r0, r2
 80008e2:	4564      	cmp	r4, ip
 80008e4:	4673      	mov	r3, lr
 80008e6:	46e1      	mov	r9, ip
 80008e8:	d362      	bcc.n	80009b0 <__udivmoddi4+0x2a8>
 80008ea:	d05f      	beq.n	80009ac <__udivmoddi4+0x2a4>
 80008ec:	b15d      	cbz	r5, 8000906 <__udivmoddi4+0x1fe>
 80008ee:	ebb8 0203 	subs.w	r2, r8, r3
 80008f2:	eb64 0409 	sbc.w	r4, r4, r9
 80008f6:	fa04 f606 	lsl.w	r6, r4, r6
 80008fa:	fa22 f301 	lsr.w	r3, r2, r1
 80008fe:	431e      	orrs	r6, r3
 8000900:	40cc      	lsrs	r4, r1
 8000902:	e9c5 6400 	strd	r6, r4, [r5]
 8000906:	2100      	movs	r1, #0
 8000908:	e74f      	b.n	80007aa <__udivmoddi4+0xa2>
 800090a:	fbb1 fcf2 	udiv	ip, r1, r2
 800090e:	0c01      	lsrs	r1, r0, #16
 8000910:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000914:	b280      	uxth	r0, r0
 8000916:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800091a:	463b      	mov	r3, r7
 800091c:	4638      	mov	r0, r7
 800091e:	463c      	mov	r4, r7
 8000920:	46b8      	mov	r8, r7
 8000922:	46be      	mov	lr, r7
 8000924:	2620      	movs	r6, #32
 8000926:	fbb1 f1f7 	udiv	r1, r1, r7
 800092a:	eba2 0208 	sub.w	r2, r2, r8
 800092e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000932:	e766      	b.n	8000802 <__udivmoddi4+0xfa>
 8000934:	4601      	mov	r1, r0
 8000936:	e718      	b.n	800076a <__udivmoddi4+0x62>
 8000938:	4610      	mov	r0, r2
 800093a:	e72c      	b.n	8000796 <__udivmoddi4+0x8e>
 800093c:	f1c6 0220 	rsb	r2, r6, #32
 8000940:	fa2e f302 	lsr.w	r3, lr, r2
 8000944:	40b7      	lsls	r7, r6
 8000946:	40b1      	lsls	r1, r6
 8000948:	fa20 f202 	lsr.w	r2, r0, r2
 800094c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000950:	430a      	orrs	r2, r1
 8000952:	fbb3 f8fe 	udiv	r8, r3, lr
 8000956:	b2bc      	uxth	r4, r7
 8000958:	fb0e 3318 	mls	r3, lr, r8, r3
 800095c:	0c11      	lsrs	r1, r2, #16
 800095e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000962:	fb08 f904 	mul.w	r9, r8, r4
 8000966:	40b0      	lsls	r0, r6
 8000968:	4589      	cmp	r9, r1
 800096a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800096e:	b280      	uxth	r0, r0
 8000970:	d93e      	bls.n	80009f0 <__udivmoddi4+0x2e8>
 8000972:	1879      	adds	r1, r7, r1
 8000974:	f108 3cff 	add.w	ip, r8, #4294967295
 8000978:	d201      	bcs.n	800097e <__udivmoddi4+0x276>
 800097a:	4589      	cmp	r9, r1
 800097c:	d81f      	bhi.n	80009be <__udivmoddi4+0x2b6>
 800097e:	eba1 0109 	sub.w	r1, r1, r9
 8000982:	fbb1 f9fe 	udiv	r9, r1, lr
 8000986:	fb09 f804 	mul.w	r8, r9, r4
 800098a:	fb0e 1119 	mls	r1, lr, r9, r1
 800098e:	b292      	uxth	r2, r2
 8000990:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000994:	4542      	cmp	r2, r8
 8000996:	d229      	bcs.n	80009ec <__udivmoddi4+0x2e4>
 8000998:	18ba      	adds	r2, r7, r2
 800099a:	f109 31ff 	add.w	r1, r9, #4294967295
 800099e:	d2c4      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a0:	4542      	cmp	r2, r8
 80009a2:	d2c2      	bcs.n	800092a <__udivmoddi4+0x222>
 80009a4:	f1a9 0102 	sub.w	r1, r9, #2
 80009a8:	443a      	add	r2, r7
 80009aa:	e7be      	b.n	800092a <__udivmoddi4+0x222>
 80009ac:	45f0      	cmp	r8, lr
 80009ae:	d29d      	bcs.n	80008ec <__udivmoddi4+0x1e4>
 80009b0:	ebbe 0302 	subs.w	r3, lr, r2
 80009b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009b8:	3801      	subs	r0, #1
 80009ba:	46e1      	mov	r9, ip
 80009bc:	e796      	b.n	80008ec <__udivmoddi4+0x1e4>
 80009be:	eba7 0909 	sub.w	r9, r7, r9
 80009c2:	4449      	add	r1, r9
 80009c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009cc:	fb09 f804 	mul.w	r8, r9, r4
 80009d0:	e7db      	b.n	800098a <__udivmoddi4+0x282>
 80009d2:	4673      	mov	r3, lr
 80009d4:	e77f      	b.n	80008d6 <__udivmoddi4+0x1ce>
 80009d6:	4650      	mov	r0, sl
 80009d8:	e766      	b.n	80008a8 <__udivmoddi4+0x1a0>
 80009da:	4608      	mov	r0, r1
 80009dc:	e6fd      	b.n	80007da <__udivmoddi4+0xd2>
 80009de:	443b      	add	r3, r7
 80009e0:	3a02      	subs	r2, #2
 80009e2:	e733      	b.n	800084c <__udivmoddi4+0x144>
 80009e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e8:	443b      	add	r3, r7
 80009ea:	e71c      	b.n	8000826 <__udivmoddi4+0x11e>
 80009ec:	4649      	mov	r1, r9
 80009ee:	e79c      	b.n	800092a <__udivmoddi4+0x222>
 80009f0:	eba1 0109 	sub.w	r1, r1, r9
 80009f4:	46c4      	mov	ip, r8
 80009f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fa:	fb09 f804 	mul.w	r8, r9, r4
 80009fe:	e7c4      	b.n	800098a <__udivmoddi4+0x282>

08000a00 <__aeabi_idiv0>:
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <App_Init>:
/**
  * @brief  Inicjalizacja modułu aplikacji, LCD, PWM i czujników.
  * @retval None
  */

void App_Init(void) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
    LCD_Init();
 8000a08:	f001 fb4e 	bl	80020a8 <LCD_Init>
    LCD_SetCursor(0,0);
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f001 fb99 	bl	8002146 <LCD_SetCursor>
    LCD_SendString("Start systemu...");
 8000a14:	481e      	ldr	r0, [pc, #120]	@ (8000a90 <App_Init+0x8c>)
 8000a16:	f001 fb81 	bl	800211c <LCD_SendString>
    HAL_TIM_PWM_Start(HEATER_TIM, HEATER_CHANNEL);
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	481d      	ldr	r0, [pc, #116]	@ (8000a94 <App_Init+0x90>)
 8000a1e:	f007 f889 	bl	8007b34 <HAL_TIM_PWM_Start>
        __HAL_TIM_SET_COMPARE(HEATER_TIM, HEATER_CHANNEL, 0); // Moc 0%
 8000a22:	4b1c      	ldr	r3, [pc, #112]	@ (8000a94 <App_Init+0x90>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2200      	movs	r2, #0
 8000a28:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_GPIO_WritePin(FAN_PORT, FAN_PIN, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a30:	4819      	ldr	r0, [pc, #100]	@ (8000a98 <App_Init+0x94>)
 8000a32:	f003 fa81 	bl	8003f38 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000a36:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a3a:	f002 fb95 	bl	8003168 <HAL_Delay>
    LCD_Clear();
 8000a3e:	f001 fb9c 	bl	800217a <LCD_Clear>
    HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8000a42:	2201      	movs	r2, #1
 8000a44:	4915      	ldr	r1, [pc, #84]	@ (8000a9c <App_Init+0x98>)
 8000a46:	4816      	ldr	r0, [pc, #88]	@ (8000aa0 <App_Init+0x9c>)
 8000a48:	f008 f869 	bl	8008b1e <HAL_UART_Receive_IT>
    if (BMP2_Init(&bmp2dev[0]) == BMP2_INTF_RET_SUCCESS) {
 8000a4c:	4815      	ldr	r0, [pc, #84]	@ (8000aa4 <App_Init+0xa0>)
 8000a4e:	f001 f9b1 	bl	8001db4 <BMP2_Init>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d107      	bne.n	8000a68 <App_Init+0x64>
        LCD_SetCursor(0,0);
 8000a58:	2100      	movs	r1, #0
 8000a5a:	2000      	movs	r0, #0
 8000a5c:	f001 fb73 	bl	8002146 <LCD_SetCursor>
        LCD_SendString("Sensors OK");
 8000a60:	4811      	ldr	r0, [pc, #68]	@ (8000aa8 <App_Init+0xa4>)
 8000a62:	f001 fb5b 	bl	800211c <LCD_SendString>
 8000a66:	e006      	b.n	8000a76 <App_Init+0x72>
    } else {
        LCD_SetCursor(0,0);
 8000a68:	2100      	movs	r1, #0
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	f001 fb6b 	bl	8002146 <LCD_SetCursor>
        LCD_SendString("Sensor Error");
 8000a70:	480e      	ldr	r0, [pc, #56]	@ (8000aac <App_Init+0xa8>)
 8000a72:	f001 fb53 	bl	800211c <LCD_SendString>
    }

    HAL_Delay(1000);
 8000a76:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a7a:	f002 fb75 	bl	8003168 <HAL_Delay>
    LCD_Clear();
 8000a7e:	f001 fb7c 	bl	800217a <LCD_Clear>
    last_sampling_time = HAL_GetTick();
 8000a82:	f002 fb65 	bl	8003150 <HAL_GetTick>
 8000a86:	4603      	mov	r3, r0
 8000a88:	4a09      	ldr	r2, [pc, #36]	@ (8000ab0 <App_Init+0xac>)
 8000a8a:	6013      	str	r3, [r2, #0]
}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	0800e658 	.word	0x0800e658
 8000a94:	200005bc 	.word	0x200005bc
 8000a98:	40021000 	.word	0x40021000
 8000a9c:	20000399 	.word	0x20000399
 8000aa0:	20000608 	.word	0x20000608
 8000aa4:	20000020 	.word	0x20000020
 8000aa8:	0800e66c 	.word	0x0800e66c
 8000aac:	0800e678 	.word	0x0800e678
 8000ab0:	20000414 	.word	0x20000414

08000ab4 <HAL_UART_RxCpltCallback>:
  * @brief  Callback przerwania UART (Odbiór danych).
  * @param  huart: Wskaźnik do struktury UART
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a15      	ldr	r2, [pc, #84]	@ (8000b18 <HAL_UART_RxCpltCallback+0x64>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d124      	bne.n	8000b10 <HAL_UART_RxCpltCallback+0x5c>
        if (rx_byte == '\n') {
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <HAL_UART_RxCpltCallback+0x68>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b0a      	cmp	r3, #10
 8000acc:	d10c      	bne.n	8000ae8 <HAL_UART_RxCpltCallback+0x34>
            rx_buffer[rx_index] = 0;
 8000ace:	4b14      	ldr	r3, [pc, #80]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	4b13      	ldr	r3, [pc, #76]	@ (8000b24 <HAL_UART_RxCpltCallback+0x70>)
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	5499      	strb	r1, [r3, r2]
            data_received_flag = 1;
 8000ada:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <HAL_UART_RxCpltCallback+0x74>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	701a      	strb	r2, [r3, #0]
            rx_index = 0;
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
 8000ae6:	e00e      	b.n	8000b06 <HAL_UART_RxCpltCallback+0x52>
        }
        else {
            if (rx_index < RX_BUFFER_SIZE - 1) {
 8000ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	2b1e      	cmp	r3, #30
 8000aee:	d80a      	bhi.n	8000b06 <HAL_UART_RxCpltCallback+0x52>
                rx_buffer[rx_index++] = rx_byte;
 8000af0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	1c5a      	adds	r2, r3, #1
 8000af6:	b2d1      	uxtb	r1, r2
 8000af8:	4a09      	ldr	r2, [pc, #36]	@ (8000b20 <HAL_UART_RxCpltCallback+0x6c>)
 8000afa:	7011      	strb	r1, [r2, #0]
 8000afc:	461a      	mov	r2, r3
 8000afe:	4b07      	ldr	r3, [pc, #28]	@ (8000b1c <HAL_UART_RxCpltCallback+0x68>)
 8000b00:	7819      	ldrb	r1, [r3, #0]
 8000b02:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <HAL_UART_RxCpltCallback+0x70>)
 8000b04:	5499      	strb	r1, [r3, r2]
            }
        }
        HAL_UART_Receive_IT(&huart3, &rx_byte, 1);
 8000b06:	2201      	movs	r2, #1
 8000b08:	4904      	ldr	r1, [pc, #16]	@ (8000b1c <HAL_UART_RxCpltCallback+0x68>)
 8000b0a:	4808      	ldr	r0, [pc, #32]	@ (8000b2c <HAL_UART_RxCpltCallback+0x78>)
 8000b0c:	f008 f807 	bl	8008b1e <HAL_UART_Receive_IT>
    }
}
 8000b10:	bf00      	nop
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40004800 	.word	0x40004800
 8000b1c:	20000399 	.word	0x20000399
 8000b20:	200003bc 	.word	0x200003bc
 8000b24:	2000039c 	.word	0x2000039c
 8000b28:	200003bd 	.word	0x200003bd
 8000b2c:	20000608 	.word	0x20000608

08000b30 <Process_Command>:

/**
  * @brief  Przetwarza komendy przychodzące z PC (format "SET:val").
  * @retval None
  */
void Process_Command() {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
    if (strncmp((char*)rx_buffer, "SET:", 4) == 0) {
 8000b36:	2204      	movs	r2, #4
 8000b38:	4914      	ldr	r1, [pc, #80]	@ (8000b8c <Process_Command+0x5c>)
 8000b3a:	4815      	ldr	r0, [pc, #84]	@ (8000b90 <Process_Command+0x60>)
 8000b3c:	f00b f8a9 	bl	800bc92 <strncmp>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d11d      	bne.n	8000b82 <Process_Command+0x52>
        float new_val = atof((char*)&rx_buffer[4]);
 8000b46:	4813      	ldr	r0, [pc, #76]	@ (8000b94 <Process_Command+0x64>)
 8000b48:	f009 fd7a 	bl	800a640 <atof>
 8000b4c:	eeb0 7b40 	vmov.f64	d7, d0
 8000b50:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b54:	edc7 7a01 	vstr	s15, [r7, #4]
        if (new_val > 0 && new_val < 100) {
 8000b58:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b64:	dc00      	bgt.n	8000b68 <Process_Command+0x38>
            target_temp = new_val;
        }
    }
}
 8000b66:	e00c      	b.n	8000b82 <Process_Command+0x52>
        if (new_val > 0 && new_val < 100) {
 8000b68:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b6c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000b98 <Process_Command+0x68>
 8000b70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b78:	d400      	bmi.n	8000b7c <Process_Command+0x4c>
}
 8000b7a:	e002      	b.n	8000b82 <Process_Command+0x52>
            target_temp = new_val;
 8000b7c:	4a07      	ldr	r2, [pc, #28]	@ (8000b9c <Process_Command+0x6c>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6013      	str	r3, [r2, #0]
}
 8000b82:	bf00      	nop
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	0800e688 	.word	0x0800e688
 8000b90:	2000039c 	.word	0x2000039c
 8000b94:	200003a0 	.word	0x200003a0
 8000b98:	42c80000 	.word	0x42c80000
 8000b9c:	20000004 	.word	0x20000004

08000ba0 <Check_Buttons>:

/**
  * @brief  Obsługa przycisków fizycznych .
  * @retval None
  */
void Check_Buttons() {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - last_button_time < 200) return;
 8000ba4:	f002 fad4 	bl	8003150 <HAL_GetTick>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	4b28      	ldr	r3, [pc, #160]	@ (8000c4c <Check_Buttons+0xac>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	1ad3      	subs	r3, r2, r3
 8000bb0:	2bc7      	cmp	r3, #199	@ 0xc7
 8000bb2:	d948      	bls.n	8000c46 <Check_Buttons+0xa6>
    if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_9) == GPIO_PIN_RESET) {
 8000bb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bb8:	4825      	ldr	r0, [pc, #148]	@ (8000c50 <Check_Buttons+0xb0>)
 8000bba:	f003 f9a5 	bl	8003f08 <HAL_GPIO_ReadPin>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d11b      	bne.n	8000bfc <Check_Buttons+0x5c>
        target_temp += 0.5f;
 8000bc4:	4b23      	ldr	r3, [pc, #140]	@ (8000c54 <Check_Buttons+0xb4>)
 8000bc6:	edd3 7a00 	vldr	s15, [r3]
 8000bca:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000bce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000bd2:	4b20      	ldr	r3, [pc, #128]	@ (8000c54 <Check_Buttons+0xb4>)
 8000bd4:	edc3 7a00 	vstr	s15, [r3]
        if(target_temp > 60.0f) target_temp = 60.0f;
 8000bd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c54 <Check_Buttons+0xb4>)
 8000bda:	edd3 7a00 	vldr	s15, [r3]
 8000bde:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8000c58 <Check_Buttons+0xb8>
 8000be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bea:	dd02      	ble.n	8000bf2 <Check_Buttons+0x52>
 8000bec:	4b19      	ldr	r3, [pc, #100]	@ (8000c54 <Check_Buttons+0xb4>)
 8000bee:	4a1b      	ldr	r2, [pc, #108]	@ (8000c5c <Check_Buttons+0xbc>)
 8000bf0:	601a      	str	r2, [r3, #0]
        last_button_time = HAL_GetTick();
 8000bf2:	f002 faad 	bl	8003150 <HAL_GetTick>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4a14      	ldr	r2, [pc, #80]	@ (8000c4c <Check_Buttons+0xac>)
 8000bfa:	6013      	str	r3, [r2, #0]
    }
    if (HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8000bfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c00:	4817      	ldr	r0, [pc, #92]	@ (8000c60 <Check_Buttons+0xc0>)
 8000c02:	f003 f981 	bl	8003f08 <HAL_GPIO_ReadPin>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d11d      	bne.n	8000c48 <Check_Buttons+0xa8>
        target_temp -= 0.5f;
 8000c0c:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <Check_Buttons+0xb4>)
 8000c0e:	edd3 7a00 	vldr	s15, [r3]
 8000c12:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000c16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <Check_Buttons+0xb4>)
 8000c1c:	edc3 7a00 	vstr	s15, [r3]
        if(target_temp < 15.0f) target_temp = 15.0f;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <Check_Buttons+0xb4>)
 8000c22:	edd3 7a00 	vldr	s15, [r3]
 8000c26:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8000c2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c32:	d502      	bpl.n	8000c3a <Check_Buttons+0x9a>
 8000c34:	4b07      	ldr	r3, [pc, #28]	@ (8000c54 <Check_Buttons+0xb4>)
 8000c36:	4a0b      	ldr	r2, [pc, #44]	@ (8000c64 <Check_Buttons+0xc4>)
 8000c38:	601a      	str	r2, [r3, #0]
        last_button_time = HAL_GetTick();
 8000c3a:	f002 fa89 	bl	8003150 <HAL_GetTick>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	4a02      	ldr	r2, [pc, #8]	@ (8000c4c <Check_Buttons+0xac>)
 8000c42:	6013      	str	r3, [r2, #0]
 8000c44:	e000      	b.n	8000c48 <Check_Buttons+0xa8>
    if (HAL_GetTick() - last_button_time < 200) return;
 8000c46:	bf00      	nop
    }
}
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000418 	.word	0x20000418
 8000c50:	40021000 	.word	0x40021000
 8000c54:	20000004 	.word	0x20000004
 8000c58:	42700000 	.word	0x42700000
 8000c5c:	42700000 	.word	0x42700000
 8000c60:	40021400 	.word	0x40021400
 8000c64:	41700000 	.word	0x41700000

08000c68 <Control_Climate>:
/**
  * @brief  Algorytm sterowania klimatem (Grzałka PWM + Wentylator).
  * @note   Zastępuje domyślny regulator PID własną implementacją.
  * @retval None
  */
void Control_Climate() {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
    error = target_temp - temp_filtered;
 8000c6c:	4b59      	ldr	r3, [pc, #356]	@ (8000dd4 <Control_Climate+0x16c>)
 8000c6e:	ed93 7a00 	vldr	s14, [r3]
 8000c72:	4b59      	ldr	r3, [pc, #356]	@ (8000dd8 <Control_Climate+0x170>)
 8000c74:	edd3 7a00 	vldr	s15, [r3]
 8000c78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c7c:	4b57      	ldr	r3, [pc, #348]	@ (8000ddc <Control_Climate+0x174>)
 8000c7e:	edc3 7a00 	vstr	s15, [r3]
    // 1. Logika GRZANIA (gdy jest za zimno)
    if (error > 0) {
 8000c82:	4b56      	ldr	r3, [pc, #344]	@ (8000ddc <Control_Climate+0x174>)
 8000c84:	edd3 7a00 	vldr	s15, [r3]
 8000c88:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c90:	dd29      	ble.n	8000ce6 <Control_Climate+0x7e>
        HAL_GPIO_WritePin(FAN_PORT, FAN_PIN, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c98:	4851      	ldr	r0, [pc, #324]	@ (8000de0 <Control_Climate+0x178>)
 8000c9a:	f003 f94d 	bl	8003f38 <HAL_GPIO_WritePin>
        is_cooling = 0;
 8000c9e:	4b51      	ldr	r3, [pc, #324]	@ (8000de4 <Control_Climate+0x17c>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	701a      	strb	r2, [r3, #0]
        if (error >= 2.0f) {
 8000ca4:	4b4d      	ldr	r3, [pc, #308]	@ (8000ddc <Control_Climate+0x174>)
 8000ca6:	edd3 7a00 	vldr	s15, [r3]
 8000caa:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8000cae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cb6:	db04      	blt.n	8000cc2 <Control_Climate+0x5a>
            pwm_duty = PWM_MAX_ARR;
 8000cb8:	4b4b      	ldr	r3, [pc, #300]	@ (8000de8 <Control_Climate+0x180>)
 8000cba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	e047      	b.n	8000d52 <Control_Climate+0xea>
        } else {
            // Skalowanie: 2.0 stopnia błędu = 1000 PWM
            pwm_duty = (int)(error * (float)PWM_MAX_ARR / 2.0f);
 8000cc2:	4b46      	ldr	r3, [pc, #280]	@ (8000ddc <Control_Climate+0x174>)
 8000cc4:	edd3 7a00 	vldr	s15, [r3]
 8000cc8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8000dec <Control_Climate+0x184>
 8000ccc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000cd0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000cd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cd8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cdc:	ee17 2a90 	vmov	r2, s15
 8000ce0:	4b41      	ldr	r3, [pc, #260]	@ (8000de8 <Control_Climate+0x180>)
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	e035      	b.n	8000d52 <Control_Climate+0xea>
        }
    }
    // 2. Logika CHŁODZENIA (gdy jest za ciepło)
    else {
        pwm_duty = 0; // Grzałka STOP
 8000ce6:	4b40      	ldr	r3, [pc, #256]	@ (8000de8 <Control_Climate+0x180>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	601a      	str	r2, [r3, #0]
        if (error < -0.5f) {
 8000cec:	4b3b      	ldr	r3, [pc, #236]	@ (8000ddc <Control_Climate+0x174>)
 8000cee:	edd3 7a00 	vldr	s15, [r3]
 8000cf2:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8000cf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cfe:	d509      	bpl.n	8000d14 <Control_Climate+0xac>
            HAL_GPIO_WritePin(FAN_PORT, FAN_PIN, GPIO_PIN_SET);
 8000d00:	2201      	movs	r2, #1
 8000d02:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d06:	4836      	ldr	r0, [pc, #216]	@ (8000de0 <Control_Climate+0x178>)
 8000d08:	f003 f916 	bl	8003f38 <HAL_GPIO_WritePin>
            is_cooling = 1;
 8000d0c:	4b35      	ldr	r3, [pc, #212]	@ (8000de4 <Control_Climate+0x17c>)
 8000d0e:	2201      	movs	r2, #1
 8000d10:	701a      	strb	r2, [r3, #0]
 8000d12:	e01e      	b.n	8000d52 <Control_Climate+0xea>
        }
        else if (error > -0.1f) {
 8000d14:	4b31      	ldr	r3, [pc, #196]	@ (8000ddc <Control_Climate+0x174>)
 8000d16:	edd3 7a00 	vldr	s15, [r3]
 8000d1a:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8000df0 <Control_Climate+0x188>
 8000d1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d26:	dd09      	ble.n	8000d3c <Control_Climate+0xd4>
            HAL_GPIO_WritePin(FAN_PORT, FAN_PIN, GPIO_PIN_RESET);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2e:	482c      	ldr	r0, [pc, #176]	@ (8000de0 <Control_Climate+0x178>)
 8000d30:	f003 f902 	bl	8003f38 <HAL_GPIO_WritePin>
            is_cooling = 0;
 8000d34:	4b2b      	ldr	r3, [pc, #172]	@ (8000de4 <Control_Climate+0x17c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	701a      	strb	r2, [r3, #0]
 8000d3a:	e00a      	b.n	8000d52 <Control_Climate+0xea>
        }
        else {
               if (HAL_GPIO_ReadPin(FAN_PORT, FAN_PIN) == GPIO_PIN_SET) {
 8000d3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d40:	4827      	ldr	r0, [pc, #156]	@ (8000de0 <Control_Climate+0x178>)
 8000d42:	f003 f8e1 	bl	8003f08 <HAL_GPIO_ReadPin>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d102      	bne.n	8000d52 <Control_Climate+0xea>
                        is_cooling = 1;
 8000d4c:	4b25      	ldr	r3, [pc, #148]	@ (8000de4 <Control_Climate+0x17c>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	701a      	strb	r2, [r3, #0]
               }
             }
    }
    __HAL_TIM_SET_COMPARE(HEATER_TIM, HEATER_CHANNEL, pwm_duty);
 8000d52:	4b25      	ldr	r3, [pc, #148]	@ (8000de8 <Control_Climate+0x180>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	4b27      	ldr	r3, [pc, #156]	@ (8000df4 <Control_Climate+0x18c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (pwm_duty > 0) {
 8000d5c:	4b22      	ldr	r3, [pc, #136]	@ (8000de8 <Control_Climate+0x180>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	dd10      	ble.n	8000d86 <Control_Climate+0x11e>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000d64:	2201      	movs	r2, #1
 8000d66:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d6a:	4823      	ldr	r0, [pc, #140]	@ (8000df8 <Control_Climate+0x190>)
 8000d6c:	f003 f8e4 	bl	8003f38 <HAL_GPIO_WritePin>
    	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000d70:	2200      	movs	r2, #0
 8000d72:	2180      	movs	r1, #128	@ 0x80
 8000d74:	4820      	ldr	r0, [pc, #128]	@ (8000df8 <Control_Climate+0x190>)
 8000d76:	f003 f8df 	bl	8003f38 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	481e      	ldr	r0, [pc, #120]	@ (8000df8 <Control_Climate+0x190>)
 8000d80:	f003 f8da 	bl	8003f38 <HAL_GPIO_WritePin>
        else {
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
        }
}
 8000d84:	e024      	b.n	8000dd0 <Control_Climate+0x168>
        else if (is_cooling) {
 8000d86:	4b17      	ldr	r3, [pc, #92]	@ (8000de4 <Control_Climate+0x17c>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d010      	beq.n	8000db0 <Control_Climate+0x148>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d94:	4818      	ldr	r0, [pc, #96]	@ (8000df8 <Control_Climate+0x190>)
 8000d96:	f003 f8cf 	bl	8003f38 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	2180      	movs	r1, #128	@ 0x80
 8000d9e:	4816      	ldr	r0, [pc, #88]	@ (8000df8 <Control_Climate+0x190>)
 8000da0:	f003 f8ca 	bl	8003f38 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	2101      	movs	r1, #1
 8000da8:	4813      	ldr	r0, [pc, #76]	@ (8000df8 <Control_Climate+0x190>)
 8000daa:	f003 f8c5 	bl	8003f38 <HAL_GPIO_WritePin>
}
 8000dae:	e00f      	b.n	8000dd0 <Control_Climate+0x168>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000db0:	2200      	movs	r2, #0
 8000db2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000db6:	4810      	ldr	r0, [pc, #64]	@ (8000df8 <Control_Climate+0x190>)
 8000db8:	f003 f8be 	bl	8003f38 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2180      	movs	r1, #128	@ 0x80
 8000dc0:	480d      	ldr	r0, [pc, #52]	@ (8000df8 <Control_Climate+0x190>)
 8000dc2:	f003 f8b9 	bl	8003f38 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	2101      	movs	r1, #1
 8000dca:	480b      	ldr	r0, [pc, #44]	@ (8000df8 <Control_Climate+0x190>)
 8000dcc:	f003 f8b4 	bl	8003f38 <HAL_GPIO_WritePin>
}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000004 	.word	0x20000004
 8000dd8:	2000038c 	.word	0x2000038c
 8000ddc:	20000390 	.word	0x20000390
 8000de0:	40021000 	.word	0x40021000
 8000de4:	20000398 	.word	0x20000398
 8000de8:	20000394 	.word	0x20000394
 8000dec:	447a0000 	.word	0x447a0000
 8000df0:	bdcccccd 	.word	0xbdcccccd
 8000df4:	200005bc 	.word	0x200005bc
 8000df8:	40020400 	.word	0x40020400

08000dfc <App_Process>:
/**
  * @brief  Główna pętla procesu sterowania.
  * Wywoływana w main.c w pętli while(1).
  * @retval None
  */
void App_Process(void) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af02      	add	r7, sp, #8
	if (data_received_flag) {
 8000e02:	4b4f      	ldr	r3, [pc, #316]	@ (8000f40 <App_Process+0x144>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d004      	beq.n	8000e16 <App_Process+0x1a>
	        Process_Command();
 8000e0c:	f7ff fe90 	bl	8000b30 <Process_Command>
	        data_received_flag = 0;
 8000e10:	4b4b      	ldr	r3, [pc, #300]	@ (8000f40 <App_Process+0x144>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]
	    }
	    Check_Buttons();
 8000e16:	f7ff fec3 	bl	8000ba0 <Check_Buttons>
	    // Obsługa cykliczna (Stały okres próbkowania - Non-blocking)
	if (HAL_GetTick() - last_sampling_time >= SAMPLING_PERIOD_MS)
 8000e1a:	f002 f999 	bl	8003150 <HAL_GetTick>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	4b48      	ldr	r3, [pc, #288]	@ (8000f44 <App_Process+0x148>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	2b63      	cmp	r3, #99	@ 0x63
 8000e28:	f240 8085 	bls.w	8000f36 <App_Process+0x13a>
		{
		last_sampling_time = HAL_GetTick();
 8000e2c:	f002 f990 	bl	8003150 <HAL_GetTick>
 8000e30:	4603      	mov	r3, r0
 8000e32:	4a44      	ldr	r2, [pc, #272]	@ (8000f44 <App_Process+0x148>)
 8000e34:	6013      	str	r3, [r2, #0]
		double raw_temp = BMP2_ReadTemperature_degC(&bmp2dev[0]);
 8000e36:	4844      	ldr	r0, [pc, #272]	@ (8000f48 <App_Process+0x14c>)
 8000e38:	f001 f888 	bl	8001f4c <BMP2_ReadTemperature_degC>
 8000e3c:	ed87 0b02 	vstr	d0, [r7, #8]
		if (temp_filtered == 0.0f) { temp_filtered = (float)raw_temp; }
 8000e40:	4b42      	ldr	r3, [pc, #264]	@ (8000f4c <App_Process+0x150>)
 8000e42:	edd3 7a00 	vldr	s15, [r3]
 8000e46:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e4e:	d107      	bne.n	8000e60 <App_Process+0x64>
 8000e50:	ed97 7b02 	vldr	d7, [r7, #8]
 8000e54:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e58:	4b3c      	ldr	r3, [pc, #240]	@ (8000f4c <App_Process+0x150>)
 8000e5a:	edc3 7a00 	vstr	s15, [r3]
 8000e5e:	e019      	b.n	8000e94 <App_Process+0x98>
		else {
				// Algorytm: Średnia = (Surowa * alpha) + (Poprzednia_Średnia * (1 - alpha))
				temp_filtered = ((float)raw_temp * filterAlpha) + (temp_filtered * (1.0f - filterAlpha));
 8000e60:	ed97 7b02 	vldr	d7, [r7, #8]
 8000e64:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8000e68:	4b39      	ldr	r3, [pc, #228]	@ (8000f50 <App_Process+0x154>)
 8000e6a:	edd3 7a00 	vldr	s15, [r3]
 8000e6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e72:	4b37      	ldr	r3, [pc, #220]	@ (8000f50 <App_Process+0x154>)
 8000e74:	edd3 7a00 	vldr	s15, [r3]
 8000e78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000e7c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000e80:	4b32      	ldr	r3, [pc, #200]	@ (8000f4c <App_Process+0x150>)
 8000e82:	edd3 7a00 	vldr	s15, [r3]
 8000e86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e8e:	4b2f      	ldr	r3, [pc, #188]	@ (8000f4c <App_Process+0x150>)
 8000e90:	edc3 7a00 	vstr	s15, [r3]
			}

		Control_Climate();
 8000e94:	f7ff fee8 	bl	8000c68 <Control_Climate>
		sprintf(lcd_buffer, "Akt: %.1f C", temp_filtered);
 8000e98:	4b2c      	ldr	r3, [pc, #176]	@ (8000f4c <App_Process+0x150>)
 8000e9a:	edd3 7a00 	vldr	s15, [r3]
 8000e9e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ea2:	ec53 2b17 	vmov	r2, r3, d7
 8000ea6:	492b      	ldr	r1, [pc, #172]	@ (8000f54 <App_Process+0x158>)
 8000ea8:	482b      	ldr	r0, [pc, #172]	@ (8000f58 <App_Process+0x15c>)
 8000eaa:	f00a fe85 	bl	800bbb8 <siprintf>
				LCD_SetCursor(0, 0);
 8000eae:	2100      	movs	r1, #0
 8000eb0:	2000      	movs	r0, #0
 8000eb2:	f001 f948 	bl	8002146 <LCD_SetCursor>
				LCD_SendString(lcd_buffer);
 8000eb6:	4828      	ldr	r0, [pc, #160]	@ (8000f58 <App_Process+0x15c>)
 8000eb8:	f001 f930 	bl	800211c <LCD_SendString>

		char status = ' ';
 8000ebc:	2320      	movs	r3, #32
 8000ebe:	75fb      	strb	r3, [r7, #23]
		if (pwm_duty > 0) status = '*';
 8000ec0:	4b26      	ldr	r3, [pc, #152]	@ (8000f5c <App_Process+0x160>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	dd02      	ble.n	8000ece <App_Process+0xd2>
 8000ec8:	232a      	movs	r3, #42	@ 0x2a
 8000eca:	75fb      	strb	r3, [r7, #23]
 8000ecc:	e005      	b.n	8000eda <App_Process+0xde>
		else if (is_cooling) status = 'F';
 8000ece:	4b24      	ldr	r3, [pc, #144]	@ (8000f60 <App_Process+0x164>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <App_Process+0xde>
 8000ed6:	2346      	movs	r3, #70	@ 0x46
 8000ed8:	75fb      	strb	r3, [r7, #23]

		sprintf(lcd_buffer, "Set: %.1f C %c", target_temp, status);
 8000eda:	4b22      	ldr	r3, [pc, #136]	@ (8000f64 <App_Process+0x168>)
 8000edc:	edd3 7a00 	vldr	s15, [r3]
 8000ee0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ee4:	7dfb      	ldrb	r3, [r7, #23]
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	ec53 2b17 	vmov	r2, r3, d7
 8000eec:	491e      	ldr	r1, [pc, #120]	@ (8000f68 <App_Process+0x16c>)
 8000eee:	481a      	ldr	r0, [pc, #104]	@ (8000f58 <App_Process+0x15c>)
 8000ef0:	f00a fe62 	bl	800bbb8 <siprintf>
				LCD_SetCursor(1, 0);
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	f001 f925 	bl	8002146 <LCD_SetCursor>
				LCD_SendString(lcd_buffer);
 8000efc:	4816      	ldr	r0, [pc, #88]	@ (8000f58 <App_Process+0x15c>)
 8000efe:	f001 f90d 	bl	800211c <LCD_SendString>

		int len = sprintf(uart_tx_buffer, "%.2f;%.2f\n", temp_filtered, target_temp);
 8000f02:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <App_Process+0x150>)
 8000f04:	edd3 7a00 	vldr	s15, [r3]
 8000f08:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000f0c:	4b15      	ldr	r3, [pc, #84]	@ (8000f64 <App_Process+0x168>)
 8000f0e:	edd3 7a00 	vldr	s15, [r3]
 8000f12:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f16:	ed8d 7b00 	vstr	d7, [sp]
 8000f1a:	ec53 2b16 	vmov	r2, r3, d6
 8000f1e:	4913      	ldr	r1, [pc, #76]	@ (8000f6c <App_Process+0x170>)
 8000f20:	4813      	ldr	r0, [pc, #76]	@ (8000f70 <App_Process+0x174>)
 8000f22:	f00a fe49 	bl	800bbb8 <siprintf>
 8000f26:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit(&huart3, (uint8_t*)uart_tx_buffer, len, 100);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	2364      	movs	r3, #100	@ 0x64
 8000f2e:	4910      	ldr	r1, [pc, #64]	@ (8000f70 <App_Process+0x174>)
 8000f30:	4810      	ldr	r0, [pc, #64]	@ (8000f74 <App_Process+0x178>)
 8000f32:	f007 fd6b 	bl	8008a0c <HAL_UART_Transmit>
		}
}
 8000f36:	bf00      	nop
 8000f38:	3718      	adds	r7, #24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	200003bd 	.word	0x200003bd
 8000f44:	20000414 	.word	0x20000414
 8000f48:	20000020 	.word	0x20000020
 8000f4c:	2000038c 	.word	0x2000038c
 8000f50:	20000000 	.word	0x20000000
 8000f54:	0800e690 	.word	0x0800e690
 8000f58:	20000400 	.word	0x20000400
 8000f5c:	20000394 	.word	0x20000394
 8000f60:	20000398 	.word	0x20000398
 8000f64:	20000004 	.word	0x20000004
 8000f68:	0800e69c 	.word	0x0800e69c
 8000f6c:	0800e6ac 	.word	0x0800e6ac
 8000f70:	200003c0 	.word	0x200003c0
 8000f74:	20000608 	.word	0x20000608

08000f78 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f000 fa49 	bl	8001418 <null_ptr_check>
 8000f86:	4603      	mov	r3, r0
 8000f88:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8000f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d117      	bne.n	8000fc2 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000f92:	6879      	ldr	r1, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2201      	movs	r2, #1
 8000f98:	20d0      	movs	r0, #208	@ 0xd0
 8000f9a:	f000 f818 	bl	8000fce <bmp2_get_regs>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8000fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d10b      	bne.n	8000fc2 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b58      	cmp	r3, #88	@ 0x58
 8000fb0:	d105      	bne.n	8000fbe <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f000 fa7b 	bl	80014ae <get_calib_param>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	73fb      	strb	r3, [r7, #15]
 8000fbc:	e001      	b.n	8000fc2 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8000fbe:	23fc      	movs	r3, #252	@ 0xfc
 8000fc0:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000fce:	b590      	push	{r4, r7, lr}
 8000fd0:	b087      	sub	sp, #28
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
 8000fd8:	603b      	str	r3, [r7, #0]
 8000fda:	4603      	mov	r3, r0
 8000fdc:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000fde:	6838      	ldr	r0, [r7, #0]
 8000fe0:	f000 fa1a 	bl	8001418 <null_ptr_check>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8000fe8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d11e      	bne.n	800102e <bmp2_get_regs+0x60>
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d01b      	beq.n	800102e <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	785b      	ldrb	r3, [r3, #1]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d103      	bne.n	8001006 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001004:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	68dc      	ldr	r4, [r3, #12]
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	7bf8      	ldrb	r0, [r7, #15]
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	68b9      	ldr	r1, [r7, #8]
 8001014:	47a0      	blx	r4
 8001016:	4603      	mov	r3, r0
 8001018:	461a      	mov	r2, r3
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d004      	beq.n	8001032 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8001028:	23fe      	movs	r3, #254	@ 0xfe
 800102a:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800102c:	e001      	b.n	8001032 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800102e:	23ff      	movs	r3, #255	@ 0xff
 8001030:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001032:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001036:	4618      	mov	r0, r3
 8001038:	371c      	adds	r7, #28
 800103a:	46bd      	mov	sp, r7
 800103c:	bd90      	pop	{r4, r7, pc}

0800103e <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800103e:	b590      	push	{r4, r7, lr}
 8001040:	b08b      	sub	sp, #44	@ 0x2c
 8001042:	af00      	add	r7, sp, #0
 8001044:	60f8      	str	r0, [r7, #12]
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	607a      	str	r2, [r7, #4]
 800104a:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2b04      	cmp	r3, #4
 8001050:	d901      	bls.n	8001056 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8001052:	2304      	movs	r3, #4
 8001054:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001056:	6838      	ldr	r0, [r7, #0]
 8001058:	f000 f9de 	bl	8001418 <null_ptr_check>
 800105c:	4603      	mov	r3, r0
 800105e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8001062:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001066:	2b00      	cmp	r3, #0
 8001068:	d150      	bne.n	800110c <bmp2_set_regs+0xce>
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d04d      	beq.n	800110c <bmp2_set_regs+0xce>
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d04a      	beq.n	800110c <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d043      	beq.n	8001104 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	785b      	ldrb	r3, [r3, #1]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d114      	bne.n	80010b4 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800108a:	2300      	movs	r3, #0
 800108c:	77fb      	strb	r3, [r7, #31]
 800108e:	e00d      	b.n	80010ac <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8001090:	7ffb      	ldrb	r3, [r7, #31]
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	4413      	add	r3, r2
 8001096:	781a      	ldrb	r2, [r3, #0]
 8001098:	7ffb      	ldrb	r3, [r7, #31]
 800109a:	68f9      	ldr	r1, [r7, #12]
 800109c:	440b      	add	r3, r1
 800109e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80010a2:	b2d2      	uxtb	r2, r2
 80010a4:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80010a6:	7ffb      	ldrb	r3, [r7, #31]
 80010a8:	3301      	adds	r3, #1
 80010aa:	77fb      	strb	r3, [r7, #31]
 80010ac:	7ffb      	ldrb	r3, [r7, #31]
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d8ed      	bhi.n	8001090 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d90b      	bls.n	80010d2 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 80010ba:	f107 0114 	add.w	r1, r7, #20
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	68ba      	ldr	r2, [r7, #8]
 80010c2:	68f8      	ldr	r0, [r7, #12]
 80010c4:	f000 f9c8 	bl	8001458 <interleave_data>
                temp_len = ((len * 2) - 1);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	3b01      	subs	r3, #1
 80010ce:	623b      	str	r3, [r7, #32]
 80010d0:	e001      	b.n	80010d6 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	691c      	ldr	r4, [r3, #16]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	7818      	ldrb	r0, [r3, #0]
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f107 0114 	add.w	r1, r7, #20
 80010e6:	6a3a      	ldr	r2, [r7, #32]
 80010e8:	47a0      	blx	r4
 80010ea:	4603      	mov	r3, r0
 80010ec:	461a      	mov	r2, r3
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d00b      	beq.n	8001114 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80010fc:	23fe      	movs	r3, #254	@ 0xfe
 80010fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 8001102:	e007      	b.n	8001114 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8001104:	23fd      	movs	r3, #253	@ 0xfd
 8001106:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 800110a:	e003      	b.n	8001114 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800110c:	23ff      	movs	r3, #255	@ 0xff
 800110e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001112:	e000      	b.n	8001116 <bmp2_set_regs+0xd8>
        if (len > 0)
 8001114:	bf00      	nop
    }

    return rslt;
 8001116:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800111a:	4618      	mov	r0, r3
 800111c:	372c      	adds	r7, #44	@ 0x2c
 800111e:	46bd      	mov	sp, r7
 8001120:	bd90      	pop	{r4, r7, pc}

08001122 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b084      	sub	sp, #16
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 800112a:	23e0      	movs	r3, #224	@ 0xe0
 800112c:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 800112e:	23b6      	movs	r3, #182	@ 0xb6
 8001130:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001132:	f107 010d 	add.w	r1, r7, #13
 8001136:	f107 000e 	add.w	r0, r7, #14
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2201      	movs	r2, #1
 800113e:	f7ff ff7e 	bl	800103e <bmp2_set_regs>
 8001142:	4603      	mov	r3, r0
 8001144:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8001146:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800114a:	4618      	mov	r0, r3
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b084      	sub	sp, #16
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
 800115a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800115c:	2300      	movs	r3, #0
 800115e:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d02d      	beq.n	80011c2 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001166:	f107 010c 	add.w	r1, r7, #12
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	2202      	movs	r2, #2
 800116e:	20f4      	movs	r0, #244	@ 0xf4
 8001170:	f7ff ff2d 	bl	8000fce <bmp2_get_regs>
 8001174:	4603      	mov	r3, r0
 8001176:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001178:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d122      	bne.n	80011c6 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8001180:	7b3b      	ldrb	r3, [r7, #12]
 8001182:	095b      	lsrs	r3, r3, #5
 8001184:	b2da      	uxtb	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 800118a:	7b3b      	ldrb	r3, [r7, #12]
 800118c:	109b      	asrs	r3, r3, #2
 800118e:	b2db      	uxtb	r3, r3
 8001190:	f003 0307 	and.w	r3, r3, #7
 8001194:	b2da      	uxtb	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 800119a:	7b7b      	ldrb	r3, [r7, #13]
 800119c:	095b      	lsrs	r3, r3, #5
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 80011a4:	7b7b      	ldrb	r3, [r7, #13]
 80011a6:	109b      	asrs	r3, r3, #2
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	f003 0307 	and.w	r3, r3, #7
 80011ae:	b2da      	uxtb	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 80011b4:	7b7b      	ldrb	r3, [r7, #13]
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	715a      	strb	r2, [r3, #5]
 80011c0:	e001      	b.n	80011c6 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011c2:	23ff      	movs	r3, #255	@ 0xff
 80011c4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80011c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
 80011da:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	6879      	ldr	r1, [r7, #4]
 80011e0:	2000      	movs	r0, #0
 80011e2:	f000 fa0b 	bl	80015fc <conf_sensor>
 80011e6:	4603      	mov	r3, r0
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d01b      	beq.n	8001238 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8001200:	f107 010e 	add.w	r1, r7, #14
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	2201      	movs	r2, #1
 8001208:	20f3      	movs	r0, #243	@ 0xf3
 800120a:	f7ff fee0 	bl	8000fce <bmp2_get_regs>
 800120e:	4603      	mov	r3, r0
 8001210:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d110      	bne.n	800123c <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 800121a:	7bbb      	ldrb	r3, [r7, #14]
 800121c:	10db      	asrs	r3, r3, #3
 800121e:	b2db      	uxtb	r3, r3
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	b2da      	uxtb	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 800122a:	7bbb      	ldrb	r3, [r7, #14]
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	b2da      	uxtb	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	705a      	strb	r2, [r3, #1]
 8001236:	e001      	b.n	800123c <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001238:	23ff      	movs	r3, #255	@ 0xff
 800123a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800123c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
 8001254:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001256:	7bfb      	ldrb	r3, [r7, #15]
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	68b9      	ldr	r1, [r7, #8]
 800125c:	4618      	mov	r0, r3
 800125e:	f000 f9cd 	bl	80015fc <conf_sensor>
 8001262:	4603      	mov	r3, r0
 8001264:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001266:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b086      	sub	sp, #24
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 800127c:	f107 0310 	add.w	r3, r7, #16
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	809a      	strh	r2, [r3, #4]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001286:	f107 0308 	add.w	r3, r7, #8
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d024      	beq.n	80012e0 <bmp2_get_sensor_data+0x6e>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001296:	f107 0110 	add.w	r1, r7, #16
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	2206      	movs	r2, #6
 800129e:	20f7      	movs	r0, #247	@ 0xf7
 80012a0:	f7ff fe95 	bl	8000fce <bmp2_get_regs>
 80012a4:	4603      	mov	r3, r0
 80012a6:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80012a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d119      	bne.n	80012e4 <bmp2_get_sensor_data+0x72>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 80012b0:	f107 0208 	add.w	r2, r7, #8
 80012b4:	f107 0310 	add.w	r3, r7, #16
 80012b8:	4611      	mov	r1, r2
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 fac8 	bl	8001850 <parse_sensor_data>
 80012c0:	4603      	mov	r3, r0
 80012c2:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80012c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d10b      	bne.n	80012e4 <bmp2_get_sensor_data+0x72>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 80012cc:	f107 0308 	add.w	r3, r7, #8
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	6879      	ldr	r1, [r7, #4]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f000 f80b 	bl	80012f0 <bmp2_compensate_data>
 80012da:	4603      	mov	r3, r0
 80012dc:	75fb      	strb	r3, [r7, #23]
 80012de:	e001      	b.n	80012e4 <bmp2_get_sensor_data+0x72>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012e0:	23ff      	movs	r3, #255	@ 0xff
 80012e2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3718      	adds	r7, #24
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f000 f88b 	bl	8001418 <null_ptr_check>
 8001302:	4603      	mov	r3, r0
 8001304:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8001306:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d129      	bne.n	8001362 <bmp2_compensate_data+0x72>
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d026      	beq.n	8001362 <bmp2_compensate_data+0x72>
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d023      	beq.n	8001362 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 800131a:	68b9      	ldr	r1, [r7, #8]
 800131c:	f04f 0200 	mov.w	r2, #0
 8001320:	f04f 0300 	mov.w	r3, #0
 8001324:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001328:	68b9      	ldr	r1, [r7, #8]
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	f04f 0300 	mov.w	r3, #0
 8001332:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	3308      	adds	r3, #8
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	68f9      	ldr	r1, [r7, #12]
 800133e:	4618      	mov	r0, r3
 8001340:	f000 faca 	bl	80018d8 <compensate_temperature>
 8001344:	4603      	mov	r3, r0
 8001346:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001348:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d10a      	bne.n	8001366 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	68f9      	ldr	r1, [r7, #12]
 8001356:	4618      	mov	r0, r3
 8001358:	f000 fb8a 	bl	8001a70 <compensate_pressure>
 800135c:	4603      	mov	r3, r0
 800135e:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8001360:	e001      	b.n	8001366 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001362:	23ff      	movs	r3, #255	@ 0xff
 8001364:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001366:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800136a:	4618      	mov	r0, r3
 800136c:	3718      	adds	r7, #24
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001374:	b5b0      	push	{r4, r5, r7, lr}
 8001376:	b092      	sub	sp, #72	@ 0x48
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001380:	4b23      	ldr	r3, [pc, #140]	@ (8001410 <bmp2_compute_meas_time+0x9c>)
 8001382:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001386:	461d      	mov	r5, r3
 8001388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800138a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800138c:	682b      	ldr	r3, [r5, #0]
 800138e:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001390:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <bmp2_compute_meas_time+0xa0>)
 8001392:	f107 0410 	add.w	r4, r7, #16
 8001396:	461d      	mov	r5, r3
 8001398:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800139a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800139c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80013a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f000 f837 	bl	8001418 <null_ptr_check>
 80013aa:	4603      	mov	r3, r0
 80013ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 80013b0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d122      	bne.n	80013fe <bmp2_compute_meas_time+0x8a>
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d01f      	beq.n	80013fe <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	7e1b      	ldrb	r3, [r3, #24]
 80013c2:	2b03      	cmp	r3, #3
 80013c4:	d111      	bne.n	80013ea <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	78db      	ldrb	r3, [r3, #3]
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	3348      	adds	r3, #72	@ 0x48
 80013ce:	443b      	add	r3, r7
 80013d0:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	789b      	ldrb	r3, [r3, #2]
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	3348      	adds	r3, #72	@ 0x48
 80013dc:	443b      	add	r3, r7
 80013de:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80013e2:	441a      	add	r2, r3
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013e8:	e00c      	b.n	8001404 <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	78db      	ldrb	r3, [r3, #3]
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	3348      	adds	r3, #72	@ 0x48
 80013f2:	443b      	add	r3, r7
 80013f4:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80013fc:	e002      	b.n	8001404 <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80013fe:	23ff      	movs	r3, #255	@ 0xff
 8001400:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8001404:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8001408:	4618      	mov	r0, r3
 800140a:	3748      	adds	r7, #72	@ 0x48
 800140c:	46bd      	mov	sp, r7
 800140e:	bdb0      	pop	{r4, r5, r7, pc}
 8001410:	0800e6b8 	.word	0x0800e6b8
 8001414:	0800e6cc 	.word	0x0800e6cc

08001418 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d00b      	beq.n	800143e <null_ptr_check+0x26>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d007      	beq.n	800143e <null_ptr_check+0x26>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d003      	beq.n	800143e <null_ptr_check+0x26>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d102      	bne.n	8001444 <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 800143e:	23ff      	movs	r3, #255	@ 0xff
 8001440:	73fb      	strb	r3, [r7, #15]
 8001442:	e001      	b.n	8001448 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 8001444:	2300      	movs	r3, #0
 8001446:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001448:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr

08001458 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001458:	b480      	push	{r7}
 800145a:	b087      	sub	sp, #28
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	607a      	str	r2, [r7, #4]
 8001464:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8001466:	2301      	movs	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	e015      	b.n	8001498 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 800146c:	68fa      	ldr	r2, [r7, #12]
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	441a      	add	r2, r3
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	3b01      	subs	r3, #1
 8001478:	68b9      	ldr	r1, [r7, #8]
 800147a:	440b      	add	r3, r1
 800147c:	7812      	ldrb	r2, [r2, #0]
 800147e:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	441a      	add	r2, r3
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	68b9      	ldr	r1, [r7, #8]
 800148c:	440b      	add	r3, r1
 800148e:	7812      	ldrb	r2, [r2, #0]
 8001490:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	3301      	adds	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	429a      	cmp	r2, r3
 800149e:	d3e5      	bcc.n	800146c <interleave_data+0x14>
    }
}
 80014a0:	bf00      	nop
 80014a2:	bf00      	nop
 80014a4:	371c      	adds	r7, #28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b08a      	sub	sp, #40	@ 0x28
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 80014b6:	f107 030c 	add.w	r3, r7, #12
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
 80014c4:	611a      	str	r2, [r3, #16]
 80014c6:	615a      	str	r2, [r3, #20]
 80014c8:	761a      	strb	r2, [r3, #24]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 80014ca:	f107 010c 	add.w	r1, r7, #12
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2219      	movs	r2, #25
 80014d2:	2088      	movs	r0, #136	@ 0x88
 80014d4:	f7ff fd7b 	bl	8000fce <bmp2_get_regs>
 80014d8:	4603      	mov	r3, r0
 80014da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 80014de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	f040 8084 	bne.w	80015f0 <get_calib_param+0x142>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 80014e8:	7b7b      	ldrb	r3, [r7, #13]
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	021b      	lsls	r3, r3, #8
 80014ee:	b21a      	sxth	r2, r3
 80014f0:	7b3b      	ldrb	r3, [r7, #12]
 80014f2:	b21b      	sxth	r3, r3
 80014f4:	4313      	orrs	r3, r2
 80014f6:	b21b      	sxth	r3, r3
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
 8001500:	b21b      	sxth	r3, r3
 8001502:	021b      	lsls	r3, r3, #8
 8001504:	b21a      	sxth	r2, r3
 8001506:	7bbb      	ldrb	r3, [r7, #14]
 8001508:	b21b      	sxth	r3, r3
 800150a:	4313      	orrs	r3, r2
 800150c:	b21a      	sxth	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 8001512:	7c7b      	ldrb	r3, [r7, #17]
 8001514:	b21b      	sxth	r3, r3
 8001516:	021b      	lsls	r3, r3, #8
 8001518:	b21a      	sxth	r2, r3
 800151a:	7c3b      	ldrb	r3, [r7, #16]
 800151c:	b21b      	sxth	r3, r3
 800151e:	4313      	orrs	r3, r2
 8001520:	b21a      	sxth	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 8001526:	7cfb      	ldrb	r3, [r7, #19]
 8001528:	b21b      	sxth	r3, r3
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	b21a      	sxth	r2, r3
 800152e:	7cbb      	ldrb	r3, [r7, #18]
 8001530:	b21b      	sxth	r3, r3
 8001532:	4313      	orrs	r3, r2
 8001534:	b21b      	sxth	r3, r3
 8001536:	b29a      	uxth	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 800153c:	7d7b      	ldrb	r3, [r7, #21]
 800153e:	b21b      	sxth	r3, r3
 8001540:	021b      	lsls	r3, r3, #8
 8001542:	b21a      	sxth	r2, r3
 8001544:	7d3b      	ldrb	r3, [r7, #20]
 8001546:	b21b      	sxth	r3, r3
 8001548:	4313      	orrs	r3, r2
 800154a:	b21a      	sxth	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 8001550:	7dfb      	ldrb	r3, [r7, #23]
 8001552:	b21b      	sxth	r3, r3
 8001554:	021b      	lsls	r3, r3, #8
 8001556:	b21a      	sxth	r2, r3
 8001558:	7dbb      	ldrb	r3, [r7, #22]
 800155a:	b21b      	sxth	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b21a      	sxth	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001564:	7e7b      	ldrb	r3, [r7, #25]
 8001566:	b21b      	sxth	r3, r3
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	b21a      	sxth	r2, r3
 800156c:	7e3b      	ldrb	r3, [r7, #24]
 800156e:	b21b      	sxth	r3, r3
 8001570:	4313      	orrs	r3, r2
 8001572:	b21a      	sxth	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001578:	7efb      	ldrb	r3, [r7, #27]
 800157a:	b21b      	sxth	r3, r3
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b21a      	sxth	r2, r3
 8001580:	7ebb      	ldrb	r3, [r7, #26]
 8001582:	b21b      	sxth	r3, r3
 8001584:	4313      	orrs	r3, r2
 8001586:	b21a      	sxth	r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 800158c:	7f7b      	ldrb	r3, [r7, #29]
 800158e:	b21b      	sxth	r3, r3
 8001590:	021b      	lsls	r3, r3, #8
 8001592:	b21a      	sxth	r2, r3
 8001594:	7f3b      	ldrb	r3, [r7, #28]
 8001596:	b21b      	sxth	r3, r3
 8001598:	4313      	orrs	r3, r2
 800159a:	b21a      	sxth	r2, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 80015a0:	7ffb      	ldrb	r3, [r7, #31]
 80015a2:	b21b      	sxth	r3, r3
 80015a4:	021b      	lsls	r3, r3, #8
 80015a6:	b21a      	sxth	r2, r3
 80015a8:	7fbb      	ldrb	r3, [r7, #30]
 80015aa:	b21b      	sxth	r3, r3
 80015ac:	4313      	orrs	r3, r2
 80015ae:	b21a      	sxth	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 80015b4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	b21a      	sxth	r2, r3
 80015be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015c2:	b21b      	sxth	r3, r3
 80015c4:	4313      	orrs	r3, r2
 80015c6:	b21a      	sxth	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 80015cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	021b      	lsls	r3, r3, #8
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80015da:	b21b      	sxth	r3, r3
 80015dc:	4313      	orrs	r3, r2
 80015de:	b21a      	sxth	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 80015e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015e8:	b25a      	sxtb	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 80015f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3728      	adds	r7, #40	@ 0x28
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
 8001608:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800160a:	2300      	movs	r3, #0
 800160c:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 800160e:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 8001612:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d076      	beq.n	8001708 <conf_sensor+0x10c>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 800161a:	f107 0114 	add.w	r1, r7, #20
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2202      	movs	r2, #2
 8001622:	20f4      	movs	r0, #244	@ 0xf4
 8001624:	f7ff fcd3 	bl	8000fce <bmp2_get_regs>
 8001628:	4603      	mov	r3, r0
 800162a:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 800162c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d16b      	bne.n	800170c <conf_sensor+0x110>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff fd74 	bl	8001122 <bmp2_soft_reset>
 800163a:	4603      	mov	r3, r0
 800163c:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 800163e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d162      	bne.n	800170c <conf_sensor+0x110>
            {
                set_os_mode(temp, conf);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	68b9      	ldr	r1, [r7, #8]
 800164c:	4618      	mov	r0, r3
 800164e:	f000 f863 	bl	8001718 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 8001652:	7d7b      	ldrb	r3, [r7, #21]
 8001654:	b25b      	sxtb	r3, r3
 8001656:	f003 031f 	and.w	r3, r3, #31
 800165a:	b25a      	sxtb	r2, r3
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	789b      	ldrb	r3, [r3, #2]
 8001660:	b25b      	sxtb	r3, r3
 8001662:	015b      	lsls	r3, r3, #5
 8001664:	b25b      	sxtb	r3, r3
 8001666:	4313      	orrs	r3, r2
 8001668:	b25b      	sxtb	r3, r3
 800166a:	b2db      	uxtb	r3, r3
 800166c:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 800166e:	7d7b      	ldrb	r3, [r7, #21]
 8001670:	b25b      	sxtb	r3, r3
 8001672:	f023 031c 	bic.w	r3, r3, #28
 8001676:	b25a      	sxtb	r2, r3
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	791b      	ldrb	r3, [r3, #4]
 800167c:	b25b      	sxtb	r3, r3
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	b25b      	sxtb	r3, r3
 8001682:	f003 031c 	and.w	r3, r3, #28
 8001686:	b25b      	sxtb	r3, r3
 8001688:	4313      	orrs	r3, r2
 800168a:	b25b      	sxtb	r3, r3
 800168c:	b2db      	uxtb	r3, r3
 800168e:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 8001690:	7d7b      	ldrb	r3, [r7, #21]
 8001692:	b25b      	sxtb	r3, r3
 8001694:	f023 0301 	bic.w	r3, r3, #1
 8001698:	b25a      	sxtb	r2, r3
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	795b      	ldrb	r3, [r3, #5]
 800169e:	b25b      	sxtb	r3, r3
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	b25b      	sxtb	r3, r3
 80016a6:	4313      	orrs	r3, r2
 80016a8:	b25b      	sxtb	r3, r3
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 80016ae:	f107 0114 	add.w	r1, r7, #20
 80016b2:	f107 0010 	add.w	r0, r7, #16
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2202      	movs	r2, #2
 80016ba:	f7ff fcc0 	bl	800103e <bmp2_set_regs>
 80016be:	4603      	mov	r3, r0
 80016c0:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 80016c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d120      	bne.n	800170c <conf_sensor+0x110>
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d01d      	beq.n	800170c <conf_sensor+0x110>
                {
                    dev->power_mode = mode;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	7bfa      	ldrb	r2, [r7, #15]
 80016d4:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 80016d6:	7d3b      	ldrb	r3, [r7, #20]
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	f023 0303 	bic.w	r3, r3, #3
 80016de:	b25a      	sxtb	r2, r3
 80016e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e4:	f003 0303 	and.w	r3, r3, #3
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	4313      	orrs	r3, r2
 80016ec:	b25b      	sxtb	r3, r3
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 80016f2:	f107 0114 	add.w	r1, r7, #20
 80016f6:	f107 0010 	add.w	r0, r7, #16
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2201      	movs	r2, #1
 80016fe:	f7ff fc9e 	bl	800103e <bmp2_set_regs>
 8001702:	4603      	mov	r3, r0
 8001704:	75fb      	strb	r3, [r7, #23]
 8001706:	e001      	b.n	800170c <conf_sensor+0x110>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001708:	23ff      	movs	r3, #255	@ 0xff
 800170a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800170c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3718      	adds	r7, #24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	78db      	ldrb	r3, [r3, #3]
 8001726:	2b04      	cmp	r3, #4
 8001728:	f200 808b 	bhi.w	8001842 <set_os_mode+0x12a>
 800172c:	a201      	add	r2, pc, #4	@ (adr r2, 8001734 <set_os_mode+0x1c>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	08001749 	.word	0x08001749
 8001738:	0800177b 	.word	0x0800177b
 800173c:	080017ad 	.word	0x080017ad
 8001740:	080017df 	.word	0x080017df
 8001744:	08001811 	.word	0x08001811
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	b25b      	sxtb	r3, r3
 800174e:	f003 031f 	and.w	r3, r3, #31
 8001752:	b25b      	sxtb	r3, r3
 8001754:	f043 0320 	orr.w	r3, r3, #32
 8001758:	b25b      	sxtb	r3, r3
 800175a:	b2da      	uxtb	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	b25b      	sxtb	r3, r3
 8001766:	f023 031c 	bic.w	r3, r3, #28
 800176a:	b25b      	sxtb	r3, r3
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	b25b      	sxtb	r3, r3
 8001772:	b2da      	uxtb	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	701a      	strb	r2, [r3, #0]
            break;
 8001778:	e064      	b.n	8001844 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b25b      	sxtb	r3, r3
 8001780:	f003 031f 	and.w	r3, r3, #31
 8001784:	b25b      	sxtb	r3, r3
 8001786:	f043 0320 	orr.w	r3, r3, #32
 800178a:	b25b      	sxtb	r3, r3
 800178c:	b2da      	uxtb	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	b25b      	sxtb	r3, r3
 8001798:	f023 031c 	bic.w	r3, r3, #28
 800179c:	b25b      	sxtb	r3, r3
 800179e:	f043 0308 	orr.w	r3, r3, #8
 80017a2:	b25b      	sxtb	r3, r3
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	701a      	strb	r2, [r3, #0]
            break;
 80017aa:	e04b      	b.n	8001844 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	b25b      	sxtb	r3, r3
 80017b2:	f003 031f 	and.w	r3, r3, #31
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	f043 0320 	orr.w	r3, r3, #32
 80017bc:	b25b      	sxtb	r3, r3
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	f023 031c 	bic.w	r3, r3, #28
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	f043 030c 	orr.w	r3, r3, #12
 80017d4:	b25b      	sxtb	r3, r3
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	701a      	strb	r2, [r3, #0]
            break;
 80017dc:	e032      	b.n	8001844 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	b25b      	sxtb	r3, r3
 80017e4:	f003 031f 	and.w	r3, r3, #31
 80017e8:	b25b      	sxtb	r3, r3
 80017ea:	f043 0320 	orr.w	r3, r3, #32
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	b2da      	uxtb	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	b25b      	sxtb	r3, r3
 80017fc:	f023 031c 	bic.w	r3, r3, #28
 8001800:	b25b      	sxtb	r3, r3
 8001802:	f043 0310 	orr.w	r3, r3, #16
 8001806:	b25b      	sxtb	r3, r3
 8001808:	b2da      	uxtb	r2, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	701a      	strb	r2, [r3, #0]
            break;
 800180e:	e019      	b.n	8001844 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	b25b      	sxtb	r3, r3
 8001816:	f003 031f 	and.w	r3, r3, #31
 800181a:	b25b      	sxtb	r3, r3
 800181c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001820:	b25b      	sxtb	r3, r3
 8001822:	b2da      	uxtb	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	b25b      	sxtb	r3, r3
 800182e:	f023 031c 	bic.w	r3, r3, #28
 8001832:	b25b      	sxtb	r3, r3
 8001834:	f043 0314 	orr.w	r3, r3, #20
 8001838:	b25b      	sxtb	r3, r3
 800183a:	b2da      	uxtb	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	701a      	strb	r2, [r3, #0]
            break;
 8001840:	e000      	b.n	8001844 <set_os_mode+0x12c>
        default:
            break;
 8001842:	bf00      	nop
    }
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	031b      	lsls	r3, r3, #12
 8001860:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	3301      	adds	r3, #1
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	011b      	lsls	r3, r3, #4
 800186a:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3302      	adds	r3, #2
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	091b      	lsrs	r3, r3, #4
 8001874:	b2db      	uxtb	r3, r3
 8001876:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001878:	697a      	ldr	r2, [r7, #20]
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	431a      	orrs	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	431a      	orrs	r2, r3
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	3303      	adds	r3, #3
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	031b      	lsls	r3, r3, #12
 800188e:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3304      	adds	r3, #4
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	3305      	adds	r3, #5
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	091b      	lsrs	r3, r3, #4
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 80018a6:	697a      	ldr	r2, [r7, #20]
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	431a      	orrs	r2, r3
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	461a      	mov	r2, r3
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	4619      	mov	r1, r3
 80018c0:	4610      	mov	r0, r2
 80018c2:	f000 fa31 	bl	8001d28 <st_check_boundaries>
 80018c6:	4603      	mov	r3, r0
 80018c8:	72fb      	strb	r3, [r7, #11]

    return rslt;
 80018ca:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 80018d8:	b480      	push	{r7}
 80018da:	b08d      	sub	sp, #52	@ 0x34
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 80018e4:	2300      	movs	r3, #0
 80018e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80018f6:	ed9f 5b4e 	vldr	d5, [pc, #312]	@ 8001a30 <compensate_temperature+0x158>
 80018fa:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	8b9b      	ldrh	r3, [r3, #28]
 8001902:	ee07 3a90 	vmov	s15, r3
 8001906:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 800190a:	ed9f 4b4b 	vldr	d4, [pc, #300]	@ 8001a38 <compensate_temperature+0x160>
 800190e:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001912:	ee36 6b47 	vsub.f64	d6, d6, d7
           ((double) dev->calib_param.dig_t2);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800191c:	ee07 3a90 	vmov	s15, r3
 8001920:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001924:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001928:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	ee07 3a90 	vmov	s15, r3
 8001934:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001938:	ed9f 5b41 	vldr	d5, [pc, #260]	@ 8001a40 <compensate_temperature+0x168>
 800193c:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	8b9b      	ldrh	r3, [r3, #28]
 8001944:	ee07 3a90 	vmov	s15, r3
 8001948:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 800194c:	ed9f 4b3e 	vldr	d4, [pc, #248]	@ 8001a48 <compensate_temperature+0x170>
 8001950:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001954:	ee36 6b47 	vsub.f64	d6, d6, d7
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	ee07 3a90 	vmov	s15, r3
 8001960:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001964:	ed9f 4b36 	vldr	d4, [pc, #216]	@ 8001a40 <compensate_temperature+0x168>
 8001968:	ee87 5b04 	vdiv.f64	d5, d7, d4
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	8b9b      	ldrh	r3, [r3, #28]
 8001970:	ee07 3a90 	vmov	s15, r3
 8001974:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 8001978:	ed9f 3b33 	vldr	d3, [pc, #204]	@ 8001a48 <compensate_temperature+0x170>
 800197c:	ee84 7b03 	vdiv.f64	d7, d4, d3
 8001980:	ee35 7b47 	vsub.f64	d7, d5, d7
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001984:	ee26 6b07 	vmul.f64	d6, d6, d7
        ((double) dev->calib_param.dig_t3);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800198e:	ee07 3a90 	vmov	s15, r3
 8001992:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var2 =
 8001996:	ee26 7b07 	vmul.f64	d7, d6, d7
 800199a:	ed87 7b04 	vstr	d7, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 800199e:	ed97 6b06 	vldr	d6, [r7, #24]
 80019a2:	ed97 7b04 	vldr	d7, [r7, #16]
 80019a6:	ee36 7b07 	vadd.f64	d7, d6, d7
 80019aa:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80019ae:	ee17 2a90 	vmov	r2, s15
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 80019b6:	ed97 6b06 	vldr	d6, [r7, #24]
 80019ba:	ed97 7b04 	vldr	d7, [r7, #16]
 80019be:	ee36 6b07 	vadd.f64	d6, d6, d7
 80019c2:	ed9f 5b23 	vldr	d5, [pc, #140]	@ 8001a50 <compensate_temperature+0x178>
 80019c6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80019ca:	ed87 7b08 	vstr	d7, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 80019ce:	ed97 7b08 	vldr	d7, [r7, #32]
 80019d2:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8001a58 <compensate_temperature+0x180>
 80019d6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019de:	d507      	bpl.n	80019f0 <compensate_temperature+0x118>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 80019e0:	f04f 0200 	mov.w	r2, #0
 80019e4:	4b20      	ldr	r3, [pc, #128]	@ (8001a68 <compensate_temperature+0x190>)
 80019e6:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 80019ea:	2301      	movs	r3, #1
 80019ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 80019f0:	ed97 7b08 	vldr	d7, [r7, #32]
 80019f4:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 8001a60 <compensate_temperature+0x188>
 80019f8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80019fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a00:	dd07      	ble.n	8001a12 <compensate_temperature+0x13a>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001a02:	f04f 0200 	mov.w	r2, #0
 8001a06:	4b19      	ldr	r3, [pc, #100]	@ (8001a6c <compensate_temperature+0x194>)
 8001a08:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001a12:	68f9      	ldr	r1, [r7, #12]
 8001a14:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a18:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001a1c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3734      	adds	r7, #52	@ 0x34
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	f3af 8000 	nop.w
 8001a30:	00000000 	.word	0x00000000
 8001a34:	40d00000 	.word	0x40d00000
 8001a38:	00000000 	.word	0x00000000
 8001a3c:	40900000 	.word	0x40900000
 8001a40:	00000000 	.word	0x00000000
 8001a44:	41000000 	.word	0x41000000
 8001a48:	00000000 	.word	0x00000000
 8001a4c:	40c00000 	.word	0x40c00000
 8001a50:	00000000 	.word	0x00000000
 8001a54:	40b40000 	.word	0x40b40000
 8001a58:	00000000 	.word	0x00000000
 8001a5c:	c0440000 	.word	0xc0440000
 8001a60:	00000000 	.word	0x00000000
 8001a64:	40554000 	.word	0x40554000
 8001a68:	c0440000 	.word	0xc0440000
 8001a6c:	40554000 	.word	0x40554000

08001a70 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b08d      	sub	sp, #52	@ 0x34
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	f04f 0300 	mov.w	r3, #0
 8001a8a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a92:	ee07 3a90 	vmov	s15, r3
 8001a96:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001a9a:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8001a9e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001aa2:	ed9f 6b8d 	vldr	d6, [pc, #564]	@ 8001cd8 <compensate_pressure+0x268>
 8001aa6:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001aaa:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001aae:	ed97 7b06 	vldr	d7, [r7, #24]
 8001ab2:	ee27 6b07 	vmul.f64	d6, d7, d7
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001abc:	ee07 3a90 	vmov	s15, r3
 8001ac0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ac4:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001ac8:	ed9f 5b85 	vldr	d5, [pc, #532]	@ 8001ce0 <compensate_pressure+0x270>
 8001acc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001ad0:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001ada:	ee07 3a90 	vmov	s15, r3
 8001ade:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001ae2:	ed97 7b06 	vldr	d7, [r7, #24]
 8001ae6:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001aea:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001aee:	ed97 6b04 	vldr	d6, [r7, #16]
 8001af2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001af6:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001afa:	ed97 7b04 	vldr	d7, [r7, #16]
 8001afe:	eeb1 5b00 	vmov.f64	d5, #16	@ 0x40800000  4.0
 8001b02:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001b0c:	ee07 3a90 	vmov	s15, r3
 8001b10:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001b14:	ed9f 5b74 	vldr	d5, [pc, #464]	@ 8001ce8 <compensate_pressure+0x278>
 8001b18:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001b1c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001b20:	ed87 7b04 	vstr	d7, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001b2a:	ee07 3a90 	vmov	s15, r3
 8001b2e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001b32:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b36:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001b3a:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b3e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b42:	ed9f 5b6b 	vldr	d5, [pc, #428]	@ 8001cf0 <compensate_pressure+0x280>
 8001b46:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001b50:	ee07 3a90 	vmov	s15, r3
 8001b54:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001b58:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b5c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001b60:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001b64:	ed9f 5b62 	vldr	d5, [pc, #392]	@ 8001cf0 <compensate_pressure+0x280>
 8001b68:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001b6c:	ed87 7b06 	vstr	d7, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001b70:	ed97 6b06 	vldr	d6, [r7, #24]
 8001b74:	ed9f 5b5a 	vldr	d5, [pc, #360]	@ 8001ce0 <compensate_pressure+0x270>
 8001b78:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001b7c:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8001b80:	ee37 6b06 	vadd.f64	d6, d7, d6
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001b88:	ee07 3a90 	vmov	s15, r3
 8001b8c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001b90:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b94:	ed87 7b06 	vstr	d7, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001b98:	ed97 7b06 	vldr	d7, [r7, #24]
 8001b9c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba4:	d407      	bmi.n	8001bb6 <compensate_pressure+0x146>
 8001ba6:	ed97 7b06 	vldr	d7, [r7, #24]
 8001baa:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb2:	f340 8086 	ble.w	8001cc2 <compensate_pressure+0x252>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	ee07 3a90 	vmov	s15, r3
 8001bbe:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001bc2:	ed9f 6b4d 	vldr	d6, [pc, #308]	@ 8001cf8 <compensate_pressure+0x288>
 8001bc6:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001bca:	ed87 7b08 	vstr	d7, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001bce:	ed97 6b04 	vldr	d6, [r7, #16]
 8001bd2:	ed9f 5b4b 	vldr	d5, [pc, #300]	@ 8001d00 <compensate_pressure+0x290>
 8001bd6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001bda:	ed97 6b08 	vldr	d6, [r7, #32]
 8001bde:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001be2:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 8001d08 <compensate_pressure+0x298>
 8001be6:	ee27 5b06 	vmul.f64	d5, d7, d6
 8001bea:	ed97 6b06 	vldr	d6, [r7, #24]
 8001bee:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001bf2:	ed87 7b08 	vstr	d7, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001bfc:	ee07 3a90 	vmov	s15, r3
 8001c00:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001c04:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c08:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001c0c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c10:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001c14:	ed9f 5b3e 	vldr	d5, [pc, #248]	@ 8001d10 <compensate_pressure+0x2a0>
 8001c18:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c1c:	ed87 7b06 	vstr	d7, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001c26:	ee07 3a90 	vmov	s15, r3
 8001c2a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001c2e:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c32:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001c36:	ed9f 5b2a 	vldr	d5, [pc, #168]	@ 8001ce0 <compensate_pressure+0x270>
 8001c3a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c3e:	ed87 7b04 	vstr	d7, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001c42:	ed97 6b06 	vldr	d6, [r7, #24]
 8001c46:	ed97 7b04 	vldr	d7, [r7, #16]
 8001c4a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001c54:	ee07 3a90 	vmov	s15, r3
 8001c58:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001c5c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001c60:	eeb3 5b00 	vmov.f64	d5, #48	@ 0x41800000  16.0
 8001c64:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001c68:	ed97 6b08 	vldr	d6, [r7, #32]
 8001c6c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001c70:	ed87 7b08 	vstr	d7, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001c74:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c78:	ed9f 6b27 	vldr	d6, [pc, #156]	@ 8001d18 <compensate_pressure+0x2a8>
 8001c7c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c84:	d507      	bpl.n	8001c96 <compensate_pressure+0x226>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001c86:	a324      	add	r3, pc, #144	@ (adr r3, 8001d18 <compensate_pressure+0x2a8>)
 8001c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c8c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001c90:	2303      	movs	r3, #3
 8001c92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001c96:	ed97 7b08 	vldr	d7, [r7, #32]
 8001c9a:	ed9f 6b21 	vldr	d6, [pc, #132]	@ 8001d20 <compensate_pressure+0x2b0>
 8001c9e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca6:	dd07      	ble.n	8001cb8 <compensate_pressure+0x248>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001ca8:	a31d      	add	r3, pc, #116	@ (adr r3, 8001d20 <compensate_pressure+0x2b0>)
 8001caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cae:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001cb2:	2304      	movs	r3, #4
 8001cb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8001cb8:	68f9      	ldr	r1, [r7, #12]
 8001cba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001cbe:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001cc2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3734      	adds	r7, #52	@ 0x34
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	f3af 8000 	nop.w
 8001cd8:	00000000 	.word	0x00000000
 8001cdc:	40ef4000 	.word	0x40ef4000
 8001ce0:	00000000 	.word	0x00000000
 8001ce4:	40e00000 	.word	0x40e00000
 8001ce8:	00000000 	.word	0x00000000
 8001cec:	40f00000 	.word	0x40f00000
 8001cf0:	00000000 	.word	0x00000000
 8001cf4:	41200000 	.word	0x41200000
 8001cf8:	00000000 	.word	0x00000000
 8001cfc:	41300000 	.word	0x41300000
 8001d00:	00000000 	.word	0x00000000
 8001d04:	40b00000 	.word	0x40b00000
 8001d08:	00000000 	.word	0x00000000
 8001d0c:	40b86a00 	.word	0x40b86a00
 8001d10:	00000000 	.word	0x00000000
 8001d14:	41e00000 	.word	0x41e00000
 8001d18:	00000000 	.word	0x00000000
 8001d1c:	40dd4c00 	.word	0x40dd4c00
 8001d20:	00000000 	.word	0x00000000
 8001d24:	40fadb00 	.word	0x40fadb00

08001d28 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	db03      	blt.n	8001d44 <st_check_boundaries+0x1c>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	4a1c      	ldr	r2, [pc, #112]	@ (8001db0 <st_check_boundaries+0x88>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	dd09      	ble.n	8001d58 <st_check_boundaries+0x30>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	db06      	blt.n	8001d58 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a18      	ldr	r2, [pc, #96]	@ (8001db0 <st_check_boundaries+0x88>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	dc02      	bgt.n	8001d58 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001d52:	23fa      	movs	r3, #250	@ 0xfa
 8001d54:	73fb      	strb	r3, [r7, #15]
 8001d56:	e023      	b.n	8001da0 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	db03      	blt.n	8001d66 <st_check_boundaries+0x3e>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a13      	ldr	r2, [pc, #76]	@ (8001db0 <st_check_boundaries+0x88>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	dd09      	ble.n	8001d7a <st_check_boundaries+0x52>
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	db06      	blt.n	8001d7a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	4a10      	ldr	r2, [pc, #64]	@ (8001db0 <st_check_boundaries+0x88>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	dc02      	bgt.n	8001d7a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001d74:	23fb      	movs	r3, #251	@ 0xfb
 8001d76:	73fb      	strb	r3, [r7, #15]
 8001d78:	e012      	b.n	8001da0 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	db03      	blt.n	8001d88 <st_check_boundaries+0x60>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	4a0b      	ldr	r2, [pc, #44]	@ (8001db0 <st_check_boundaries+0x88>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	dd09      	ble.n	8001d9c <st_check_boundaries+0x74>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	db03      	blt.n	8001d96 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a07      	ldr	r2, [pc, #28]	@ (8001db0 <st_check_boundaries+0x88>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	dd02      	ble.n	8001d9c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001d96:	23f9      	movs	r3, #249	@ 0xf9
 8001d98:	73fb      	strb	r3, [r7, #15]
 8001d9a:	e001      	b.n	8001da0 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001da0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	000ffff0 	.word	0x000ffff0

08001db4 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f7ff f8db 	bl	8000f78 <bmp2_init>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001dc6:	f107 0308 	add.w	r3, r7, #8
 8001dca:	6879      	ldr	r1, [r7, #4]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff f9c0 	bl	8001152 <bmp2_get_config>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001dde:	2303      	movs	r3, #3
 8001de0:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001de2:	f107 0308 	add.w	r3, r7, #8
 8001de6:	6879      	ldr	r1, [r7, #4]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff f9f2 	bl	80011d2 <bmp2_set_config>
 8001dee:	4603      	mov	r3, r0
 8001df0:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001df2:	f107 0308 	add.w	r3, r7, #8
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	4619      	mov	r1, r3
 8001dfa:	2003      	movs	r0, #3
 8001dfc:	f7ff fa24 	bl	8001248 <bmp2_set_power_mode>
 8001e00:	4603      	mov	r3, r0
 8001e02:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001e04:	f107 0108 	add.w	r1, r7, #8
 8001e08:	f107 0310 	add.w	r3, r7, #16
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff fab0 	bl	8001374 <bmp2_compute_meas_time>
 8001e14:	4603      	mov	r3, r0
 8001e16:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001e18:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60b9      	str	r1, [r7, #8]
 8001e2c:	607a      	str	r2, [r7, #4]
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	4603      	mov	r3, r0
 8001e32:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	6858      	ldr	r0, [r3, #4]
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	891b      	ldrh	r3, [r3, #8]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f002 f874 	bl	8003f38 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	6818      	ldr	r0, [r3, #0]
 8001e54:	f107 010f 	add.w	r1, r7, #15
 8001e58:	2305      	movs	r3, #5
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f004 fe21 	bl	8006aa2 <HAL_SPI_Transmit>
 8001e60:	4603      	mov	r3, r0
 8001e62:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	6818      	ldr	r0, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	b29a      	uxth	r2, r3
 8001e6c:	2305      	movs	r3, #5
 8001e6e:	68b9      	ldr	r1, [r7, #8]
 8001e70:	f004 ff8d 	bl	8006d8e <HAL_SPI_Receive>
 8001e74:	4603      	mov	r3, r0
 8001e76:	461a      	mov	r2, r3
 8001e78:	7dbb      	ldrb	r3, [r7, #22]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	6858      	ldr	r0, [r3, #4]
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	891b      	ldrh	r3, [r3, #8]
 8001e86:	2201      	movs	r2, #1
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f002 f855 	bl	8003f38 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001e8e:	7dbb      	ldrb	r3, [r7, #22]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <bmp2_spi_read+0x74>
    iError = -1;
 8001e94:	23ff      	movs	r3, #255	@ 0xff
 8001e96:	75fb      	strb	r3, [r7, #23]

  return iError;
 8001e98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60b9      	str	r1, [r7, #8]
 8001eac:	607a      	str	r2, [r7, #4]
 8001eae:	603b      	str	r3, [r7, #0]
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	6858      	ldr	r0, [r3, #4]
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	891b      	ldrh	r3, [r3, #8]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	4619      	mov	r1, r3
 8001ecc:	f002 f834 	bl	8003f38 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	6818      	ldr	r0, [r3, #0]
 8001ed4:	f107 010f 	add.w	r1, r7, #15
 8001ed8:	2305      	movs	r3, #5
 8001eda:	2201      	movs	r2, #1
 8001edc:	f004 fde1 	bl	8006aa2 <HAL_SPI_Transmit>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	6818      	ldr	r0, [r3, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	2305      	movs	r3, #5
 8001eee:	68b9      	ldr	r1, [r7, #8]
 8001ef0:	f004 fdd7 	bl	8006aa2 <HAL_SPI_Transmit>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	7dbb      	ldrb	r3, [r7, #22]
 8001efa:	4413      	add	r3, r2
 8001efc:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	6858      	ldr	r0, [r3, #4]
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	891b      	ldrh	r3, [r3, #8]
 8001f06:	2201      	movs	r2, #1
 8001f08:	4619      	mov	r1, r3
 8001f0a:	f002 f815 	bl	8003f38 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 8001f0e:	7dbb      	ldrb	r3, [r7, #22]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <bmp2_spi_write+0x74>
    iError = -1;
 8001f14:	23ff      	movs	r3, #255	@ 0xff
 8001f16:	75fb      	strb	r3, [r7, #23]

  return iError;
 8001f18:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a05      	ldr	r2, [pc, #20]	@ (8001f48 <bmp2_delay_us+0x24>)
 8001f32:	fba2 2303 	umull	r2, r3, r2, r3
 8001f36:	099b      	lsrs	r3, r3, #6
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f001 f915 	bl	8003168 <HAL_Delay>
}
 8001f3e:	bf00      	nop
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	10624dd3 	.word	0x10624dd3

08001f4c <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08c      	sub	sp, #48	@ 0x30
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8001f54:	23ff      	movs	r3, #255	@ 0xff
 8001f56:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  struct bmp2_status status;
  struct bmp2_data comp_data;
  double temp = NAN;
 8001f5a:	f04f 0200 	mov.w	r2, #0
 8001f5e:	4b21      	ldr	r3, [pc, #132]	@ (8001fe4 <BMP2_ReadTemperature_degC+0x98>)
 8001f60:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	899b      	ldrh	r3, [r3, #12]
 8001f6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8001f6e:	f107 031c 	add.w	r3, r7, #28
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff f93b 	bl	80011f0 <bmp2_get_status>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001f80:	f107 0308 	add.w	r3, r7, #8
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff f973 	bl	8001272 <bmp2_get_sensor_data>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    temp = comp_data.temperature;
 8001f92:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f96:	e9c7 2308 	strd	r2, r3, [r7, #32]
    try--;
 8001f9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8001fa8:	7f3b      	ldrb	r3, [r7, #28]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <BMP2_ReadTemperature_degC+0x6a>
 8001fae:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	dcdb      	bgt.n	8001f6e <BMP2_ReadTemperature_degC+0x22>

  /* Save reading result in sensor handler */
  BMP2_GET_TEMP(dev) = temp;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	ed97 7b08 	vldr	d7, [r7, #32]
 8001fbe:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001fc2:	edc3 7a04 	vstr	s15, [r3, #16]
  BMP2_GET_STATUS(dev) = rslt;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001fce:	729a      	strb	r2, [r3, #10]

  return temp;
 8001fd0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fd4:	ec43 2b17 	vmov	d7, r2, r3
}
 8001fd8:	eeb0 0b47 	vmov.f64	d0, d7
 8001fdc:	3730      	adds	r7, #48	@ 0x30
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	7ff80000 	.word	0x7ff80000

08001fe8 <LCD_Send_Cmd>:
extern I2C_HandleTypeDef hi2c1;
void LCD_Write_Byte(uint8_t val) {
    HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, &val, 1, 100);
}

void LCD_Send_Cmd(uint8_t cmd) {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af02      	add	r7, sp, #8
 8001fee:	4603      	mov	r3, r0
 8001ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 8001ff2:	79fb      	ldrb	r3, [r7, #7]
 8001ff4:	f023 030f 	bic.w	r3, r3, #15
 8001ff8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	011b      	lsls	r3, r3, #4
 8001ffe:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  // en=1, rs=0
 8002000:	7bfb      	ldrb	r3, [r7, #15]
 8002002:	f043 030c 	orr.w	r3, r3, #12
 8002006:	b2db      	uxtb	r3, r3
 8002008:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  // en=0, rs=0
 800200a:	7bfb      	ldrb	r3, [r7, #15]
 800200c:	f043 0308 	orr.w	r3, r3, #8
 8002010:	b2db      	uxtb	r3, r3
 8002012:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  // en=1, rs=0
 8002014:	7bbb      	ldrb	r3, [r7, #14]
 8002016:	f043 030c 	orr.w	r3, r3, #12
 800201a:	b2db      	uxtb	r3, r3
 800201c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  // en=0, rs=0
 800201e:	7bbb      	ldrb	r3, [r7, #14]
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	b2db      	uxtb	r3, r3
 8002026:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *) data_t, 4, 100);
 8002028:	f107 0208 	add.w	r2, r7, #8
 800202c:	2364      	movs	r3, #100	@ 0x64
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	2304      	movs	r3, #4
 8002032:	214e      	movs	r1, #78	@ 0x4e
 8002034:	4803      	ldr	r0, [pc, #12]	@ (8002044 <LCD_Send_Cmd+0x5c>)
 8002036:	f002 f835 	bl	80040a4 <HAL_I2C_Master_Transmit>
}
 800203a:	bf00      	nop
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000504 	.word	0x20000504

08002048 <LCD_Send_Data>:

void LCD_Send_Data(uint8_t data) {
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af02      	add	r7, sp, #8
 800204e:	4603      	mov	r3, r0
 8002050:	71fb      	strb	r3, [r7, #7]
	uint8_t data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 8002052:	79fb      	ldrb	r3, [r7, #7]
 8002054:	f023 030f 	bic.w	r3, r3, #15
 8002058:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	011b      	lsls	r3, r3, #4
 800205e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  // en=1, rs=1
 8002060:	7bfb      	ldrb	r3, [r7, #15]
 8002062:	f043 030d 	orr.w	r3, r3, #13
 8002066:	b2db      	uxtb	r3, r3
 8002068:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  // en=0, rs=1
 800206a:	7bfb      	ldrb	r3, [r7, #15]
 800206c:	f043 0309 	orr.w	r3, r3, #9
 8002070:	b2db      	uxtb	r3, r3
 8002072:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  // en=1, rs=1
 8002074:	7bbb      	ldrb	r3, [r7, #14]
 8002076:	f043 030d 	orr.w	r3, r3, #13
 800207a:	b2db      	uxtb	r3, r3
 800207c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  // en=0, rs=1
 800207e:	7bbb      	ldrb	r3, [r7, #14]
 8002080:	f043 0309 	orr.w	r3, r3, #9
 8002084:	b2db      	uxtb	r3, r3
 8002086:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_ADDR, (uint8_t *) data_t, 4, 100);
 8002088:	f107 0208 	add.w	r2, r7, #8
 800208c:	2364      	movs	r3, #100	@ 0x64
 800208e:	9300      	str	r3, [sp, #0]
 8002090:	2304      	movs	r3, #4
 8002092:	214e      	movs	r1, #78	@ 0x4e
 8002094:	4803      	ldr	r0, [pc, #12]	@ (80020a4 <LCD_Send_Data+0x5c>)
 8002096:	f002 f805 	bl	80040a4 <HAL_I2C_Master_Transmit>
}
 800209a:	bf00      	nop
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000504 	.word	0x20000504

080020a8 <LCD_Init>:

void LCD_Init(void) {
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 80020ac:	2032      	movs	r0, #50	@ 0x32
 80020ae:	f001 f85b 	bl	8003168 <HAL_Delay>
	LCD_Send_Cmd(0x30);
 80020b2:	2030      	movs	r0, #48	@ 0x30
 80020b4:	f7ff ff98 	bl	8001fe8 <LCD_Send_Cmd>
	HAL_Delay(5);
 80020b8:	2005      	movs	r0, #5
 80020ba:	f001 f855 	bl	8003168 <HAL_Delay>
	LCD_Send_Cmd(0x30);
 80020be:	2030      	movs	r0, #48	@ 0x30
 80020c0:	f7ff ff92 	bl	8001fe8 <LCD_Send_Cmd>
	HAL_Delay(1);
 80020c4:	2001      	movs	r0, #1
 80020c6:	f001 f84f 	bl	8003168 <HAL_Delay>
	LCD_Send_Cmd(0x30);
 80020ca:	2030      	movs	r0, #48	@ 0x30
 80020cc:	f7ff ff8c 	bl	8001fe8 <LCD_Send_Cmd>
	HAL_Delay(10);
 80020d0:	200a      	movs	r0, #10
 80020d2:	f001 f849 	bl	8003168 <HAL_Delay>
	LCD_Send_Cmd(0x20); // 4-bit mode
 80020d6:	2020      	movs	r0, #32
 80020d8:	f7ff ff86 	bl	8001fe8 <LCD_Send_Cmd>
	HAL_Delay(10);
 80020dc:	200a      	movs	r0, #10
 80020de:	f001 f843 	bl	8003168 <HAL_Delay>

	LCD_Send_Cmd(0x28); // Function set: DL=0 (4-bit), N=1 (2 lines), F=0 (5x8)
 80020e2:	2028      	movs	r0, #40	@ 0x28
 80020e4:	f7ff ff80 	bl	8001fe8 <LCD_Send_Cmd>
	HAL_Delay(1);
 80020e8:	2001      	movs	r0, #1
 80020ea:	f001 f83d 	bl	8003168 <HAL_Delay>
	LCD_Send_Cmd(0x08); // Display on/off control: Display off, cursor off, blink off
 80020ee:	2008      	movs	r0, #8
 80020f0:	f7ff ff7a 	bl	8001fe8 <LCD_Send_Cmd>
	HAL_Delay(1);
 80020f4:	2001      	movs	r0, #1
 80020f6:	f001 f837 	bl	8003168 <HAL_Delay>
	LCD_Send_Cmd(0x01); // Clear display
 80020fa:	2001      	movs	r0, #1
 80020fc:	f7ff ff74 	bl	8001fe8 <LCD_Send_Cmd>
	HAL_Delay(1);
 8002100:	2001      	movs	r0, #1
 8002102:	f001 f831 	bl	8003168 <HAL_Delay>
	LCD_Send_Cmd(0x06); // Entry mode set: I/D=1 (increment), S=0 (no shift)
 8002106:	2006      	movs	r0, #6
 8002108:	f7ff ff6e 	bl	8001fe8 <LCD_Send_Cmd>
	HAL_Delay(1);
 800210c:	2001      	movs	r0, #1
 800210e:	f001 f82b 	bl	8003168 <HAL_Delay>
	LCD_Send_Cmd(0x0C); // Display on/off control: Display on, cursor off, blink off
 8002112:	200c      	movs	r0, #12
 8002114:	f7ff ff68 	bl	8001fe8 <LCD_Send_Cmd>
}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}

0800211c <LCD_SendString>:

void LCD_SendString(char *str) {
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
	while (*str) LCD_Send_Data(*str++);
 8002124:	e006      	b.n	8002134 <LCD_SendString+0x18>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	1c5a      	adds	r2, r3, #1
 800212a:	607a      	str	r2, [r7, #4]
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff ff8a 	bl	8002048 <LCD_Send_Data>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d1f4      	bne.n	8002126 <LCD_SendString+0xa>
}
 800213c:	bf00      	nop
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 8002146:	b580      	push	{r7, lr}
 8002148:	b084      	sub	sp, #16
 800214a:	af00      	add	r7, sp, #0
 800214c:	4603      	mov	r3, r0
 800214e:	460a      	mov	r2, r1
 8002150:	71fb      	strb	r3, [r7, #7]
 8002152:	4613      	mov	r3, r2
 8002154:	71bb      	strb	r3, [r7, #6]
    uint8_t addr;
    if (row == 0) addr = 0x80 + col;
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d103      	bne.n	8002164 <LCD_SetCursor+0x1e>
 800215c:	79bb      	ldrb	r3, [r7, #6]
 800215e:	3b80      	subs	r3, #128	@ 0x80
 8002160:	73fb      	strb	r3, [r7, #15]
 8002162:	e002      	b.n	800216a <LCD_SetCursor+0x24>
    else addr = 0xC0 + col;
 8002164:	79bb      	ldrb	r3, [r7, #6]
 8002166:	3b40      	subs	r3, #64	@ 0x40
 8002168:	73fb      	strb	r3, [r7, #15]
    LCD_Send_Cmd(addr);
 800216a:	7bfb      	ldrb	r3, [r7, #15]
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff ff3b 	bl	8001fe8 <LCD_Send_Cmd>
}
 8002172:	bf00      	nop
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <LCD_Clear>:

void LCD_Clear(void) {
 800217a:	b580      	push	{r7, lr}
 800217c:	af00      	add	r7, sp, #0
	LCD_Send_Cmd(0x01); // Clear display
 800217e:	2001      	movs	r0, #1
 8002180:	f7ff ff32 	bl	8001fe8 <LCD_Send_Cmd>
	HAL_Delay(2);
 8002184:	2002      	movs	r0, #2
 8002186:	f000 ffef 	bl	8003168 <HAL_Delay>
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}

0800218e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002192:	f000 ff8c 	bl	80030ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002196:	f000 f813 	bl	80021c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800219a:	f000 fa07 	bl	80025ac <MX_GPIO_Init>
  MX_ETH_Init();
 800219e:	f000 f881 	bl	80022a4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80021a2:	f000 f9a5 	bl	80024f0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80021a6:	f000 f9d3 	bl	8002550 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 80021aa:	f000 f8c9 	bl	8002340 <MX_I2C1_Init>
  MX_TIM3_Init();
 80021ae:	f000 f945 	bl	800243c <MX_TIM3_Init>
  MX_SPI1_Init();
 80021b2:	f000 f905 	bl	80023c0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  App_Init();
 80021b6:	f7fe fc25 	bl	8000a04 <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  App_Process();
 80021ba:	f7fe fe1f 	bl	8000dfc <App_Process>
 80021be:	e7fc      	b.n	80021ba <main+0x2c>

080021c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b094      	sub	sp, #80	@ 0x50
 80021c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021c6:	f107 031c 	add.w	r3, r7, #28
 80021ca:	2234      	movs	r2, #52	@ 0x34
 80021cc:	2100      	movs	r1, #0
 80021ce:	4618      	mov	r0, r3
 80021d0:	f009 fd57 	bl	800bc82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021d4:	f107 0308 	add.w	r3, r7, #8
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80021e4:	f003 fa56 	bl	8005694 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021e8:	4b2c      	ldr	r3, [pc, #176]	@ (800229c <SystemClock_Config+0xdc>)
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	4a2b      	ldr	r2, [pc, #172]	@ (800229c <SystemClock_Config+0xdc>)
 80021ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80021f4:	4b29      	ldr	r3, [pc, #164]	@ (800229c <SystemClock_Config+0xdc>)
 80021f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021fc:	607b      	str	r3, [r7, #4]
 80021fe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002200:	4b27      	ldr	r3, [pc, #156]	@ (80022a0 <SystemClock_Config+0xe0>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002208:	4a25      	ldr	r2, [pc, #148]	@ (80022a0 <SystemClock_Config+0xe0>)
 800220a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800220e:	6013      	str	r3, [r2, #0]
 8002210:	4b23      	ldr	r3, [pc, #140]	@ (80022a0 <SystemClock_Config+0xe0>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002218:	603b      	str	r3, [r7, #0]
 800221a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800221c:	2301      	movs	r3, #1
 800221e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002220:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002224:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002226:	2302      	movs	r3, #2
 8002228:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800222a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800222e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002230:	2304      	movs	r3, #4
 8002232:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002234:	2360      	movs	r3, #96	@ 0x60
 8002236:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002238:	2302      	movs	r3, #2
 800223a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800223c:	2304      	movs	r3, #4
 800223e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002240:	2302      	movs	r3, #2
 8002242:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002244:	f107 031c 	add.w	r3, r7, #28
 8002248:	4618      	mov	r0, r3
 800224a:	f003 fa83 	bl	8005754 <HAL_RCC_OscConfig>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002254:	f000 faae 	bl	80027b4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002258:	f003 fa2c 	bl	80056b4 <HAL_PWREx_EnableOverDrive>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002262:	f000 faa7 	bl	80027b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002266:	230f      	movs	r3, #15
 8002268:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800226a:	2302      	movs	r3, #2
 800226c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002272:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002276:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002278:	2300      	movs	r3, #0
 800227a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800227c:	f107 0308 	add.w	r3, r7, #8
 8002280:	2103      	movs	r1, #3
 8002282:	4618      	mov	r0, r3
 8002284:	f003 fd14 	bl	8005cb0 <HAL_RCC_ClockConfig>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800228e:	f000 fa91 	bl	80027b4 <Error_Handler>
  }
}
 8002292:	bf00      	nop
 8002294:	3750      	adds	r7, #80	@ 0x50
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40023800 	.word	0x40023800
 80022a0:	40007000 	.word	0x40007000

080022a4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80022a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002328 <MX_ETH_Init+0x84>)
 80022aa:	4a20      	ldr	r2, [pc, #128]	@ (800232c <MX_ETH_Init+0x88>)
 80022ac:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80022ae:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <MX_ETH_Init+0x8c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80022b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002330 <MX_ETH_Init+0x8c>)
 80022b6:	2280      	movs	r2, #128	@ 0x80
 80022b8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80022ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002330 <MX_ETH_Init+0x8c>)
 80022bc:	22e1      	movs	r2, #225	@ 0xe1
 80022be:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80022c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002330 <MX_ETH_Init+0x8c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80022c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002330 <MX_ETH_Init+0x8c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80022cc:	4b18      	ldr	r3, [pc, #96]	@ (8002330 <MX_ETH_Init+0x8c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80022d2:	4b15      	ldr	r3, [pc, #84]	@ (8002328 <MX_ETH_Init+0x84>)
 80022d4:	4a16      	ldr	r2, [pc, #88]	@ (8002330 <MX_ETH_Init+0x8c>)
 80022d6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80022d8:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <MX_ETH_Init+0x84>)
 80022da:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80022de:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80022e0:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <MX_ETH_Init+0x84>)
 80022e2:	4a14      	ldr	r2, [pc, #80]	@ (8002334 <MX_ETH_Init+0x90>)
 80022e4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80022e6:	4b10      	ldr	r3, [pc, #64]	@ (8002328 <MX_ETH_Init+0x84>)
 80022e8:	4a13      	ldr	r2, [pc, #76]	@ (8002338 <MX_ETH_Init+0x94>)
 80022ea:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80022ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002328 <MX_ETH_Init+0x84>)
 80022ee:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80022f2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80022f4:	480c      	ldr	r0, [pc, #48]	@ (8002328 <MX_ETH_Init+0x84>)
 80022f6:	f001 f90d 	bl	8003514 <HAL_ETH_Init>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8002300:	f000 fa58 	bl	80027b4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8002304:	2238      	movs	r2, #56	@ 0x38
 8002306:	2100      	movs	r1, #0
 8002308:	480c      	ldr	r0, [pc, #48]	@ (800233c <MX_ETH_Init+0x98>)
 800230a:	f009 fcba 	bl	800bc82 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800230e:	4b0b      	ldr	r3, [pc, #44]	@ (800233c <MX_ETH_Init+0x98>)
 8002310:	2221      	movs	r2, #33	@ 0x21
 8002312:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8002314:	4b09      	ldr	r3, [pc, #36]	@ (800233c <MX_ETH_Init+0x98>)
 8002316:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800231a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800231c:	4b07      	ldr	r3, [pc, #28]	@ (800233c <MX_ETH_Init+0x98>)
 800231e:	2200      	movs	r2, #0
 8002320:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20000454 	.word	0x20000454
 800232c:	40028000 	.word	0x40028000
 8002330:	20000b70 	.word	0x20000b70
 8002334:	200002d0 	.word	0x200002d0
 8002338:	20000230 	.word	0x20000230
 800233c:	2000041c 	.word	0x2000041c

08002340 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002344:	4b1b      	ldr	r3, [pc, #108]	@ (80023b4 <MX_I2C1_Init+0x74>)
 8002346:	4a1c      	ldr	r2, [pc, #112]	@ (80023b8 <MX_I2C1_Init+0x78>)
 8002348:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800234a:	4b1a      	ldr	r3, [pc, #104]	@ (80023b4 <MX_I2C1_Init+0x74>)
 800234c:	4a1b      	ldr	r2, [pc, #108]	@ (80023bc <MX_I2C1_Init+0x7c>)
 800234e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002350:	4b18      	ldr	r3, [pc, #96]	@ (80023b4 <MX_I2C1_Init+0x74>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002356:	4b17      	ldr	r3, [pc, #92]	@ (80023b4 <MX_I2C1_Init+0x74>)
 8002358:	2201      	movs	r2, #1
 800235a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800235c:	4b15      	ldr	r3, [pc, #84]	@ (80023b4 <MX_I2C1_Init+0x74>)
 800235e:	2200      	movs	r2, #0
 8002360:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002362:	4b14      	ldr	r3, [pc, #80]	@ (80023b4 <MX_I2C1_Init+0x74>)
 8002364:	2200      	movs	r2, #0
 8002366:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002368:	4b12      	ldr	r3, [pc, #72]	@ (80023b4 <MX_I2C1_Init+0x74>)
 800236a:	2200      	movs	r2, #0
 800236c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800236e:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <MX_I2C1_Init+0x74>)
 8002370:	2200      	movs	r2, #0
 8002372:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002374:	4b0f      	ldr	r3, [pc, #60]	@ (80023b4 <MX_I2C1_Init+0x74>)
 8002376:	2200      	movs	r2, #0
 8002378:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800237a:	480e      	ldr	r0, [pc, #56]	@ (80023b4 <MX_I2C1_Init+0x74>)
 800237c:	f001 fdf6 	bl	8003f6c <HAL_I2C_Init>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002386:	f000 fa15 	bl	80027b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800238a:	2100      	movs	r1, #0
 800238c:	4809      	ldr	r0, [pc, #36]	@ (80023b4 <MX_I2C1_Init+0x74>)
 800238e:	f002 ffaf 	bl	80052f0 <HAL_I2CEx_ConfigAnalogFilter>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002398:	f000 fa0c 	bl	80027b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800239c:	2100      	movs	r1, #0
 800239e:	4805      	ldr	r0, [pc, #20]	@ (80023b4 <MX_I2C1_Init+0x74>)
 80023a0:	f002 fff1 	bl	8005386 <HAL_I2CEx_ConfigDigitalFilter>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80023aa:	f000 fa03 	bl	80027b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000504 	.word	0x20000504
 80023b8:	40005400 	.word	0x40005400
 80023bc:	20303e5d 	.word	0x20303e5d

080023c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80023c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002434 <MX_SPI1_Init+0x74>)
 80023c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002438 <MX_SPI1_Init+0x78>)
 80023c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002434 <MX_SPI1_Init+0x74>)
 80023cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80023d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023d2:	4b18      	ldr	r3, [pc, #96]	@ (8002434 <MX_SPI1_Init+0x74>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023d8:	4b16      	ldr	r3, [pc, #88]	@ (8002434 <MX_SPI1_Init+0x74>)
 80023da:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80023de:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80023e0:	4b14      	ldr	r3, [pc, #80]	@ (8002434 <MX_SPI1_Init+0x74>)
 80023e2:	2202      	movs	r2, #2
 80023e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80023e6:	4b13      	ldr	r3, [pc, #76]	@ (8002434 <MX_SPI1_Init+0x74>)
 80023e8:	2201      	movs	r2, #1
 80023ea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80023ec:	4b11      	ldr	r3, [pc, #68]	@ (8002434 <MX_SPI1_Init+0x74>)
 80023ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023f2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80023f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002434 <MX_SPI1_Init+0x74>)
 80023f6:	2210      	movs	r2, #16
 80023f8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002434 <MX_SPI1_Init+0x74>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002400:	4b0c      	ldr	r3, [pc, #48]	@ (8002434 <MX_SPI1_Init+0x74>)
 8002402:	2200      	movs	r2, #0
 8002404:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002406:	4b0b      	ldr	r3, [pc, #44]	@ (8002434 <MX_SPI1_Init+0x74>)
 8002408:	2200      	movs	r2, #0
 800240a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800240c:	4b09      	ldr	r3, [pc, #36]	@ (8002434 <MX_SPI1_Init+0x74>)
 800240e:	2207      	movs	r2, #7
 8002410:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002412:	4b08      	ldr	r3, [pc, #32]	@ (8002434 <MX_SPI1_Init+0x74>)
 8002414:	2200      	movs	r2, #0
 8002416:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002418:	4b06      	ldr	r3, [pc, #24]	@ (8002434 <MX_SPI1_Init+0x74>)
 800241a:	2200      	movs	r2, #0
 800241c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800241e:	4805      	ldr	r0, [pc, #20]	@ (8002434 <MX_SPI1_Init+0x74>)
 8002420:	f004 fa94 	bl	800694c <HAL_SPI_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800242a:	f000 f9c3 	bl	80027b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000558 	.word	0x20000558
 8002438:	40013000 	.word	0x40013000

0800243c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b08a      	sub	sp, #40	@ 0x28
 8002440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002442:	f107 031c 	add.w	r3, r7, #28
 8002446:	2200      	movs	r2, #0
 8002448:	601a      	str	r2, [r3, #0]
 800244a:	605a      	str	r2, [r3, #4]
 800244c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800244e:	463b      	mov	r3, r7
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
 800245c:	615a      	str	r2, [r3, #20]
 800245e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002460:	4b21      	ldr	r3, [pc, #132]	@ (80024e8 <MX_TIM3_Init+0xac>)
 8002462:	4a22      	ldr	r2, [pc, #136]	@ (80024ec <MX_TIM3_Init+0xb0>)
 8002464:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8002466:	4b20      	ldr	r3, [pc, #128]	@ (80024e8 <MX_TIM3_Init+0xac>)
 8002468:	225f      	movs	r2, #95	@ 0x5f
 800246a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800246c:	4b1e      	ldr	r3, [pc, #120]	@ (80024e8 <MX_TIM3_Init+0xac>)
 800246e:	2200      	movs	r2, #0
 8002470:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002472:	4b1d      	ldr	r3, [pc, #116]	@ (80024e8 <MX_TIM3_Init+0xac>)
 8002474:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002478:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800247a:	4b1b      	ldr	r3, [pc, #108]	@ (80024e8 <MX_TIM3_Init+0xac>)
 800247c:	2200      	movs	r2, #0
 800247e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002480:	4b19      	ldr	r3, [pc, #100]	@ (80024e8 <MX_TIM3_Init+0xac>)
 8002482:	2200      	movs	r2, #0
 8002484:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002486:	4818      	ldr	r0, [pc, #96]	@ (80024e8 <MX_TIM3_Init+0xac>)
 8002488:	f005 fafc 	bl	8007a84 <HAL_TIM_PWM_Init>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002492:	f000 f98f 	bl	80027b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002496:	2300      	movs	r3, #0
 8002498:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800249a:	2300      	movs	r3, #0
 800249c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800249e:	f107 031c 	add.w	r3, r7, #28
 80024a2:	4619      	mov	r1, r3
 80024a4:	4810      	ldr	r0, [pc, #64]	@ (80024e8 <MX_TIM3_Init+0xac>)
 80024a6:	f006 f9b7 	bl	8008818 <HAL_TIMEx_MasterConfigSynchronization>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80024b0:	f000 f980 	bl	80027b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b4:	2360      	movs	r3, #96	@ 0x60
 80024b6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024bc:	2300      	movs	r3, #0
 80024be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024c0:	2300      	movs	r3, #0
 80024c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024c4:	463b      	mov	r3, r7
 80024c6:	2200      	movs	r2, #0
 80024c8:	4619      	mov	r1, r3
 80024ca:	4807      	ldr	r0, [pc, #28]	@ (80024e8 <MX_TIM3_Init+0xac>)
 80024cc:	f005 fd34 	bl	8007f38 <HAL_TIM_PWM_ConfigChannel>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80024d6:	f000 f96d 	bl	80027b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80024da:	4803      	ldr	r0, [pc, #12]	@ (80024e8 <MX_TIM3_Init+0xac>)
 80024dc:	f000 fb6a 	bl	8002bb4 <HAL_TIM_MspPostInit>

}
 80024e0:	bf00      	nop
 80024e2:	3728      	adds	r7, #40	@ 0x28
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	200005bc 	.word	0x200005bc
 80024ec:	40000400 	.word	0x40000400

080024f0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80024f4:	4b14      	ldr	r3, [pc, #80]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 80024f6:	4a15      	ldr	r2, [pc, #84]	@ (800254c <MX_USART3_UART_Init+0x5c>)
 80024f8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80024fa:	4b13      	ldr	r3, [pc, #76]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 80024fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002500:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002502:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 8002504:	2200      	movs	r2, #0
 8002506:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002508:	4b0f      	ldr	r3, [pc, #60]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 800250a:	2200      	movs	r2, #0
 800250c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800250e:	4b0e      	ldr	r3, [pc, #56]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 8002510:	2200      	movs	r2, #0
 8002512:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002514:	4b0c      	ldr	r3, [pc, #48]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 8002516:	220c      	movs	r2, #12
 8002518:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800251a:	4b0b      	ldr	r3, [pc, #44]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 800251c:	2200      	movs	r2, #0
 800251e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002520:	4b09      	ldr	r3, [pc, #36]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 8002522:	2200      	movs	r2, #0
 8002524:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002526:	4b08      	ldr	r3, [pc, #32]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 8002528:	2200      	movs	r2, #0
 800252a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800252c:	4b06      	ldr	r3, [pc, #24]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 800252e:	2200      	movs	r2, #0
 8002530:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002532:	4805      	ldr	r0, [pc, #20]	@ (8002548 <MX_USART3_UART_Init+0x58>)
 8002534:	f006 fa1c 	bl	8008970 <HAL_UART_Init>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800253e:	f000 f939 	bl	80027b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000608 	.word	0x20000608
 800254c:	40004800 	.word	0x40004800

08002550 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002554:	4b14      	ldr	r3, [pc, #80]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002556:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800255a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800255c:	4b12      	ldr	r3, [pc, #72]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800255e:	2206      	movs	r2, #6
 8002560:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002562:	4b11      	ldr	r3, [pc, #68]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002564:	2202      	movs	r2, #2
 8002566:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002568:	4b0f      	ldr	r3, [pc, #60]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800256a:	2200      	movs	r2, #0
 800256c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800256e:	4b0e      	ldr	r3, [pc, #56]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002570:	2202      	movs	r2, #2
 8002572:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002574:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002576:	2201      	movs	r2, #1
 8002578:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800257a:	4b0b      	ldr	r3, [pc, #44]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800257c:	2200      	movs	r2, #0
 800257e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002580:	4b09      	ldr	r3, [pc, #36]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002582:	2200      	movs	r2, #0
 8002584:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002586:	4b08      	ldr	r3, [pc, #32]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002588:	2201      	movs	r2, #1
 800258a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800258c:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800258e:	2200      	movs	r2, #0
 8002590:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002592:	4805      	ldr	r0, [pc, #20]	@ (80025a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002594:	f002 ff43 	bl	800541e <HAL_PCD_Init>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800259e:	f000 f909 	bl	80027b4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000690 	.word	0x20000690

080025ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08e      	sub	sp, #56	@ 0x38
 80025b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	605a      	str	r2, [r3, #4]
 80025bc:	609a      	str	r2, [r3, #8]
 80025be:	60da      	str	r2, [r3, #12]
 80025c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025c2:	4b75      	ldr	r3, [pc, #468]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	4a74      	ldr	r2, [pc, #464]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 80025c8:	f043 0304 	orr.w	r3, r3, #4
 80025cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ce:	4b72      	ldr	r3, [pc, #456]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f003 0304 	and.w	r3, r3, #4
 80025d6:	623b      	str	r3, [r7, #32]
 80025d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025da:	4b6f      	ldr	r3, [pc, #444]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025de:	4a6e      	ldr	r2, [pc, #440]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 80025e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e6:	4b6c      	ldr	r3, [pc, #432]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ee:	61fb      	str	r3, [r7, #28]
 80025f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f2:	4b69      	ldr	r3, [pc, #420]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	4a68      	ldr	r2, [pc, #416]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 80025f8:	f043 0301 	orr.w	r3, r3, #1
 80025fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fe:	4b66      	ldr	r3, [pc, #408]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	61bb      	str	r3, [r7, #24]
 8002608:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800260a:	4b63      	ldr	r3, [pc, #396]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	4a62      	ldr	r2, [pc, #392]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002610:	f043 0302 	orr.w	r3, r3, #2
 8002614:	6313      	str	r3, [r2, #48]	@ 0x30
 8002616:	4b60      	ldr	r3, [pc, #384]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002622:	4b5d      	ldr	r3, [pc, #372]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	4a5c      	ldr	r2, [pc, #368]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002628:	f043 0320 	orr.w	r3, r3, #32
 800262c:	6313      	str	r3, [r2, #48]	@ 0x30
 800262e:	4b5a      	ldr	r3, [pc, #360]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002632:	f003 0320 	and.w	r3, r3, #32
 8002636:	613b      	str	r3, [r7, #16]
 8002638:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800263a:	4b57      	ldr	r3, [pc, #348]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 800263c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263e:	4a56      	ldr	r2, [pc, #344]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002640:	f043 0310 	orr.w	r3, r3, #16
 8002644:	6313      	str	r3, [r2, #48]	@ 0x30
 8002646:	4b54      	ldr	r3, [pc, #336]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	f003 0310 	and.w	r3, r3, #16
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002652:	4b51      	ldr	r3, [pc, #324]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	4a50      	ldr	r2, [pc, #320]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002658:	f043 0308 	orr.w	r3, r3, #8
 800265c:	6313      	str	r3, [r2, #48]	@ 0x30
 800265e:	4b4e      	ldr	r3, [pc, #312]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	f003 0308 	and.w	r3, r3, #8
 8002666:	60bb      	str	r3, [r7, #8]
 8002668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800266a:	4b4b      	ldr	r3, [pc, #300]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	4a4a      	ldr	r2, [pc, #296]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002674:	6313      	str	r3, [r2, #48]	@ 0x30
 8002676:	4b48      	ldr	r3, [pc, #288]	@ (8002798 <MX_GPIO_Init+0x1ec>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800267e:	607b      	str	r3, [r7, #4]
 8002680:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002682:	2200      	movs	r2, #0
 8002684:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002688:	4844      	ldr	r0, [pc, #272]	@ (800279c <MX_GPIO_Init+0x1f0>)
 800268a:	f001 fc55 	bl	8003f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FAN_PIN_GPIO_Port, FAN_PIN_Pin, GPIO_PIN_RESET);
 800268e:	2200      	movs	r2, #0
 8002690:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002694:	4842      	ldr	r0, [pc, #264]	@ (80027a0 <MX_GPIO_Init+0x1f4>)
 8002696:	f001 fc4f 	bl	8003f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800269a:	2200      	movs	r2, #0
 800269c:	2140      	movs	r1, #64	@ 0x40
 800269e:	4841      	ldr	r0, [pc, #260]	@ (80027a4 <MX_GPIO_Init+0x1f8>)
 80026a0:	f001 fc4a 	bl	8003f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP2_CS_GPIO_Port, BMP2_CS_Pin, GPIO_PIN_SET);
 80026a4:	2201      	movs	r2, #1
 80026a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026aa:	483f      	ldr	r0, [pc, #252]	@ (80027a8 <MX_GPIO_Init+0x1fc>)
 80026ac:	f001 fc44 	bl	8003f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80026b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80026b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80026ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80026c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026c4:	4619      	mov	r1, r3
 80026c6:	4839      	ldr	r0, [pc, #228]	@ (80027ac <MX_GPIO_Init+0x200>)
 80026c8:	f001 fa72 	bl	8003bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80026cc:	f244 0381 	movw	r3, #16513	@ 0x4081
 80026d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026d2:	2301      	movs	r3, #1
 80026d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d6:	2300      	movs	r3, #0
 80026d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026da:	2300      	movs	r3, #0
 80026dc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026e2:	4619      	mov	r1, r3
 80026e4:	482d      	ldr	r0, [pc, #180]	@ (800279c <MX_GPIO_Init+0x1f0>)
 80026e6:	f001 fa63 	bl	8003bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = BTN_DOWN_Pin;
 80026ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026f0:	2300      	movs	r3, #0
 80026f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026f4:	2301      	movs	r3, #1
 80026f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BTN_DOWN_GPIO_Port, &GPIO_InitStruct);
 80026f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026fc:	4619      	mov	r1, r3
 80026fe:	482c      	ldr	r0, [pc, #176]	@ (80027b0 <MX_GPIO_Init+0x204>)
 8002700:	f001 fa56 	bl	8003bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FAN_PIN_Pin */
  GPIO_InitStruct.Pin = FAN_PIN_Pin;
 8002704:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002708:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800270a:	2301      	movs	r3, #1
 800270c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270e:	2300      	movs	r3, #0
 8002710:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002712:	2300      	movs	r3, #0
 8002714:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FAN_PIN_GPIO_Port, &GPIO_InitStruct);
 8002716:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800271a:	4619      	mov	r1, r3
 800271c:	4820      	ldr	r0, [pc, #128]	@ (80027a0 <MX_GPIO_Init+0x1f4>)
 800271e:	f001 fa47 	bl	8003bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_UP_Pin */
  GPIO_InitStruct.Pin = BTN_UP_Pin;
 8002722:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002726:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002728:	2300      	movs	r3, #0
 800272a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800272c:	2301      	movs	r3, #1
 800272e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BTN_UP_GPIO_Port, &GPIO_InitStruct);
 8002730:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002734:	4619      	mov	r1, r3
 8002736:	481a      	ldr	r0, [pc, #104]	@ (80027a0 <MX_GPIO_Init+0x1f4>)
 8002738:	f001 fa3a 	bl	8003bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800273c:	2340      	movs	r3, #64	@ 0x40
 800273e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002740:	2301      	movs	r3, #1
 8002742:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002744:	2300      	movs	r3, #0
 8002746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002748:	2300      	movs	r3, #0
 800274a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800274c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002750:	4619      	mov	r1, r3
 8002752:	4814      	ldr	r0, [pc, #80]	@ (80027a4 <MX_GPIO_Init+0x1f8>)
 8002754:	f001 fa2c 	bl	8003bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002758:	2380      	movs	r3, #128	@ 0x80
 800275a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800275c:	2300      	movs	r3, #0
 800275e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002768:	4619      	mov	r1, r3
 800276a:	480e      	ldr	r0, [pc, #56]	@ (80027a4 <MX_GPIO_Init+0x1f8>)
 800276c:	f001 fa20 	bl	8003bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP2_CS_Pin */
  GPIO_InitStruct.Pin = BMP2_CS_Pin;
 8002770:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002774:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002776:	2301      	movs	r3, #1
 8002778:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277a:	2300      	movs	r3, #0
 800277c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277e:	2300      	movs	r3, #0
 8002780:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BMP2_CS_GPIO_Port, &GPIO_InitStruct);
 8002782:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002786:	4619      	mov	r1, r3
 8002788:	4807      	ldr	r0, [pc, #28]	@ (80027a8 <MX_GPIO_Init+0x1fc>)
 800278a:	f001 fa11 	bl	8003bb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800278e:	bf00      	nop
 8002790:	3738      	adds	r7, #56	@ 0x38
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40023800 	.word	0x40023800
 800279c:	40020400 	.word	0x40020400
 80027a0:	40021000 	.word	0x40021000
 80027a4:	40021800 	.word	0x40021800
 80027a8:	40020000 	.word	0x40020000
 80027ac:	40020800 	.word	0x40020800
 80027b0:	40021400 	.word	0x40021400

080027b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027b8:	b672      	cpsid	i
}
 80027ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027bc:	bf00      	nop
 80027be:	e7fd      	b.n	80027bc <Error_Handler+0x8>

080027c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80027c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002804 <HAL_MspInit+0x44>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002804 <HAL_MspInit+0x44>)
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002804 <HAL_MspInit+0x44>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027da:	607b      	str	r3, [r7, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027de:	4b09      	ldr	r3, [pc, #36]	@ (8002804 <HAL_MspInit+0x44>)
 80027e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e2:	4a08      	ldr	r2, [pc, #32]	@ (8002804 <HAL_MspInit+0x44>)
 80027e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ea:	4b06      	ldr	r3, [pc, #24]	@ (8002804 <HAL_MspInit+0x44>)
 80027ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027f2:	603b      	str	r3, [r7, #0]
 80027f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	40023800 	.word	0x40023800

08002808 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b08e      	sub	sp, #56	@ 0x38
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002810:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	605a      	str	r2, [r3, #4]
 800281a:	609a      	str	r2, [r3, #8]
 800281c:	60da      	str	r2, [r3, #12]
 800281e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a4e      	ldr	r2, [pc, #312]	@ (8002960 <HAL_ETH_MspInit+0x158>)
 8002826:	4293      	cmp	r3, r2
 8002828:	f040 8096 	bne.w	8002958 <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800282c:	4b4d      	ldr	r3, [pc, #308]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 800282e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002830:	4a4c      	ldr	r2, [pc, #304]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 8002832:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002836:	6313      	str	r3, [r2, #48]	@ 0x30
 8002838:	4b4a      	ldr	r3, [pc, #296]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 800283a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002840:	623b      	str	r3, [r7, #32]
 8002842:	6a3b      	ldr	r3, [r7, #32]
 8002844:	4b47      	ldr	r3, [pc, #284]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 8002846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002848:	4a46      	ldr	r2, [pc, #280]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 800284a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800284e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002850:	4b44      	ldr	r3, [pc, #272]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 8002852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002854:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002858:	61fb      	str	r3, [r7, #28]
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	4b41      	ldr	r3, [pc, #260]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 800285e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002860:	4a40      	ldr	r2, [pc, #256]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 8002862:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002866:	6313      	str	r3, [r2, #48]	@ 0x30
 8002868:	4b3e      	ldr	r3, [pc, #248]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 800286a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002870:	61bb      	str	r3, [r7, #24]
 8002872:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002874:	4b3b      	ldr	r3, [pc, #236]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 8002876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002878:	4a3a      	ldr	r2, [pc, #232]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 800287a:	f043 0304 	orr.w	r3, r3, #4
 800287e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002880:	4b38      	ldr	r3, [pc, #224]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 8002882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002884:	f003 0304 	and.w	r3, r3, #4
 8002888:	617b      	str	r3, [r7, #20]
 800288a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288c:	4b35      	ldr	r3, [pc, #212]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 800288e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002890:	4a34      	ldr	r2, [pc, #208]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 8002892:	f043 0301 	orr.w	r3, r3, #1
 8002896:	6313      	str	r3, [r2, #48]	@ 0x30
 8002898:	4b32      	ldr	r3, [pc, #200]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a4:	4b2f      	ldr	r3, [pc, #188]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 80028a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 80028aa:	f043 0302 	orr.w	r3, r3, #2
 80028ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b0:	4b2c      	ldr	r3, [pc, #176]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80028bc:	4b29      	ldr	r3, [pc, #164]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 80028be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c0:	4a28      	ldr	r2, [pc, #160]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 80028c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c8:	4b26      	ldr	r3, [pc, #152]	@ (8002964 <HAL_ETH_MspInit+0x15c>)
 80028ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80028d4:	2332      	movs	r3, #50	@ 0x32
 80028d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d8:	2302      	movs	r3, #2
 80028da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028dc:	2300      	movs	r3, #0
 80028de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e0:	2303      	movs	r3, #3
 80028e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028e4:	230b      	movs	r3, #11
 80028e6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028ec:	4619      	mov	r1, r3
 80028ee:	481e      	ldr	r0, [pc, #120]	@ (8002968 <HAL_ETH_MspInit+0x160>)
 80028f0:	f001 f95e 	bl	8003bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80028f4:	2386      	movs	r3, #134	@ 0x86
 80028f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f8:	2302      	movs	r3, #2
 80028fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fc:	2300      	movs	r3, #0
 80028fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002900:	2303      	movs	r3, #3
 8002902:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002904:	230b      	movs	r3, #11
 8002906:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800290c:	4619      	mov	r1, r3
 800290e:	4817      	ldr	r0, [pc, #92]	@ (800296c <HAL_ETH_MspInit+0x164>)
 8002910:	f001 f94e 	bl	8003bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002914:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002918:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291a:	2302      	movs	r3, #2
 800291c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002922:	2303      	movs	r3, #3
 8002924:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002926:	230b      	movs	r3, #11
 8002928:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800292a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800292e:	4619      	mov	r1, r3
 8002930:	480f      	ldr	r0, [pc, #60]	@ (8002970 <HAL_ETH_MspInit+0x168>)
 8002932:	f001 f93d 	bl	8003bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002936:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800293a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800293c:	2302      	movs	r3, #2
 800293e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002944:	2303      	movs	r3, #3
 8002946:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002948:	230b      	movs	r3, #11
 800294a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800294c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002950:	4619      	mov	r1, r3
 8002952:	4808      	ldr	r0, [pc, #32]	@ (8002974 <HAL_ETH_MspInit+0x16c>)
 8002954:	f001 f92c 	bl	8003bb0 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8002958:	bf00      	nop
 800295a:	3738      	adds	r7, #56	@ 0x38
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40028000 	.word	0x40028000
 8002964:	40023800 	.word	0x40023800
 8002968:	40020800 	.word	0x40020800
 800296c:	40020000 	.word	0x40020000
 8002970:	40020400 	.word	0x40020400
 8002974:	40021800 	.word	0x40021800

08002978 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b0ae      	sub	sp, #184	@ 0xb8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002980:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	605a      	str	r2, [r3, #4]
 800298a:	609a      	str	r2, [r3, #8]
 800298c:	60da      	str	r2, [r3, #12]
 800298e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002990:	f107 0314 	add.w	r3, r7, #20
 8002994:	2290      	movs	r2, #144	@ 0x90
 8002996:	2100      	movs	r1, #0
 8002998:	4618      	mov	r0, r3
 800299a:	f009 f972 	bl	800bc82 <memset>
  if(hi2c->Instance==I2C1)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a2a      	ldr	r2, [pc, #168]	@ (8002a4c <HAL_I2C_MspInit+0xd4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d14c      	bne.n	8002a42 <HAL_I2C_MspInit+0xca>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80029a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029ac:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80029ae:	2300      	movs	r3, #0
 80029b0:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029b2:	f107 0314 	add.w	r3, r7, #20
 80029b6:	4618      	mov	r0, r3
 80029b8:	f003 fba0 	bl	80060fc <HAL_RCCEx_PeriphCLKConfig>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80029c2:	f7ff fef7 	bl	80027b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029c6:	4b22      	ldr	r3, [pc, #136]	@ (8002a50 <HAL_I2C_MspInit+0xd8>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ca:	4a21      	ldr	r2, [pc, #132]	@ (8002a50 <HAL_I2C_MspInit+0xd8>)
 80029cc:	f043 0302 	orr.w	r3, r3, #2
 80029d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002a50 <HAL_I2C_MspInit+0xd8>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029de:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029e6:	2312      	movs	r3, #18
 80029e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ec:	2300      	movs	r3, #0
 80029ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f2:	2303      	movs	r3, #3
 80029f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029f8:	2304      	movs	r3, #4
 80029fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029fe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a02:	4619      	mov	r1, r3
 8002a04:	4813      	ldr	r0, [pc, #76]	@ (8002a54 <HAL_I2C_MspInit+0xdc>)
 8002a06:	f001 f8d3 	bl	8003bb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a0a:	4b11      	ldr	r3, [pc, #68]	@ (8002a50 <HAL_I2C_MspInit+0xd8>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	4a10      	ldr	r2, [pc, #64]	@ (8002a50 <HAL_I2C_MspInit+0xd8>)
 8002a10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002a14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a16:	4b0e      	ldr	r3, [pc, #56]	@ (8002a50 <HAL_I2C_MspInit+0xd8>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002a22:	2200      	movs	r2, #0
 8002a24:	2100      	movs	r1, #0
 8002a26:	201f      	movs	r0, #31
 8002a28:	f000 fc9d 	bl	8003366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002a2c:	201f      	movs	r0, #31
 8002a2e:	f000 fcb6 	bl	800339e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002a32:	2200      	movs	r2, #0
 8002a34:	2100      	movs	r1, #0
 8002a36:	2020      	movs	r0, #32
 8002a38:	f000 fc95 	bl	8003366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002a3c:	2020      	movs	r0, #32
 8002a3e:	f000 fcae 	bl	800339e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002a42:	bf00      	nop
 8002a44:	37b8      	adds	r7, #184	@ 0xb8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40005400 	.word	0x40005400
 8002a50:	40023800 	.word	0x40023800
 8002a54:	40020400 	.word	0x40020400

08002a58 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08c      	sub	sp, #48	@ 0x30
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a60:	f107 031c 	add.w	r3, r7, #28
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a37      	ldr	r2, [pc, #220]	@ (8002b54 <HAL_SPI_MspInit+0xfc>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d168      	bne.n	8002b4c <HAL_SPI_MspInit+0xf4>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a7a:	4b37      	ldr	r3, [pc, #220]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7e:	4a36      	ldr	r2, [pc, #216]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002a80:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a84:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a86:	4b34      	ldr	r3, [pc, #208]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a8e:	61bb      	str	r3, [r7, #24]
 8002a90:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a92:	4b31      	ldr	r3, [pc, #196]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a96:	4a30      	ldr	r2, [pc, #192]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002a98:	f043 0301 	orr.w	r3, r3, #1
 8002a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aaa:	4b2b      	ldr	r3, [pc, #172]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aae:	4a2a      	ldr	r2, [pc, #168]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002ab0:	f043 0308 	orr.w	r3, r3, #8
 8002ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ab6:	4b28      	ldr	r3, [pc, #160]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	f003 0308 	and.w	r3, r3, #8
 8002abe:	613b      	str	r3, [r7, #16]
 8002ac0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ac2:	4b25      	ldr	r3, [pc, #148]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac6:	4a24      	ldr	r2, [pc, #144]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ace:	4b22      	ldr	r3, [pc, #136]	@ (8002b58 <HAL_SPI_MspInit+0x100>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002ada:	2320      	movs	r3, #32
 8002adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002aea:	2305      	movs	r3, #5
 8002aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aee:	f107 031c 	add.w	r3, r7, #28
 8002af2:	4619      	mov	r1, r3
 8002af4:	4819      	ldr	r0, [pc, #100]	@ (8002b5c <HAL_SPI_MspInit+0x104>)
 8002af6:	f001 f85b 	bl	8003bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002afa:	2380      	movs	r3, #128	@ 0x80
 8002afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002afe:	2302      	movs	r3, #2
 8002b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b02:	2300      	movs	r3, #0
 8002b04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b06:	2303      	movs	r3, #3
 8002b08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b0a:	2305      	movs	r3, #5
 8002b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b0e:	f107 031c 	add.w	r3, r7, #28
 8002b12:	4619      	mov	r1, r3
 8002b14:	4812      	ldr	r0, [pc, #72]	@ (8002b60 <HAL_SPI_MspInit+0x108>)
 8002b16:	f001 f84b 	bl	8003bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b20:	2302      	movs	r3, #2
 8002b22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b2c:	2305      	movs	r3, #5
 8002b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b30:	f107 031c 	add.w	r3, r7, #28
 8002b34:	4619      	mov	r1, r3
 8002b36:	480b      	ldr	r0, [pc, #44]	@ (8002b64 <HAL_SPI_MspInit+0x10c>)
 8002b38:	f001 f83a 	bl	8003bb0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2100      	movs	r1, #0
 8002b40:	2023      	movs	r0, #35	@ 0x23
 8002b42:	f000 fc10 	bl	8003366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002b46:	2023      	movs	r0, #35	@ 0x23
 8002b48:	f000 fc29 	bl	800339e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002b4c:	bf00      	nop
 8002b4e:	3730      	adds	r7, #48	@ 0x30
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	40013000 	.word	0x40013000
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	40020000 	.word	0x40020000
 8002b60:	40020c00 	.word	0x40020c00
 8002b64:	40021800 	.word	0x40021800

08002b68 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a0d      	ldr	r2, [pc, #52]	@ (8002bac <HAL_TIM_PWM_MspInit+0x44>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d113      	bne.n	8002ba2 <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb0 <HAL_TIM_PWM_MspInit+0x48>)
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	4a0c      	ldr	r2, [pc, #48]	@ (8002bb0 <HAL_TIM_PWM_MspInit+0x48>)
 8002b80:	f043 0302 	orr.w	r3, r3, #2
 8002b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b86:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb0 <HAL_TIM_PWM_MspInit+0x48>)
 8002b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b92:	2200      	movs	r2, #0
 8002b94:	2100      	movs	r1, #0
 8002b96:	201d      	movs	r0, #29
 8002b98:	f000 fbe5 	bl	8003366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b9c:	201d      	movs	r0, #29
 8002b9e:	f000 fbfe 	bl	800339e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002ba2:	bf00      	nop
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	40000400 	.word	0x40000400
 8002bb0:	40023800 	.word	0x40023800

08002bb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bbc:	f107 030c 	add.w	r3, r7, #12
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	605a      	str	r2, [r3, #4]
 8002bc6:	609a      	str	r2, [r3, #8]
 8002bc8:	60da      	str	r2, [r3, #12]
 8002bca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a11      	ldr	r2, [pc, #68]	@ (8002c18 <HAL_TIM_MspPostInit+0x64>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d11b      	bne.n	8002c0e <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd6:	4b11      	ldr	r3, [pc, #68]	@ (8002c1c <HAL_TIM_MspPostInit+0x68>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bda:	4a10      	ldr	r2, [pc, #64]	@ (8002c1c <HAL_TIM_MspPostInit+0x68>)
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002be2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c1c <HAL_TIM_MspPostInit+0x68>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	60bb      	str	r3, [r7, #8]
 8002bec:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002bee:	2340      	movs	r3, #64	@ 0x40
 8002bf0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bfe:	2302      	movs	r3, #2
 8002c00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c02:	f107 030c 	add.w	r3, r7, #12
 8002c06:	4619      	mov	r1, r3
 8002c08:	4805      	ldr	r0, [pc, #20]	@ (8002c20 <HAL_TIM_MspPostInit+0x6c>)
 8002c0a:	f000 ffd1 	bl	8003bb0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002c0e:	bf00      	nop
 8002c10:	3720      	adds	r7, #32
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40000400 	.word	0x40000400
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	40020000 	.word	0x40020000

08002c24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b0ae      	sub	sp, #184	@ 0xb8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c2c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c3c:	f107 0314 	add.w	r3, r7, #20
 8002c40:	2290      	movs	r2, #144	@ 0x90
 8002c42:	2100      	movs	r1, #0
 8002c44:	4618      	mov	r0, r3
 8002c46:	f009 f81c 	bl	800bc82 <memset>
  if(huart->Instance==USART3)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a26      	ldr	r2, [pc, #152]	@ (8002ce8 <HAL_UART_MspInit+0xc4>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d144      	bne.n	8002cde <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002c54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c58:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c5e:	f107 0314 	add.w	r3, r7, #20
 8002c62:	4618      	mov	r0, r3
 8002c64:	f003 fa4a 	bl	80060fc <HAL_RCCEx_PeriphCLKConfig>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002c6e:	f7ff fda1 	bl	80027b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c72:	4b1e      	ldr	r3, [pc, #120]	@ (8002cec <HAL_UART_MspInit+0xc8>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	4a1d      	ldr	r2, [pc, #116]	@ (8002cec <HAL_UART_MspInit+0xc8>)
 8002c78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cec <HAL_UART_MspInit+0xc8>)
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c86:	613b      	str	r3, [r7, #16]
 8002c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c8a:	4b18      	ldr	r3, [pc, #96]	@ (8002cec <HAL_UART_MspInit+0xc8>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	4a17      	ldr	r2, [pc, #92]	@ (8002cec <HAL_UART_MspInit+0xc8>)
 8002c90:	f043 0308 	orr.w	r3, r3, #8
 8002c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c96:	4b15      	ldr	r3, [pc, #84]	@ (8002cec <HAL_UART_MspInit+0xc8>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9a:	f003 0308 	and.w	r3, r3, #8
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002ca2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002ca6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002caa:	2302      	movs	r3, #2
 8002cac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002cbc:	2307      	movs	r3, #7
 8002cbe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cc2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	4809      	ldr	r0, [pc, #36]	@ (8002cf0 <HAL_UART_MspInit+0xcc>)
 8002cca:	f000 ff71 	bl	8003bb0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002cce:	2200      	movs	r2, #0
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	2027      	movs	r0, #39	@ 0x27
 8002cd4:	f000 fb47 	bl	8003366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002cd8:	2027      	movs	r0, #39	@ 0x27
 8002cda:	f000 fb60 	bl	800339e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002cde:	bf00      	nop
 8002ce0:	37b8      	adds	r7, #184	@ 0xb8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40004800 	.word	0x40004800
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	40020c00 	.word	0x40020c00

08002cf4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b0ae      	sub	sp, #184	@ 0xb8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	605a      	str	r2, [r3, #4]
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d0c:	f107 0314 	add.w	r3, r7, #20
 8002d10:	2290      	movs	r2, #144	@ 0x90
 8002d12:	2100      	movs	r1, #0
 8002d14:	4618      	mov	r0, r3
 8002d16:	f008 ffb4 	bl	800bc82 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d22:	d159      	bne.n	8002dd8 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002d24:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d28:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d30:	f107 0314 	add.w	r3, r7, #20
 8002d34:	4618      	mov	r0, r3
 8002d36:	f003 f9e1 	bl	80060fc <HAL_RCCEx_PeriphCLKConfig>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002d40:	f7ff fd38 	bl	80027b4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d44:	4b26      	ldr	r3, [pc, #152]	@ (8002de0 <HAL_PCD_MspInit+0xec>)
 8002d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d48:	4a25      	ldr	r2, [pc, #148]	@ (8002de0 <HAL_PCD_MspInit+0xec>)
 8002d4a:	f043 0301 	orr.w	r3, r3, #1
 8002d4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d50:	4b23      	ldr	r3, [pc, #140]	@ (8002de0 <HAL_PCD_MspInit+0xec>)
 8002d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002d5c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002d60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d64:	2302      	movs	r3, #2
 8002d66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d70:	2303      	movs	r3, #3
 8002d72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002d76:	230a      	movs	r3, #10
 8002d78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002d80:	4619      	mov	r1, r3
 8002d82:	4818      	ldr	r0, [pc, #96]	@ (8002de4 <HAL_PCD_MspInit+0xf0>)
 8002d84:	f000 ff14 	bl	8003bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002d88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d90:	2300      	movs	r3, #0
 8002d92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d96:	2300      	movs	r3, #0
 8002d98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002d9c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002da0:	4619      	mov	r1, r3
 8002da2:	4810      	ldr	r0, [pc, #64]	@ (8002de4 <HAL_PCD_MspInit+0xf0>)
 8002da4:	f000 ff04 	bl	8003bb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002da8:	4b0d      	ldr	r3, [pc, #52]	@ (8002de0 <HAL_PCD_MspInit+0xec>)
 8002daa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dac:	4a0c      	ldr	r2, [pc, #48]	@ (8002de0 <HAL_PCD_MspInit+0xec>)
 8002dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002db2:	6353      	str	r3, [r2, #52]	@ 0x34
 8002db4:	4b0a      	ldr	r3, [pc, #40]	@ (8002de0 <HAL_PCD_MspInit+0xec>)
 8002db6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002db8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dbc:	60fb      	str	r3, [r7, #12]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	4b07      	ldr	r3, [pc, #28]	@ (8002de0 <HAL_PCD_MspInit+0xec>)
 8002dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc4:	4a06      	ldr	r2, [pc, #24]	@ (8002de0 <HAL_PCD_MspInit+0xec>)
 8002dc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dca:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dcc:	4b04      	ldr	r3, [pc, #16]	@ (8002de0 <HAL_PCD_MspInit+0xec>)
 8002dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dd4:	60bb      	str	r3, [r7, #8]
 8002dd6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002dd8:	bf00      	nop
 8002dda:	37b8      	adds	r7, #184	@ 0xb8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40020000 	.word	0x40020000

08002de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002dec:	bf00      	nop
 8002dee:	e7fd      	b.n	8002dec <NMI_Handler+0x4>

08002df0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002df4:	bf00      	nop
 8002df6:	e7fd      	b.n	8002df4 <HardFault_Handler+0x4>

08002df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dfc:	bf00      	nop
 8002dfe:	e7fd      	b.n	8002dfc <MemManage_Handler+0x4>

08002e00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e04:	bf00      	nop
 8002e06:	e7fd      	b.n	8002e04 <BusFault_Handler+0x4>

08002e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e0c:	bf00      	nop
 8002e0e:	e7fd      	b.n	8002e0c <UsageFault_Handler+0x4>

08002e10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e14:	bf00      	nop
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr

08002e1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e22:	bf00      	nop
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e30:	bf00      	nop
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e3e:	f000 f973 	bl	8003128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
	...

08002e48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e4c:	4802      	ldr	r0, [pc, #8]	@ (8002e58 <TIM3_IRQHandler+0x10>)
 8002e4e:	f004 ff6b 	bl	8007d28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	200005bc 	.word	0x200005bc

08002e5c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002e60:	4802      	ldr	r0, [pc, #8]	@ (8002e6c <I2C1_EV_IRQHandler+0x10>)
 8002e62:	f001 fa37 	bl	80042d4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000504 	.word	0x20000504

08002e70 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002e74:	4802      	ldr	r0, [pc, #8]	@ (8002e80 <I2C1_ER_IRQHandler+0x10>)
 8002e76:	f001 fa47 	bl	8004308 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	20000504 	.word	0x20000504

08002e84 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002e88:	4802      	ldr	r0, [pc, #8]	@ (8002e94 <SPI1_IRQHandler+0x10>)
 8002e8a:	f004 fad7 	bl	800743c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002e8e:	bf00      	nop
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	20000558 	.word	0x20000558

08002e98 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002e9c:	4802      	ldr	r0, [pc, #8]	@ (8002ea8 <USART3_IRQHandler+0x10>)
 8002e9e:	f005 fe83 	bl	8008ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002ea2:	bf00      	nop
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000608 	.word	0x20000608

08002eac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  return 1;
 8002eb0:	2301      	movs	r3, #1
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <_kill>:

int _kill(int pid, int sig)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ec6:	f008 ff41 	bl	800bd4c <__errno>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2216      	movs	r2, #22
 8002ece:	601a      	str	r2, [r3, #0]
  return -1;
 8002ed0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <_exit>:

void _exit (int status)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f7ff ffe7 	bl	8002ebc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002eee:	bf00      	nop
 8002ef0:	e7fd      	b.n	8002eee <_exit+0x12>

08002ef2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b086      	sub	sp, #24
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	60f8      	str	r0, [r7, #12]
 8002efa:	60b9      	str	r1, [r7, #8]
 8002efc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002efe:	2300      	movs	r3, #0
 8002f00:	617b      	str	r3, [r7, #20]
 8002f02:	e00a      	b.n	8002f1a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f04:	f3af 8000 	nop.w
 8002f08:	4601      	mov	r1, r0
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	1c5a      	adds	r2, r3, #1
 8002f0e:	60ba      	str	r2, [r7, #8]
 8002f10:	b2ca      	uxtb	r2, r1
 8002f12:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	3301      	adds	r3, #1
 8002f18:	617b      	str	r3, [r7, #20]
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	dbf0      	blt.n	8002f04 <_read+0x12>
  }

  return len;
 8002f22:	687b      	ldr	r3, [r7, #4]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3718      	adds	r7, #24
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f38:	2300      	movs	r3, #0
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	e009      	b.n	8002f52 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	1c5a      	adds	r2, r3, #1
 8002f42:	60ba      	str	r2, [r7, #8]
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	617b      	str	r3, [r7, #20]
 8002f52:	697a      	ldr	r2, [r7, #20]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	dbf1      	blt.n	8002f3e <_write+0x12>
  }
  return len;
 8002f5a:	687b      	ldr	r3, [r7, #4]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3718      	adds	r7, #24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <_close>:

int _close(int file)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr

08002f7c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f8c:	605a      	str	r2, [r3, #4]
  return 0;
 8002f8e:	2300      	movs	r3, #0
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <_isatty>:

int _isatty(int file)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fa4:	2301      	movs	r3, #1
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr

08002fb2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b085      	sub	sp, #20
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	60f8      	str	r0, [r7, #12]
 8002fba:	60b9      	str	r1, [r7, #8]
 8002fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3714      	adds	r7, #20
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fd4:	4a14      	ldr	r2, [pc, #80]	@ (8003028 <_sbrk+0x5c>)
 8002fd6:	4b15      	ldr	r3, [pc, #84]	@ (800302c <_sbrk+0x60>)
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fe0:	4b13      	ldr	r3, [pc, #76]	@ (8003030 <_sbrk+0x64>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d102      	bne.n	8002fee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fe8:	4b11      	ldr	r3, [pc, #68]	@ (8003030 <_sbrk+0x64>)
 8002fea:	4a12      	ldr	r2, [pc, #72]	@ (8003034 <_sbrk+0x68>)
 8002fec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fee:	4b10      	ldr	r3, [pc, #64]	@ (8003030 <_sbrk+0x64>)
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d207      	bcs.n	800300c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ffc:	f008 fea6 	bl	800bd4c <__errno>
 8003000:	4603      	mov	r3, r0
 8003002:	220c      	movs	r2, #12
 8003004:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003006:	f04f 33ff 	mov.w	r3, #4294967295
 800300a:	e009      	b.n	8003020 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800300c:	4b08      	ldr	r3, [pc, #32]	@ (8003030 <_sbrk+0x64>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003012:	4b07      	ldr	r3, [pc, #28]	@ (8003030 <_sbrk+0x64>)
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4413      	add	r3, r2
 800301a:	4a05      	ldr	r2, [pc, #20]	@ (8003030 <_sbrk+0x64>)
 800301c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800301e:	68fb      	ldr	r3, [r7, #12]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	20080000 	.word	0x20080000
 800302c:	00000400 	.word	0x00000400
 8003030:	20000b78 	.word	0x20000b78
 8003034:	20000cd0 	.word	0x20000cd0

08003038 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800303c:	4b06      	ldr	r3, [pc, #24]	@ (8003058 <SystemInit+0x20>)
 800303e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003042:	4a05      	ldr	r2, [pc, #20]	@ (8003058 <SystemInit+0x20>)
 8003044:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003048:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	e000ed00 	.word	0xe000ed00

0800305c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800305c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003094 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003060:	f7ff ffea 	bl	8003038 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003064:	480c      	ldr	r0, [pc, #48]	@ (8003098 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003066:	490d      	ldr	r1, [pc, #52]	@ (800309c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003068:	4a0d      	ldr	r2, [pc, #52]	@ (80030a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800306a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800306c:	e002      	b.n	8003074 <LoopCopyDataInit>

0800306e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800306e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003070:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003072:	3304      	adds	r3, #4

08003074 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003074:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003076:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003078:	d3f9      	bcc.n	800306e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800307a:	4a0a      	ldr	r2, [pc, #40]	@ (80030a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800307c:	4c0a      	ldr	r4, [pc, #40]	@ (80030a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800307e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003080:	e001      	b.n	8003086 <LoopFillZerobss>

08003082 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003082:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003084:	3204      	adds	r2, #4

08003086 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003086:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003088:	d3fb      	bcc.n	8003082 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800308a:	f008 fe65 	bl	800bd58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800308e:	f7ff f87e 	bl	800218e <main>
  bx  lr    
 8003092:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003094:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003098:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800309c:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 80030a0:	0800eb3c 	.word	0x0800eb3c
  ldr r2, =_sbss
 80030a4:	20000370 	.word	0x20000370
  ldr r4, =_ebss
 80030a8:	20000ccc 	.word	0x20000ccc

080030ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030ac:	e7fe      	b.n	80030ac <ADC_IRQHandler>

080030ae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030b2:	2003      	movs	r0, #3
 80030b4:	f000 f94c 	bl	8003350 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030b8:	2000      	movs	r0, #0
 80030ba:	f000 f805 	bl	80030c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030be:	f7ff fb7f 	bl	80027c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030d0:	4b12      	ldr	r3, [pc, #72]	@ (800311c <HAL_InitTick+0x54>)
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	4b12      	ldr	r3, [pc, #72]	@ (8003120 <HAL_InitTick+0x58>)
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	4619      	mov	r1, r3
 80030da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030de:	fbb3 f3f1 	udiv	r3, r3, r1
 80030e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 f967 	bl	80033ba <HAL_SYSTICK_Config>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e00e      	b.n	8003114 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b0f      	cmp	r3, #15
 80030fa:	d80a      	bhi.n	8003112 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030fc:	2200      	movs	r2, #0
 80030fe:	6879      	ldr	r1, [r7, #4]
 8003100:	f04f 30ff 	mov.w	r0, #4294967295
 8003104:	f000 f92f 	bl	8003366 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003108:	4a06      	ldr	r2, [pc, #24]	@ (8003124 <HAL_InitTick+0x5c>)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800310e:	2300      	movs	r3, #0
 8003110:	e000      	b.n	8003114 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
}
 8003114:	4618      	mov	r0, r3
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	2000005c 	.word	0x2000005c
 8003120:	20000064 	.word	0x20000064
 8003124:	20000060 	.word	0x20000060

08003128 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800312c:	4b06      	ldr	r3, [pc, #24]	@ (8003148 <HAL_IncTick+0x20>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	461a      	mov	r2, r3
 8003132:	4b06      	ldr	r3, [pc, #24]	@ (800314c <HAL_IncTick+0x24>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4413      	add	r3, r2
 8003138:	4a04      	ldr	r2, [pc, #16]	@ (800314c <HAL_IncTick+0x24>)
 800313a:	6013      	str	r3, [r2, #0]
}
 800313c:	bf00      	nop
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	20000064 	.word	0x20000064
 800314c:	20000b7c 	.word	0x20000b7c

08003150 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003150:	b480      	push	{r7}
 8003152:	af00      	add	r7, sp, #0
  return uwTick;
 8003154:	4b03      	ldr	r3, [pc, #12]	@ (8003164 <HAL_GetTick+0x14>)
 8003156:	681b      	ldr	r3, [r3, #0]
}
 8003158:	4618      	mov	r0, r3
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	20000b7c 	.word	0x20000b7c

08003168 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003170:	f7ff ffee 	bl	8003150 <HAL_GetTick>
 8003174:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003180:	d005      	beq.n	800318e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003182:	4b0a      	ldr	r3, [pc, #40]	@ (80031ac <HAL_Delay+0x44>)
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	461a      	mov	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	4413      	add	r3, r2
 800318c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800318e:	bf00      	nop
 8003190:	f7ff ffde 	bl	8003150 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	429a      	cmp	r2, r3
 800319e:	d8f7      	bhi.n	8003190 <HAL_Delay+0x28>
  {
  }
}
 80031a0:	bf00      	nop
 80031a2:	bf00      	nop
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	20000064 	.word	0x20000064

080031b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f003 0307 	and.w	r3, r3, #7
 80031be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031c0:	4b0b      	ldr	r3, [pc, #44]	@ (80031f0 <__NVIC_SetPriorityGrouping+0x40>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031cc:	4013      	ands	r3, r2
 80031ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80031d8:	4b06      	ldr	r3, [pc, #24]	@ (80031f4 <__NVIC_SetPriorityGrouping+0x44>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031de:	4a04      	ldr	r2, [pc, #16]	@ (80031f0 <__NVIC_SetPriorityGrouping+0x40>)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	60d3      	str	r3, [r2, #12]
}
 80031e4:	bf00      	nop
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	e000ed00 	.word	0xe000ed00
 80031f4:	05fa0000 	.word	0x05fa0000

080031f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031fc:	4b04      	ldr	r3, [pc, #16]	@ (8003210 <__NVIC_GetPriorityGrouping+0x18>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	0a1b      	lsrs	r3, r3, #8
 8003202:	f003 0307 	and.w	r3, r3, #7
}
 8003206:	4618      	mov	r0, r3
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000ed00 	.word	0xe000ed00

08003214 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	4603      	mov	r3, r0
 800321c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800321e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003222:	2b00      	cmp	r3, #0
 8003224:	db0b      	blt.n	800323e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003226:	79fb      	ldrb	r3, [r7, #7]
 8003228:	f003 021f 	and.w	r2, r3, #31
 800322c:	4907      	ldr	r1, [pc, #28]	@ (800324c <__NVIC_EnableIRQ+0x38>)
 800322e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003232:	095b      	lsrs	r3, r3, #5
 8003234:	2001      	movs	r0, #1
 8003236:	fa00 f202 	lsl.w	r2, r0, r2
 800323a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	e000e100 	.word	0xe000e100

08003250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	4603      	mov	r3, r0
 8003258:	6039      	str	r1, [r7, #0]
 800325a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800325c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003260:	2b00      	cmp	r3, #0
 8003262:	db0a      	blt.n	800327a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	b2da      	uxtb	r2, r3
 8003268:	490c      	ldr	r1, [pc, #48]	@ (800329c <__NVIC_SetPriority+0x4c>)
 800326a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326e:	0112      	lsls	r2, r2, #4
 8003270:	b2d2      	uxtb	r2, r2
 8003272:	440b      	add	r3, r1
 8003274:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003278:	e00a      	b.n	8003290 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	b2da      	uxtb	r2, r3
 800327e:	4908      	ldr	r1, [pc, #32]	@ (80032a0 <__NVIC_SetPriority+0x50>)
 8003280:	79fb      	ldrb	r3, [r7, #7]
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	3b04      	subs	r3, #4
 8003288:	0112      	lsls	r2, r2, #4
 800328a:	b2d2      	uxtb	r2, r2
 800328c:	440b      	add	r3, r1
 800328e:	761a      	strb	r2, [r3, #24]
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	e000e100 	.word	0xe000e100
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b089      	sub	sp, #36	@ 0x24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f003 0307 	and.w	r3, r3, #7
 80032b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f1c3 0307 	rsb	r3, r3, #7
 80032be:	2b04      	cmp	r3, #4
 80032c0:	bf28      	it	cs
 80032c2:	2304      	movcs	r3, #4
 80032c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	3304      	adds	r3, #4
 80032ca:	2b06      	cmp	r3, #6
 80032cc:	d902      	bls.n	80032d4 <NVIC_EncodePriority+0x30>
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	3b03      	subs	r3, #3
 80032d2:	e000      	b.n	80032d6 <NVIC_EncodePriority+0x32>
 80032d4:	2300      	movs	r3, #0
 80032d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d8:	f04f 32ff 	mov.w	r2, #4294967295
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43da      	mvns	r2, r3
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	401a      	ands	r2, r3
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032ec:	f04f 31ff 	mov.w	r1, #4294967295
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	fa01 f303 	lsl.w	r3, r1, r3
 80032f6:	43d9      	mvns	r1, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032fc:	4313      	orrs	r3, r2
         );
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3724      	adds	r7, #36	@ 0x24
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
	...

0800330c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	3b01      	subs	r3, #1
 8003318:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800331c:	d301      	bcc.n	8003322 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800331e:	2301      	movs	r3, #1
 8003320:	e00f      	b.n	8003342 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003322:	4a0a      	ldr	r2, [pc, #40]	@ (800334c <SysTick_Config+0x40>)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3b01      	subs	r3, #1
 8003328:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800332a:	210f      	movs	r1, #15
 800332c:	f04f 30ff 	mov.w	r0, #4294967295
 8003330:	f7ff ff8e 	bl	8003250 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003334:	4b05      	ldr	r3, [pc, #20]	@ (800334c <SysTick_Config+0x40>)
 8003336:	2200      	movs	r2, #0
 8003338:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800333a:	4b04      	ldr	r3, [pc, #16]	@ (800334c <SysTick_Config+0x40>)
 800333c:	2207      	movs	r2, #7
 800333e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	3708      	adds	r7, #8
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	e000e010 	.word	0xe000e010

08003350 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f7ff ff29 	bl	80031b0 <__NVIC_SetPriorityGrouping>
}
 800335e:	bf00      	nop
 8003360:	3708      	adds	r7, #8
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003366:	b580      	push	{r7, lr}
 8003368:	b086      	sub	sp, #24
 800336a:	af00      	add	r7, sp, #0
 800336c:	4603      	mov	r3, r0
 800336e:	60b9      	str	r1, [r7, #8]
 8003370:	607a      	str	r2, [r7, #4]
 8003372:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003374:	2300      	movs	r3, #0
 8003376:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003378:	f7ff ff3e 	bl	80031f8 <__NVIC_GetPriorityGrouping>
 800337c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	68b9      	ldr	r1, [r7, #8]
 8003382:	6978      	ldr	r0, [r7, #20]
 8003384:	f7ff ff8e 	bl	80032a4 <NVIC_EncodePriority>
 8003388:	4602      	mov	r2, r0
 800338a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800338e:	4611      	mov	r1, r2
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff ff5d 	bl	8003250 <__NVIC_SetPriority>
}
 8003396:	bf00      	nop
 8003398:	3718      	adds	r7, #24
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}

0800339e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800339e:	b580      	push	{r7, lr}
 80033a0:	b082      	sub	sp, #8
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	4603      	mov	r3, r0
 80033a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7ff ff31 	bl	8003214 <__NVIC_EnableIRQ>
}
 80033b2:	bf00      	nop
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b082      	sub	sp, #8
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7ff ffa2 	bl	800330c <SysTick_Config>
 80033c8:	4603      	mov	r3, r0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3708      	adds	r7, #8
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b084      	sub	sp, #16
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033de:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033e0:	f7ff feb6 	bl	8003150 <HAL_GetTick>
 80033e4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d008      	beq.n	8003404 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2280      	movs	r2, #128	@ 0x80
 80033f6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e052      	b.n	80034aa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f022 0216 	bic.w	r2, r2, #22
 8003412:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	695a      	ldr	r2, [r3, #20]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003422:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003428:	2b00      	cmp	r3, #0
 800342a:	d103      	bne.n	8003434 <HAL_DMA_Abort+0x62>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003430:	2b00      	cmp	r3, #0
 8003432:	d007      	beq.n	8003444 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 0208 	bic.w	r2, r2, #8
 8003442:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0201 	bic.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003454:	e013      	b.n	800347e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003456:	f7ff fe7b 	bl	8003150 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b05      	cmp	r3, #5
 8003462:	d90c      	bls.n	800347e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2220      	movs	r2, #32
 8003468:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2203      	movs	r2, #3
 800346e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e015      	b.n	80034aa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1e4      	bne.n	8003456 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003490:	223f      	movs	r2, #63	@ 0x3f
 8003492:	409a      	lsls	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034b2:	b480      	push	{r7}
 80034b4:	b083      	sub	sp, #12
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d004      	beq.n	80034d0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2280      	movs	r2, #128	@ 0x80
 80034ca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e00c      	b.n	80034ea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2205      	movs	r2, #5
 80034d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 0201 	bic.w	r2, r2, #1
 80034e6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	370c      	adds	r7, #12
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr

080034f6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b083      	sub	sp, #12
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003504:	b2db      	uxtb	r3, r3
}
 8003506:	4618      	mov	r0, r3
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
	...

08003514 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e086      	b.n	8003634 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800352c:	2b00      	cmp	r3, #0
 800352e:	d106      	bne.n	800353e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2220      	movs	r2, #32
 8003534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f7ff f965 	bl	8002808 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800353e:	4b3f      	ldr	r3, [pc, #252]	@ (800363c <HAL_ETH_Init+0x128>)
 8003540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003542:	4a3e      	ldr	r2, [pc, #248]	@ (800363c <HAL_ETH_Init+0x128>)
 8003544:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003548:	6453      	str	r3, [r2, #68]	@ 0x44
 800354a:	4b3c      	ldr	r3, [pc, #240]	@ (800363c <HAL_ETH_Init+0x128>)
 800354c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003552:	60bb      	str	r3, [r7, #8]
 8003554:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003556:	4b3a      	ldr	r3, [pc, #232]	@ (8003640 <HAL_ETH_Init+0x12c>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	4a39      	ldr	r2, [pc, #228]	@ (8003640 <HAL_ETH_Init+0x12c>)
 800355c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003560:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003562:	4b37      	ldr	r3, [pc, #220]	@ (8003640 <HAL_ETH_Init+0x12c>)
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	4935      	ldr	r1, [pc, #212]	@ (8003640 <HAL_ETH_Init+0x12c>)
 800356c:	4313      	orrs	r3, r2
 800356e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003570:	4b33      	ldr	r3, [pc, #204]	@ (8003640 <HAL_ETH_Init+0x12c>)
 8003572:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6812      	ldr	r2, [r2, #0]
 8003582:	f043 0301 	orr.w	r3, r3, #1
 8003586:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800358a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800358c:	f7ff fde0 	bl	8003150 <HAL_GetTick>
 8003590:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003592:	e011      	b.n	80035b8 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003594:	f7ff fddc 	bl	8003150 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80035a2:	d909      	bls.n	80035b8 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2204      	movs	r2, #4
 80035a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	22e0      	movs	r2, #224	@ 0xe0
 80035b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e03d      	b.n	8003634 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1e4      	bne.n	8003594 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f97a 	bl	80038c4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 fa25 	bl	8003a20 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f000 fa7b 	bl	8003ad2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	461a      	mov	r2, r3
 80035e2:	2100      	movs	r1, #0
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 f9e3 	bl	80039b0 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80035f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	4b0f      	ldr	r3, [pc, #60]	@ (8003644 <HAL_ETH_Init+0x130>)
 8003608:	430b      	orrs	r3, r1
 800360a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800361e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2210      	movs	r2, #16
 800362e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40023800 	.word	0x40023800
 8003640:	40013800 	.word	0x40013800
 8003644:	00020060 	.word	0x00020060

08003648 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	4b53      	ldr	r3, [pc, #332]	@ (80037ac <ETH_SetMACConfig+0x164>)
 800365e:	4013      	ands	r3, r2
 8003660:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	7b9b      	ldrb	r3, [r3, #14]
 8003666:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	7c12      	ldrb	r2, [r2, #16]
 800366c:	2a00      	cmp	r2, #0
 800366e:	d102      	bne.n	8003676 <ETH_SetMACConfig+0x2e>
 8003670:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003674:	e000      	b.n	8003678 <ETH_SetMACConfig+0x30>
 8003676:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003678:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	7c52      	ldrb	r2, [r2, #17]
 800367e:	2a00      	cmp	r2, #0
 8003680:	d102      	bne.n	8003688 <ETH_SetMACConfig+0x40>
 8003682:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003686:	e000      	b.n	800368a <ETH_SetMACConfig+0x42>
 8003688:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800368a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003690:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	7fdb      	ldrb	r3, [r3, #31]
 8003696:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003698:	431a      	orrs	r2, r3
                        macconf->Speed |
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800369e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	7f92      	ldrb	r2, [r2, #30]
 80036a4:	2a00      	cmp	r2, #0
 80036a6:	d102      	bne.n	80036ae <ETH_SetMACConfig+0x66>
 80036a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80036ac:	e000      	b.n	80036b0 <ETH_SetMACConfig+0x68>
 80036ae:	2200      	movs	r2, #0
                        macconf->Speed |
 80036b0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	7f1b      	ldrb	r3, [r3, #28]
 80036b6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80036b8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80036be:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	791b      	ldrb	r3, [r3, #4]
 80036c4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80036c6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	f892 2020 	ldrb.w	r2, [r2, #32]
 80036ce:	2a00      	cmp	r2, #0
 80036d0:	d102      	bne.n	80036d8 <ETH_SetMACConfig+0x90>
 80036d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036d6:	e000      	b.n	80036da <ETH_SetMACConfig+0x92>
 80036d8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80036da:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	7bdb      	ldrb	r3, [r3, #15]
 80036e0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80036e2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80036e8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80036f0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80036f2:	4313      	orrs	r3, r2
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800370a:	2001      	movs	r0, #1
 800370c:	f7ff fd2c 	bl	8003168 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8003726:	4013      	ands	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800372e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003736:	2a00      	cmp	r2, #0
 8003738:	d101      	bne.n	800373e <ETH_SetMACConfig+0xf6>
 800373a:	2280      	movs	r2, #128	@ 0x80
 800373c:	e000      	b.n	8003740 <ETH_SetMACConfig+0xf8>
 800373e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003740:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003746:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800374e:	2a01      	cmp	r2, #1
 8003750:	d101      	bne.n	8003756 <ETH_SetMACConfig+0x10e>
 8003752:	2208      	movs	r2, #8
 8003754:	e000      	b.n	8003758 <ETH_SetMACConfig+0x110>
 8003756:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003758:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003760:	2a01      	cmp	r2, #1
 8003762:	d101      	bne.n	8003768 <ETH_SetMACConfig+0x120>
 8003764:	2204      	movs	r2, #4
 8003766:	e000      	b.n	800376a <ETH_SetMACConfig+0x122>
 8003768:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800376a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800376c:	683a      	ldr	r2, [r7, #0]
 800376e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003772:	2a01      	cmp	r2, #1
 8003774:	d101      	bne.n	800377a <ETH_SetMACConfig+0x132>
 8003776:	2202      	movs	r2, #2
 8003778:	e000      	b.n	800377c <ETH_SetMACConfig+0x134>
 800377a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800377c:	4313      	orrs	r3, r2
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	4313      	orrs	r3, r2
 8003782:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003794:	2001      	movs	r0, #1
 8003796:	f7ff fce7 	bl	8003168 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	619a      	str	r2, [r3, #24]
}
 80037a2:	bf00      	nop
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	fd20810f 	.word	0xfd20810f

080037b0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	4b3d      	ldr	r3, [pc, #244]	@ (80038c0 <ETH_SetDMAConfig+0x110>)
 80037ca:	4013      	ands	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	7b1b      	ldrb	r3, [r3, #12]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d102      	bne.n	80037dc <ETH_SetDMAConfig+0x2c>
 80037d6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80037da:	e000      	b.n	80037de <ETH_SetDMAConfig+0x2e>
 80037dc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	7b5b      	ldrb	r3, [r3, #13]
 80037e2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80037e4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	7f52      	ldrb	r2, [r2, #29]
 80037ea:	2a00      	cmp	r2, #0
 80037ec:	d102      	bne.n	80037f4 <ETH_SetDMAConfig+0x44>
 80037ee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80037f2:	e000      	b.n	80037f6 <ETH_SetDMAConfig+0x46>
 80037f4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80037f6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	7b9b      	ldrb	r3, [r3, #14]
 80037fc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80037fe:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003804:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	7f1b      	ldrb	r3, [r3, #28]
 800380a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800380c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	7f9b      	ldrb	r3, [r3, #30]
 8003812:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003814:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800381a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003822:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003824:	4313      	orrs	r3, r2
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	4313      	orrs	r3, r2
 800382a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003834:	461a      	mov	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003846:	2001      	movs	r0, #1
 8003848:	f7ff fc8e 	bl	8003168 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003854:	461a      	mov	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	791b      	ldrb	r3, [r3, #4]
 800385e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003864:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800386a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003870:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003878:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800387a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003880:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003882:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003888:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6812      	ldr	r2, [r2, #0]
 800388e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003892:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003896:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80038a4:	2001      	movs	r0, #1
 80038a6:	f7ff fc5f 	bl	8003168 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038b2:	461a      	mov	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6013      	str	r3, [r2, #0]
}
 80038b8:	bf00      	nop
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	f8de3f23 	.word	0xf8de3f23

080038c4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b0a6      	sub	sp, #152	@ 0x98
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80038cc:	2301      	movs	r3, #1
 80038ce:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80038d2:	2301      	movs	r3, #1
 80038d4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80038d8:	2300      	movs	r3, #0
 80038da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80038dc:	2300      	movs	r3, #0
 80038de:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80038e2:	2301      	movs	r3, #1
 80038e4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80038e8:	2300      	movs	r3, #0
 80038ea:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80038ee:	2301      	movs	r3, #1
 80038f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80038f4:	2301      	movs	r3, #1
 80038f6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80038fa:	2300      	movs	r3, #0
 80038fc:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003900:	2300      	movs	r3, #0
 8003902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003906:	2300      	movs	r3, #0
 8003908:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800390a:	2300      	movs	r3, #0
 800390c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003910:	2300      	movs	r3, #0
 8003912:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003914:	2300      	movs	r3, #0
 8003916:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800391a:	2300      	movs	r3, #0
 800391c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003920:	2300      	movs	r3, #0
 8003922:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003926:	2300      	movs	r3, #0
 8003928:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800392c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003930:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003932:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003936:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003938:	2300      	movs	r3, #0
 800393a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800393e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003942:	4619      	mov	r1, r3
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f7ff fe7f 	bl	8003648 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800394a:	2301      	movs	r3, #1
 800394c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800394e:	2301      	movs	r3, #1
 8003950:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003952:	2301      	movs	r3, #1
 8003954:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003958:	2301      	movs	r3, #1
 800395a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800395c:	2300      	movs	r3, #0
 800395e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003960:	2300      	movs	r3, #0
 8003962:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003966:	2300      	movs	r3, #0
 8003968:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800396c:	2300      	movs	r3, #0
 800396e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003970:	2301      	movs	r3, #1
 8003972:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003976:	2301      	movs	r3, #1
 8003978:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800397a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800397e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003980:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003984:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003986:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800398a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800398c:	2301      	movs	r3, #1
 800398e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003992:	2300      	movs	r3, #0
 8003994:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003996:	2300      	movs	r3, #0
 8003998:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800399a:	f107 0308 	add.w	r3, r7, #8
 800399e:	4619      	mov	r1, r3
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff ff05 	bl	80037b0 <ETH_SetDMAConfig>
}
 80039a6:	bf00      	nop
 80039a8:	3798      	adds	r7, #152	@ 0x98
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
	...

080039b0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b087      	sub	sp, #28
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3305      	adds	r3, #5
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	021b      	lsls	r3, r3, #8
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	3204      	adds	r2, #4
 80039c8:	7812      	ldrb	r2, [r2, #0]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	4b11      	ldr	r3, [pc, #68]	@ (8003a18 <ETH_MACAddressConfig+0x68>)
 80039d2:	4413      	add	r3, r2
 80039d4:	461a      	mov	r2, r3
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	3303      	adds	r3, #3
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	061a      	lsls	r2, r3, #24
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3302      	adds	r3, #2
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	041b      	lsls	r3, r3, #16
 80039ea:	431a      	orrs	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3301      	adds	r3, #1
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	021b      	lsls	r3, r3, #8
 80039f4:	4313      	orrs	r3, r2
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	7812      	ldrb	r2, [r2, #0]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	4b06      	ldr	r3, [pc, #24]	@ (8003a1c <ETH_MACAddressConfig+0x6c>)
 8003a02:	4413      	add	r3, r2
 8003a04:	461a      	mov	r2, r3
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	6013      	str	r3, [r2, #0]
}
 8003a0a:	bf00      	nop
 8003a0c:	371c      	adds	r7, #28
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40028040 	.word	0x40028040
 8003a1c:	40028044 	.word	0x40028044

08003a20 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b085      	sub	sp, #20
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60fb      	str	r3, [r7, #12]
 8003a2c:	e03e      	b.n	8003aac <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68d9      	ldr	r1, [r3, #12]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	4613      	mov	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	4413      	add	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	440b      	add	r3, r1
 8003a3e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	2200      	movs	r2, #0
 8003a44:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2200      	movs	r2, #0
 8003a56:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003a58:	68b9      	ldr	r1, [r7, #8]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	68fa      	ldr	r2, [r7, #12]
 8003a5e:	3206      	adds	r2, #6
 8003a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d80c      	bhi.n	8003a90 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68d9      	ldr	r1, [r3, #12]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	1c5a      	adds	r2, r3, #1
 8003a7e:	4613      	mov	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	4413      	add	r3, r2
 8003a84:	00db      	lsls	r3, r3, #3
 8003a86:	440b      	add	r3, r1
 8003a88:	461a      	mov	r2, r3
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	60da      	str	r2, [r3, #12]
 8003a8e:	e004      	b.n	8003a9a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	461a      	mov	r2, r3
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	60fb      	str	r3, [r7, #12]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2b03      	cmp	r3, #3
 8003ab0:	d9bd      	bls.n	8003a2e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	68da      	ldr	r2, [r3, #12]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ac4:	611a      	str	r2, [r3, #16]
}
 8003ac6:	bf00      	nop
 8003ac8:	3714      	adds	r7, #20
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b085      	sub	sp, #20
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003ada:	2300      	movs	r3, #0
 8003adc:	60fb      	str	r3, [r7, #12]
 8003ade:	e048      	b.n	8003b72 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6919      	ldr	r1, [r3, #16]
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	4413      	add	r3, r2
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	440b      	add	r3, r1
 8003af0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2200      	movs	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2200      	movs	r2, #0
 8003afc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2200      	movs	r2, #0
 8003b02:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	2200      	movs	r2, #0
 8003b08:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	2200      	movs	r2, #0
 8003b14:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003b1c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003b36:	68b9      	ldr	r1, [r7, #8]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	3212      	adds	r2, #18
 8003b3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d80c      	bhi.n	8003b62 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6919      	ldr	r1, [r3, #16]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	1c5a      	adds	r2, r3, #1
 8003b50:	4613      	mov	r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	4413      	add	r3, r2
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	440b      	add	r3, r1
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	60da      	str	r2, [r3, #12]
 8003b60:	e004      	b.n	8003b6c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	461a      	mov	r2, r3
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	60fb      	str	r3, [r7, #12]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2b03      	cmp	r3, #3
 8003b76:	d9b3      	bls.n	8003ae0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	691a      	ldr	r2, [r3, #16]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ba2:	60da      	str	r2, [r3, #12]
}
 8003ba4:	bf00      	nop
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b089      	sub	sp, #36	@ 0x24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61fb      	str	r3, [r7, #28]
 8003bce:	e175      	b.n	8003ebc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	4013      	ands	r3, r2
 8003be2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	f040 8164 	bne.w	8003eb6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f003 0303 	and.w	r3, r3, #3
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d005      	beq.n	8003c06 <HAL_GPIO_Init+0x56>
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d130      	bne.n	8003c68 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	005b      	lsls	r3, r3, #1
 8003c10:	2203      	movs	r2, #3
 8003c12:	fa02 f303 	lsl.w	r3, r2, r3
 8003c16:	43db      	mvns	r3, r3
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	68da      	ldr	r2, [r3, #12]
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	005b      	lsls	r3, r3, #1
 8003c26:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2a:	69ba      	ldr	r2, [r7, #24]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	69ba      	ldr	r2, [r7, #24]
 8003c34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	fa02 f303 	lsl.w	r3, r2, r3
 8003c44:	43db      	mvns	r3, r3
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	4013      	ands	r3, r2
 8003c4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	091b      	lsrs	r3, r3, #4
 8003c52:	f003 0201 	and.w	r2, r3, #1
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f003 0303 	and.w	r3, r3, #3
 8003c70:	2b03      	cmp	r3, #3
 8003c72:	d017      	beq.n	8003ca4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	2203      	movs	r2, #3
 8003c80:	fa02 f303 	lsl.w	r3, r2, r3
 8003c84:	43db      	mvns	r3, r3
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	689a      	ldr	r2, [r3, #8]
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 0303 	and.w	r3, r3, #3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d123      	bne.n	8003cf8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	08da      	lsrs	r2, r3, #3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	3208      	adds	r2, #8
 8003cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	f003 0307 	and.w	r3, r3, #7
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	220f      	movs	r2, #15
 8003cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ccc:	43db      	mvns	r3, r3
 8003cce:	69ba      	ldr	r2, [r7, #24]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	691a      	ldr	r2, [r3, #16]
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	08da      	lsrs	r2, r3, #3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	3208      	adds	r2, #8
 8003cf2:	69b9      	ldr	r1, [r7, #24]
 8003cf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	2203      	movs	r2, #3
 8003d04:	fa02 f303 	lsl.w	r3, r2, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f003 0203 	and.w	r2, r3, #3
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	005b      	lsls	r3, r3, #1
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69ba      	ldr	r2, [r7, #24]
 8003d2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f000 80be 	beq.w	8003eb6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d3a:	4b66      	ldr	r3, [pc, #408]	@ (8003ed4 <HAL_GPIO_Init+0x324>)
 8003d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3e:	4a65      	ldr	r2, [pc, #404]	@ (8003ed4 <HAL_GPIO_Init+0x324>)
 8003d40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d44:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d46:	4b63      	ldr	r3, [pc, #396]	@ (8003ed4 <HAL_GPIO_Init+0x324>)
 8003d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d4e:	60fb      	str	r3, [r7, #12]
 8003d50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003d52:	4a61      	ldr	r2, [pc, #388]	@ (8003ed8 <HAL_GPIO_Init+0x328>)
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	089b      	lsrs	r3, r3, #2
 8003d58:	3302      	adds	r3, #2
 8003d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	220f      	movs	r2, #15
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	43db      	mvns	r3, r3
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	4013      	ands	r3, r2
 8003d74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a58      	ldr	r2, [pc, #352]	@ (8003edc <HAL_GPIO_Init+0x32c>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d037      	beq.n	8003dee <HAL_GPIO_Init+0x23e>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a57      	ldr	r2, [pc, #348]	@ (8003ee0 <HAL_GPIO_Init+0x330>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d031      	beq.n	8003dea <HAL_GPIO_Init+0x23a>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a56      	ldr	r2, [pc, #344]	@ (8003ee4 <HAL_GPIO_Init+0x334>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d02b      	beq.n	8003de6 <HAL_GPIO_Init+0x236>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a55      	ldr	r2, [pc, #340]	@ (8003ee8 <HAL_GPIO_Init+0x338>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d025      	beq.n	8003de2 <HAL_GPIO_Init+0x232>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a54      	ldr	r2, [pc, #336]	@ (8003eec <HAL_GPIO_Init+0x33c>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d01f      	beq.n	8003dde <HAL_GPIO_Init+0x22e>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a53      	ldr	r2, [pc, #332]	@ (8003ef0 <HAL_GPIO_Init+0x340>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d019      	beq.n	8003dda <HAL_GPIO_Init+0x22a>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a52      	ldr	r2, [pc, #328]	@ (8003ef4 <HAL_GPIO_Init+0x344>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d013      	beq.n	8003dd6 <HAL_GPIO_Init+0x226>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a51      	ldr	r2, [pc, #324]	@ (8003ef8 <HAL_GPIO_Init+0x348>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d00d      	beq.n	8003dd2 <HAL_GPIO_Init+0x222>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a50      	ldr	r2, [pc, #320]	@ (8003efc <HAL_GPIO_Init+0x34c>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d007      	beq.n	8003dce <HAL_GPIO_Init+0x21e>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a4f      	ldr	r2, [pc, #316]	@ (8003f00 <HAL_GPIO_Init+0x350>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d101      	bne.n	8003dca <HAL_GPIO_Init+0x21a>
 8003dc6:	2309      	movs	r3, #9
 8003dc8:	e012      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003dca:	230a      	movs	r3, #10
 8003dcc:	e010      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003dce:	2308      	movs	r3, #8
 8003dd0:	e00e      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003dd2:	2307      	movs	r3, #7
 8003dd4:	e00c      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003dd6:	2306      	movs	r3, #6
 8003dd8:	e00a      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003dda:	2305      	movs	r3, #5
 8003ddc:	e008      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003dde:	2304      	movs	r3, #4
 8003de0:	e006      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003de2:	2303      	movs	r3, #3
 8003de4:	e004      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003de6:	2302      	movs	r3, #2
 8003de8:	e002      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003dea:	2301      	movs	r3, #1
 8003dec:	e000      	b.n	8003df0 <HAL_GPIO_Init+0x240>
 8003dee:	2300      	movs	r3, #0
 8003df0:	69fa      	ldr	r2, [r7, #28]
 8003df2:	f002 0203 	and.w	r2, r2, #3
 8003df6:	0092      	lsls	r2, r2, #2
 8003df8:	4093      	lsls	r3, r2
 8003dfa:	69ba      	ldr	r2, [r7, #24]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003e00:	4935      	ldr	r1, [pc, #212]	@ (8003ed8 <HAL_GPIO_Init+0x328>)
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	089b      	lsrs	r3, r3, #2
 8003e06:	3302      	adds	r3, #2
 8003e08:	69ba      	ldr	r2, [r7, #24]
 8003e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e0e:	4b3d      	ldr	r3, [pc, #244]	@ (8003f04 <HAL_GPIO_Init+0x354>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	43db      	mvns	r3, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e32:	4a34      	ldr	r2, [pc, #208]	@ (8003f04 <HAL_GPIO_Init+0x354>)
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e38:	4b32      	ldr	r3, [pc, #200]	@ (8003f04 <HAL_GPIO_Init+0x354>)
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	43db      	mvns	r3, r3
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	4013      	ands	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d003      	beq.n	8003e5c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e5c:	4a29      	ldr	r2, [pc, #164]	@ (8003f04 <HAL_GPIO_Init+0x354>)
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e62:	4b28      	ldr	r3, [pc, #160]	@ (8003f04 <HAL_GPIO_Init+0x354>)
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	69ba      	ldr	r2, [r7, #24]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d003      	beq.n	8003e86 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e86:	4a1f      	ldr	r2, [pc, #124]	@ (8003f04 <HAL_GPIO_Init+0x354>)
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8003f04 <HAL_GPIO_Init+0x354>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	43db      	mvns	r3, r3
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	4013      	ands	r3, r2
 8003e9a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003eb0:	4a14      	ldr	r2, [pc, #80]	@ (8003f04 <HAL_GPIO_Init+0x354>)
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	61fb      	str	r3, [r7, #28]
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	2b0f      	cmp	r3, #15
 8003ec0:	f67f ae86 	bls.w	8003bd0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003ec4:	bf00      	nop
 8003ec6:	bf00      	nop
 8003ec8:	3724      	adds	r7, #36	@ 0x24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	40013800 	.word	0x40013800
 8003edc:	40020000 	.word	0x40020000
 8003ee0:	40020400 	.word	0x40020400
 8003ee4:	40020800 	.word	0x40020800
 8003ee8:	40020c00 	.word	0x40020c00
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	40021400 	.word	0x40021400
 8003ef4:	40021800 	.word	0x40021800
 8003ef8:	40021c00 	.word	0x40021c00
 8003efc:	40022000 	.word	0x40022000
 8003f00:	40022400 	.word	0x40022400
 8003f04:	40013c00 	.word	0x40013c00

08003f08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	460b      	mov	r3, r1
 8003f12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	691a      	ldr	r2, [r3, #16]
 8003f18:	887b      	ldrh	r3, [r7, #2]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f20:	2301      	movs	r3, #1
 8003f22:	73fb      	strb	r3, [r7, #15]
 8003f24:	e001      	b.n	8003f2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f26:	2300      	movs	r3, #0
 8003f28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3714      	adds	r7, #20
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	460b      	mov	r3, r1
 8003f42:	807b      	strh	r3, [r7, #2]
 8003f44:	4613      	mov	r3, r2
 8003f46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f48:	787b      	ldrb	r3, [r7, #1]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d003      	beq.n	8003f56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f4e:	887a      	ldrh	r2, [r7, #2]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003f54:	e003      	b.n	8003f5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003f56:	887b      	ldrh	r3, [r7, #2]
 8003f58:	041a      	lsls	r2, r3, #16
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	619a      	str	r2, [r3, #24]
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
	...

08003f6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e08b      	b.n	8004096 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d106      	bne.n	8003f98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7fe fcf0 	bl	8002978 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2224      	movs	r2, #36	@ 0x24
 8003f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0201 	bic.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685a      	ldr	r2, [r3, #4]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003fbc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fcc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d107      	bne.n	8003fe6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689a      	ldr	r2, [r3, #8]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fe2:	609a      	str	r2, [r3, #8]
 8003fe4:	e006      	b.n	8003ff4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689a      	ldr	r2, [r3, #8]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003ff2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d108      	bne.n	800400e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800400a:	605a      	str	r2, [r3, #4]
 800400c:	e007      	b.n	800401e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800401c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6859      	ldr	r1, [r3, #4]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	4b1d      	ldr	r3, [pc, #116]	@ (80040a0 <HAL_I2C_Init+0x134>)
 800402a:	430b      	orrs	r3, r1
 800402c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68da      	ldr	r2, [r3, #12]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800403c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	691a      	ldr	r2, [r3, #16]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	430a      	orrs	r2, r1
 8004056:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69d9      	ldr	r1, [r3, #28]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a1a      	ldr	r2, [r3, #32]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	430a      	orrs	r2, r1
 8004066:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f042 0201 	orr.w	r2, r2, #1
 8004076:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2220      	movs	r2, #32
 8004082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	02008000 	.word	0x02008000

080040a4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	607a      	str	r2, [r7, #4]
 80040ae:	461a      	mov	r2, r3
 80040b0:	460b      	mov	r3, r1
 80040b2:	817b      	strh	r3, [r7, #10]
 80040b4:	4613      	mov	r3, r2
 80040b6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	2b20      	cmp	r3, #32
 80040c2:	f040 80fd 	bne.w	80042c0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d101      	bne.n	80040d4 <HAL_I2C_Master_Transmit+0x30>
 80040d0:	2302      	movs	r3, #2
 80040d2:	e0f6      	b.n	80042c2 <HAL_I2C_Master_Transmit+0x21e>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040dc:	f7ff f838 	bl	8003150 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	9300      	str	r3, [sp, #0]
 80040e6:	2319      	movs	r3, #25
 80040e8:	2201      	movs	r2, #1
 80040ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f000 feab 	bl	8004e4a <I2C_WaitOnFlagUntilTimeout>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d001      	beq.n	80040fe <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e0e1      	b.n	80042c2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2221      	movs	r2, #33	@ 0x21
 8004102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2210      	movs	r2, #16
 800410a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	893a      	ldrh	r2, [r7, #8]
 800411e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412a:	b29b      	uxth	r3, r3
 800412c:	2bff      	cmp	r3, #255	@ 0xff
 800412e:	d906      	bls.n	800413e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	22ff      	movs	r2, #255	@ 0xff
 8004134:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004136:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800413a:	617b      	str	r3, [r7, #20]
 800413c:	e007      	b.n	800414e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004142:	b29a      	uxth	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004148:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800414c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004152:	2b00      	cmp	r3, #0
 8004154:	d024      	beq.n	80041a0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415a:	781a      	ldrb	r2, [r3, #0]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004170:	b29b      	uxth	r3, r3
 8004172:	3b01      	subs	r3, #1
 8004174:	b29a      	uxth	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800417e:	3b01      	subs	r3, #1
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418a:	b2db      	uxtb	r3, r3
 800418c:	3301      	adds	r3, #1
 800418e:	b2da      	uxtb	r2, r3
 8004190:	8979      	ldrh	r1, [r7, #10]
 8004192:	4b4e      	ldr	r3, [pc, #312]	@ (80042cc <HAL_I2C_Master_Transmit+0x228>)
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	68f8      	ldr	r0, [r7, #12]
 800419a:	f001 f819 	bl	80051d0 <I2C_TransferConfig>
 800419e:	e066      	b.n	800426e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	8979      	ldrh	r1, [r7, #10]
 80041a8:	4b48      	ldr	r3, [pc, #288]	@ (80042cc <HAL_I2C_Master_Transmit+0x228>)
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f001 f80e 	bl	80051d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80041b4:	e05b      	b.n	800426e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	6a39      	ldr	r1, [r7, #32]
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 fe9e 	bl	8004efc <I2C_WaitOnTXISFlagUntilTimeout>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e07b      	b.n	80042c2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ce:	781a      	ldrb	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041da:	1c5a      	adds	r2, r3, #1
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	3b01      	subs	r3, #1
 80041e8:	b29a      	uxth	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f2:	3b01      	subs	r3, #1
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	d034      	beq.n	800426e <HAL_I2C_Master_Transmit+0x1ca>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004208:	2b00      	cmp	r3, #0
 800420a:	d130      	bne.n	800426e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	9300      	str	r3, [sp, #0]
 8004210:	6a3b      	ldr	r3, [r7, #32]
 8004212:	2200      	movs	r2, #0
 8004214:	2180      	movs	r1, #128	@ 0x80
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f000 fe17 	bl	8004e4a <I2C_WaitOnFlagUntilTimeout>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d001      	beq.n	8004226 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e04d      	b.n	80042c2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422a:	b29b      	uxth	r3, r3
 800422c:	2bff      	cmp	r3, #255	@ 0xff
 800422e:	d90e      	bls.n	800424e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	22ff      	movs	r2, #255	@ 0xff
 8004234:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800423a:	b2da      	uxtb	r2, r3
 800423c:	8979      	ldrh	r1, [r7, #10]
 800423e:	2300      	movs	r3, #0
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 ffc2 	bl	80051d0 <I2C_TransferConfig>
 800424c:	e00f      	b.n	800426e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004252:	b29a      	uxth	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800425c:	b2da      	uxtb	r2, r3
 800425e:	8979      	ldrh	r1, [r7, #10]
 8004260:	2300      	movs	r3, #0
 8004262:	9300      	str	r3, [sp, #0]
 8004264:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 ffb1 	bl	80051d0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004272:	b29b      	uxth	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	d19e      	bne.n	80041b6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	6a39      	ldr	r1, [r7, #32]
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f000 fe84 	bl	8004f8a <I2C_WaitOnSTOPFlagUntilTimeout>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e01a      	b.n	80042c2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2220      	movs	r2, #32
 8004292:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6859      	ldr	r1, [r3, #4]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	4b0c      	ldr	r3, [pc, #48]	@ (80042d0 <HAL_I2C_Master_Transmit+0x22c>)
 80042a0:	400b      	ands	r3, r1
 80042a2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2220      	movs	r2, #32
 80042a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80042bc:	2300      	movs	r3, #0
 80042be:	e000      	b.n	80042c2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80042c0:	2302      	movs	r3, #2
  }
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3718      	adds	r7, #24
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	80002000 	.word	0x80002000
 80042d0:	fe00e800 	.word	0xfe00e800

080042d4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d005      	beq.n	8004300 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	68f9      	ldr	r1, [r7, #12]
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	4798      	blx	r3
  }
}
 8004300:	bf00      	nop
 8004302:	3710      	adds	r7, #16
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	0a1b      	lsrs	r3, r3, #8
 8004324:	f003 0301 	and.w	r3, r3, #1
 8004328:	2b00      	cmp	r3, #0
 800432a:	d010      	beq.n	800434e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	09db      	lsrs	r3, r3, #7
 8004330:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00a      	beq.n	800434e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433c:	f043 0201 	orr.w	r2, r3, #1
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800434c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	0a9b      	lsrs	r3, r3, #10
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d010      	beq.n	800437c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	09db      	lsrs	r3, r3, #7
 800435e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436a:	f043 0208 	orr.w	r2, r3, #8
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800437a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	0a5b      	lsrs	r3, r3, #9
 8004380:	f003 0301 	and.w	r3, r3, #1
 8004384:	2b00      	cmp	r3, #0
 8004386:	d010      	beq.n	80043aa <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	09db      	lsrs	r3, r3, #7
 800438c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00a      	beq.n	80043aa <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004398:	f043 0202 	orr.w	r2, r3, #2
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043a8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f003 030b 	and.w	r3, r3, #11
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d003      	beq.n	80043c2 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80043ba:	68f9      	ldr	r1, [r7, #12]
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 fbeb 	bl	8004b98 <I2C_ITError>
  }
}
 80043c2:	bf00      	nop
 80043c4:	3718      	adds	r7, #24
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043ca:	b480      	push	{r7}
 80043cc:	b083      	sub	sp, #12
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80043d2:	bf00      	nop
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr

080043f2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80043f2:	b480      	push	{r7}
 80043f4:	b083      	sub	sp, #12
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	6078      	str	r0, [r7, #4]
 80043fa:	460b      	mov	r3, r1
 80043fc:	70fb      	strb	r3, [r7, #3]
 80043fe:	4613      	mov	r3, r2
 8004400:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004422:	b480      	push	{r7}
 8004424:	b083      	sub	sp, #12
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800442a:	bf00      	nop
 800442c:	370c      	adds	r7, #12
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr

08004436 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004436:	b480      	push	{r7}
 8004438:	b083      	sub	sp, #12
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800443e:	bf00      	nop
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b086      	sub	sp, #24
 800444e:	af00      	add	r7, sp, #0
 8004450:	60f8      	str	r0, [r7, #12]
 8004452:	60b9      	str	r1, [r7, #8]
 8004454:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004466:	2b01      	cmp	r3, #1
 8004468:	d101      	bne.n	800446e <I2C_Slave_ISR_IT+0x24>
 800446a:	2302      	movs	r3, #2
 800446c:	e0ed      	b.n	800464a <I2C_Slave_ISR_IT+0x200>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	095b      	lsrs	r3, r3, #5
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00a      	beq.n	8004498 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	095b      	lsrs	r3, r3, #5
 8004486:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800448a:	2b00      	cmp	r3, #0
 800448c:	d004      	beq.n	8004498 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800448e:	6939      	ldr	r1, [r7, #16]
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 f9c1 	bl	8004818 <I2C_ITSlaveCplt>
 8004496:	e0d3      	b.n	8004640 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	091b      	lsrs	r3, r3, #4
 800449c:	f003 0301 	and.w	r3, r3, #1
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d04d      	beq.n	8004540 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	091b      	lsrs	r3, r3, #4
 80044a8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d047      	beq.n	8004540 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d128      	bne.n	800450c <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b28      	cmp	r3, #40	@ 0x28
 80044c4:	d108      	bne.n	80044d8 <I2C_Slave_ISR_IT+0x8e>
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044cc:	d104      	bne.n	80044d8 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80044ce:	6939      	ldr	r1, [r7, #16]
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f000 fb0b 	bl	8004aec <I2C_ITListenCplt>
 80044d6:	e032      	b.n	800453e <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b29      	cmp	r3, #41	@ 0x29
 80044e2:	d10e      	bne.n	8004502 <I2C_Slave_ISR_IT+0xb8>
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044ea:	d00a      	beq.n	8004502 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2210      	movs	r2, #16
 80044f2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80044f4:	68f8      	ldr	r0, [r7, #12]
 80044f6:	f000 fc66 	bl	8004dc6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 f92d 	bl	800475a <I2C_ITSlaveSeqCplt>
 8004500:	e01d      	b.n	800453e <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2210      	movs	r2, #16
 8004508:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800450a:	e096      	b.n	800463a <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2210      	movs	r2, #16
 8004512:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004518:	f043 0204 	orr.w	r2, r3, #4
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d004      	beq.n	8004530 <I2C_Slave_ISR_IT+0xe6>
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800452c:	f040 8085 	bne.w	800463a <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004534:	4619      	mov	r1, r3
 8004536:	68f8      	ldr	r0, [r7, #12]
 8004538:	f000 fb2e 	bl	8004b98 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800453c:	e07d      	b.n	800463a <I2C_Slave_ISR_IT+0x1f0>
 800453e:	e07c      	b.n	800463a <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	089b      	lsrs	r3, r3, #2
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	2b00      	cmp	r3, #0
 800454a:	d030      	beq.n	80045ae <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	089b      	lsrs	r3, r3, #2
 8004550:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004554:	2b00      	cmp	r3, #0
 8004556:	d02a      	beq.n	80045ae <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455c:	b29b      	uxth	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d018      	beq.n	8004594 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456c:	b2d2      	uxtb	r2, r2
 800456e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004574:	1c5a      	adds	r2, r3, #1
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800458a:	b29b      	uxth	r3, r3
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004598:	b29b      	uxth	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	d14f      	bne.n	800463e <I2C_Slave_ISR_IT+0x1f4>
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045a4:	d04b      	beq.n	800463e <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 f8d7 	bl	800475a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80045ac:	e047      	b.n	800463e <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	08db      	lsrs	r3, r3, #3
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	08db      	lsrs	r3, r3, #3
 80045be:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d004      	beq.n	80045d0 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80045c6:	6939      	ldr	r1, [r7, #16]
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 f842 	bl	8004652 <I2C_ITAddrCplt>
 80045ce:	e037      	b.n	8004640 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	085b      	lsrs	r3, r3, #1
 80045d4:	f003 0301 	and.w	r3, r3, #1
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d031      	beq.n	8004640 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	085b      	lsrs	r3, r3, #1
 80045e0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d02b      	beq.n	8004640 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d018      	beq.n	8004624 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f6:	781a      	ldrb	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800460c:	b29b      	uxth	r3, r3
 800460e:	3b01      	subs	r3, #1
 8004610:	b29a      	uxth	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800461a:	3b01      	subs	r3, #1
 800461c:	b29a      	uxth	r2, r3
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004622:	e00d      	b.n	8004640 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800462a:	d002      	beq.n	8004632 <I2C_Slave_ISR_IT+0x1e8>
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d106      	bne.n	8004640 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f891 	bl	800475a <I2C_ITSlaveSeqCplt>
 8004638:	e002      	b.n	8004640 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800463a:	bf00      	nop
 800463c:	e000      	b.n	8004640 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800463e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3718      	adds	r7, #24
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b084      	sub	sp, #16
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004662:	b2db      	uxtb	r3, r3
 8004664:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004668:	2b28      	cmp	r3, #40	@ 0x28
 800466a:	d16a      	bne.n	8004742 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	0c1b      	lsrs	r3, r3, #16
 8004674:	b2db      	uxtb	r3, r3
 8004676:	f003 0301 	and.w	r3, r3, #1
 800467a:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	0c1b      	lsrs	r3, r3, #16
 8004684:	b29b      	uxth	r3, r3
 8004686:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800468a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	b29b      	uxth	r3, r3
 8004694:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004698:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80046a6:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d138      	bne.n	8004722 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80046b0:	897b      	ldrh	r3, [r7, #10]
 80046b2:	09db      	lsrs	r3, r3, #7
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	89bb      	ldrh	r3, [r7, #12]
 80046b8:	4053      	eors	r3, r2
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	f003 0306 	and.w	r3, r3, #6
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d11c      	bne.n	80046fe <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80046c4:	897b      	ldrh	r3, [r7, #10]
 80046c6:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046cc:	1c5a      	adds	r2, r3, #1
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d13b      	bne.n	8004752 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2208      	movs	r2, #8
 80046e6:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80046f0:	89ba      	ldrh	r2, [r7, #12]
 80046f2:	7bfb      	ldrb	r3, [r7, #15]
 80046f4:	4619      	mov	r1, r3
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7ff fe7b 	bl	80043f2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80046fc:	e029      	b.n	8004752 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80046fe:	893b      	ldrh	r3, [r7, #8]
 8004700:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004702:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fd94 	bl	8005234 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004714:	89ba      	ldrh	r2, [r7, #12]
 8004716:	7bfb      	ldrb	r3, [r7, #15]
 8004718:	4619      	mov	r1, r3
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7ff fe69 	bl	80043f2 <HAL_I2C_AddrCallback>
}
 8004720:	e017      	b.n	8004752 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004722:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fd84 	bl	8005234 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004734:	89ba      	ldrh	r2, [r7, #12]
 8004736:	7bfb      	ldrb	r3, [r7, #15]
 8004738:	4619      	mov	r1, r3
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7ff fe59 	bl	80043f2 <HAL_I2C_AddrCallback>
}
 8004740:	e007      	b.n	8004752 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	2208      	movs	r2, #8
 8004748:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004752:	bf00      	nop
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b084      	sub	sp, #16
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	0b9b      	lsrs	r3, r3, #14
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d008      	beq.n	8004790 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800478c:	601a      	str	r2, [r3, #0]
 800478e:	e00d      	b.n	80047ac <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	0bdb      	lsrs	r3, r3, #15
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	2b00      	cmp	r3, #0
 800479a:	d007      	beq.n	80047ac <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80047aa:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	2b29      	cmp	r3, #41	@ 0x29
 80047b6:	d112      	bne.n	80047de <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2228      	movs	r2, #40	@ 0x28
 80047bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2221      	movs	r2, #33	@ 0x21
 80047c4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80047c6:	2101      	movs	r1, #1
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 fd33 	bl	8005234 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f7ff fdf7 	bl	80043ca <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80047dc:	e017      	b.n	800480e <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80047e8:	d111      	bne.n	800480e <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2228      	movs	r2, #40	@ 0x28
 80047ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2222      	movs	r2, #34	@ 0x22
 80047f6:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80047f8:	2102      	movs	r1, #2
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 fd1a 	bl	8005234 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff fde8 	bl	80043de <HAL_I2C_SlaveRxCpltCallback>
}
 800480e:	bf00      	nop
 8004810:	3710      	adds	r7, #16
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
	...

08004818 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b086      	sub	sp, #24
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004832:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800483a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2220      	movs	r2, #32
 8004842:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004844:	7afb      	ldrb	r3, [r7, #11]
 8004846:	2b21      	cmp	r3, #33	@ 0x21
 8004848:	d002      	beq.n	8004850 <I2C_ITSlaveCplt+0x38>
 800484a:	7afb      	ldrb	r3, [r7, #11]
 800484c:	2b29      	cmp	r3, #41	@ 0x29
 800484e:	d108      	bne.n	8004862 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004850:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f000 fced 	bl	8005234 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2221      	movs	r2, #33	@ 0x21
 800485e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004860:	e019      	b.n	8004896 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004862:	7afb      	ldrb	r3, [r7, #11]
 8004864:	2b22      	cmp	r3, #34	@ 0x22
 8004866:	d002      	beq.n	800486e <I2C_ITSlaveCplt+0x56>
 8004868:	7afb      	ldrb	r3, [r7, #11]
 800486a:	2b2a      	cmp	r3, #42	@ 0x2a
 800486c:	d108      	bne.n	8004880 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800486e:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 fcde 	bl	8005234 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2222      	movs	r2, #34	@ 0x22
 800487c:	631a      	str	r2, [r3, #48]	@ 0x30
 800487e:	e00a      	b.n	8004896 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004880:	7afb      	ldrb	r3, [r7, #11]
 8004882:	2b28      	cmp	r3, #40	@ 0x28
 8004884:	d107      	bne.n	8004896 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004886:	f248 0103 	movw	r1, #32771	@ 0x8003
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 fcd2 	bl	8005234 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048a4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6859      	ldr	r1, [r3, #4]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	4b8c      	ldr	r3, [pc, #560]	@ (8004ae4 <I2C_ITSlaveCplt+0x2cc>)
 80048b2:	400b      	ands	r3, r1
 80048b4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 fa85 	bl	8004dc6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	0b9b      	lsrs	r3, r3, #14
 80048c0:	f003 0301 	and.w	r3, r3, #1
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d013      	beq.n	80048f0 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80048d6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d020      	beq.n	8004922 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	b29a      	uxth	r2, r3
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048ee:	e018      	b.n	8004922 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	0bdb      	lsrs	r3, r3, #15
 80048f4:	f003 0301 	and.w	r3, r3, #1
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d012      	beq.n	8004922 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800490a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004910:	2b00      	cmp	r3, #0
 8004912:	d006      	beq.n	8004922 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	b29a      	uxth	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	089b      	lsrs	r3, r3, #2
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d020      	beq.n	8004970 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f023 0304 	bic.w	r3, r3, #4
 8004934:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004940:	b2d2      	uxtb	r2, r2
 8004942:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004948:	1c5a      	adds	r2, r3, #1
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00c      	beq.n	8004970 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004966:	b29b      	uxth	r3, r3
 8004968:	3b01      	subs	r3, #1
 800496a:	b29a      	uxth	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004974:	b29b      	uxth	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d005      	beq.n	8004986 <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497e:	f043 0204 	orr.w	r2, r3, #4
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	091b      	lsrs	r3, r3, #4
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d04a      	beq.n	8004a28 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	091b      	lsrs	r3, r3, #4
 8004996:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800499a:	2b00      	cmp	r3, #0
 800499c:	d044      	beq.n	8004a28 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d128      	bne.n	80049fa <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b28      	cmp	r3, #40	@ 0x28
 80049b2:	d108      	bne.n	80049c6 <I2C_ITSlaveCplt+0x1ae>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049ba:	d104      	bne.n	80049c6 <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80049bc:	6979      	ldr	r1, [r7, #20]
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f894 	bl	8004aec <I2C_ITListenCplt>
 80049c4:	e030      	b.n	8004a28 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b29      	cmp	r3, #41	@ 0x29
 80049d0:	d10e      	bne.n	80049f0 <I2C_ITSlaveCplt+0x1d8>
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80049d8:	d00a      	beq.n	80049f0 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2210      	movs	r2, #16
 80049e0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 f9ef 	bl	8004dc6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f7ff feb6 	bl	800475a <I2C_ITSlaveSeqCplt>
 80049ee:	e01b      	b.n	8004a28 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2210      	movs	r2, #16
 80049f6:	61da      	str	r2, [r3, #28]
 80049f8:	e016      	b.n	8004a28 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2210      	movs	r2, #16
 8004a00:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a06:	f043 0204 	orr.w	r2, r3, #4
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d003      	beq.n	8004a1c <I2C_ITSlaveCplt+0x204>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a1a:	d105      	bne.n	8004a28 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a20:	4619      	mov	r1, r3
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f8b8 	bl	8004b98 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d010      	beq.n	8004a60 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a42:	4619      	mov	r1, r3
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 f8a7 	bl	8004b98 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b28      	cmp	r3, #40	@ 0x28
 8004a54:	d141      	bne.n	8004ada <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004a56:	6979      	ldr	r1, [r7, #20]
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f000 f847 	bl	8004aec <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a5e:	e03c      	b.n	8004ada <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a64:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a68:	d014      	beq.n	8004a94 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f7ff fe75 	bl	800475a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a1d      	ldr	r2, [pc, #116]	@ (8004ae8 <I2C_ITSlaveCplt+0x2d0>)
 8004a74:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f7ff fcbe 	bl	800440e <HAL_I2C_ListenCpltCallback>
}
 8004a92:	e022      	b.n	8004ada <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	2b22      	cmp	r3, #34	@ 0x22
 8004a9e:	d10e      	bne.n	8004abe <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f7ff fc91 	bl	80043de <HAL_I2C_SlaveRxCpltCallback>
}
 8004abc:	e00d      	b.n	8004ada <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f7ff fc78 	bl	80043ca <HAL_I2C_SlaveTxCpltCallback>
}
 8004ada:	bf00      	nop
 8004adc:	3718      	adds	r7, #24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	fe00e800 	.word	0xfe00e800
 8004ae8:	ffff0000 	.word	0xffff0000

08004aec <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a26      	ldr	r2, [pc, #152]	@ (8004b94 <I2C_ITListenCplt+0xa8>)
 8004afa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2220      	movs	r2, #32
 8004b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	089b      	lsrs	r3, r3, #2
 8004b1c:	f003 0301 	and.w	r3, r3, #1
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d022      	beq.n	8004b6a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b36:	1c5a      	adds	r2, r3, #1
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d012      	beq.n	8004b6a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	3b01      	subs	r3, #1
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b62:	f043 0204 	orr.w	r2, r3, #4
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004b6a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 fb60 	bl	8005234 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2210      	movs	r2, #16
 8004b7a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff fc42 	bl	800440e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004b8a:	bf00      	nop
 8004b8c:	3708      	adds	r7, #8
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	ffff0000 	.word	0xffff0000

08004b98 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ba8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a6d      	ldr	r2, [pc, #436]	@ (8004d6c <I2C_ITError+0x1d4>)
 8004bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	431a      	orrs	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004bca:	7bfb      	ldrb	r3, [r7, #15]
 8004bcc:	2b28      	cmp	r3, #40	@ 0x28
 8004bce:	d005      	beq.n	8004bdc <I2C_ITError+0x44>
 8004bd0:	7bfb      	ldrb	r3, [r7, #15]
 8004bd2:	2b29      	cmp	r3, #41	@ 0x29
 8004bd4:	d002      	beq.n	8004bdc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004bd6:	7bfb      	ldrb	r3, [r7, #15]
 8004bd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bda:	d10b      	bne.n	8004bf4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004bdc:	2103      	movs	r1, #3
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 fb28 	bl	8005234 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2228      	movs	r2, #40	@ 0x28
 8004be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a60      	ldr	r2, [pc, #384]	@ (8004d70 <I2C_ITError+0x1d8>)
 8004bf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004bf2:	e030      	b.n	8004c56 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004bf4:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f000 fb1b 	bl	8005234 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f8e1 	bl	8004dc6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	2b60      	cmp	r3, #96	@ 0x60
 8004c0e:	d01f      	beq.n	8004c50 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2220      	movs	r2, #32
 8004c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	f003 0320 	and.w	r3, r3, #32
 8004c22:	2b20      	cmp	r3, #32
 8004c24:	d114      	bne.n	8004c50 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	f003 0310 	and.w	r3, r3, #16
 8004c30:	2b10      	cmp	r3, #16
 8004c32:	d109      	bne.n	8004c48 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2210      	movs	r2, #16
 8004c3a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c40:	f043 0204 	orr.w	r2, r3, #4
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2220      	movs	r2, #32
 8004c4e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c5a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d039      	beq.n	8004cd8 <I2C_ITError+0x140>
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2b11      	cmp	r3, #17
 8004c68:	d002      	beq.n	8004c70 <I2C_ITError+0xd8>
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2b21      	cmp	r3, #33	@ 0x21
 8004c6e:	d133      	bne.n	8004cd8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c7e:	d107      	bne.n	8004c90 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c8e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7fe fc2e 	bl	80034f6 <HAL_DMA_GetState>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d017      	beq.n	8004cd0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ca4:	4a33      	ldr	r2, [pc, #204]	@ (8004d74 <I2C_ITError+0x1dc>)
 8004ca6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7fe fbfc 	bl	80034b2 <HAL_DMA_Abort_IT>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d04d      	beq.n	8004d5c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004cca:	4610      	mov	r0, r2
 8004ccc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004cce:	e045      	b.n	8004d5c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f851 	bl	8004d78 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004cd6:	e041      	b.n	8004d5c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d039      	beq.n	8004d54 <I2C_ITError+0x1bc>
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	2b12      	cmp	r3, #18
 8004ce4:	d002      	beq.n	8004cec <I2C_ITError+0x154>
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2b22      	cmp	r3, #34	@ 0x22
 8004cea:	d133      	bne.n	8004d54 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004cf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cfa:	d107      	bne.n	8004d0c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d0a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d10:	4618      	mov	r0, r3
 8004d12:	f7fe fbf0 	bl	80034f6 <HAL_DMA_GetState>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d017      	beq.n	8004d4c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d20:	4a14      	ldr	r2, [pc, #80]	@ (8004d74 <I2C_ITError+0x1dc>)
 8004d22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7fe fbbe 	bl	80034b2 <HAL_DMA_Abort_IT>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d011      	beq.n	8004d60 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d46:	4610      	mov	r0, r2
 8004d48:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d4a:	e009      	b.n	8004d60 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f813 	bl	8004d78 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d52:	e005      	b.n	8004d60 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 f80f 	bl	8004d78 <I2C_TreatErrorCallback>
  }
}
 8004d5a:	e002      	b.n	8004d62 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004d5c:	bf00      	nop
 8004d5e:	e000      	b.n	8004d62 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004d60:	bf00      	nop
}
 8004d62:	bf00      	nop
 8004d64:	3710      	adds	r7, #16
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	ffff0000 	.word	0xffff0000
 8004d70:	0800444b 	.word	0x0800444b
 8004d74:	08004e0f 	.word	0x08004e0f

08004d78 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b60      	cmp	r3, #96	@ 0x60
 8004d8a:	d10e      	bne.n	8004daa <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7ff fb47 	bl	8004436 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004da8:	e009      	b.n	8004dbe <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f7ff fb32 	bl	8004422 <HAL_I2C_ErrorCallback>
}
 8004dbe:	bf00      	nop
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	b083      	sub	sp, #12
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d103      	bne.n	8004de4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2200      	movs	r2, #0
 8004de2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	699b      	ldr	r3, [r3, #24]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d007      	beq.n	8004e02 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	699a      	ldr	r2, [r3, #24]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f042 0201 	orr.w	r2, r2, #1
 8004e00:	619a      	str	r2, [r3, #24]
  }
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b084      	sub	sp, #16
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d003      	beq.n	8004e2c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e28:	2200      	movs	r2, #0
 8004e2a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d003      	beq.n	8004e3c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e38:	2200      	movs	r2, #0
 8004e3a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8004e3c:	68f8      	ldr	r0, [r7, #12]
 8004e3e:	f7ff ff9b 	bl	8004d78 <I2C_TreatErrorCallback>
}
 8004e42:	bf00      	nop
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b084      	sub	sp, #16
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	60f8      	str	r0, [r7, #12]
 8004e52:	60b9      	str	r1, [r7, #8]
 8004e54:	603b      	str	r3, [r7, #0]
 8004e56:	4613      	mov	r3, r2
 8004e58:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e5a:	e03b      	b.n	8004ed4 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e5c:	69ba      	ldr	r2, [r7, #24]
 8004e5e:	6839      	ldr	r1, [r7, #0]
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f000 f8d5 	bl	8005010 <I2C_IsErrorOccurred>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d001      	beq.n	8004e70 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e041      	b.n	8004ef4 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e76:	d02d      	beq.n	8004ed4 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e78:	f7fe f96a 	bl	8003150 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d302      	bcc.n	8004e8e <I2C_WaitOnFlagUntilTimeout+0x44>
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d122      	bne.n	8004ed4 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	699a      	ldr	r2, [r3, #24]
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	4013      	ands	r3, r2
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	bf0c      	ite	eq
 8004e9e:	2301      	moveq	r3, #1
 8004ea0:	2300      	movne	r3, #0
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	79fb      	ldrb	r3, [r7, #7]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d113      	bne.n	8004ed4 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb0:	f043 0220 	orr.w	r2, r3, #32
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e00f      	b.n	8004ef4 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	699a      	ldr	r2, [r3, #24]
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	4013      	ands	r3, r2
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	bf0c      	ite	eq
 8004ee4:	2301      	moveq	r3, #1
 8004ee6:	2300      	movne	r3, #0
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	461a      	mov	r2, r3
 8004eec:	79fb      	ldrb	r3, [r7, #7]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d0b4      	beq.n	8004e5c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3710      	adds	r7, #16
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f08:	e033      	b.n	8004f72 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	68b9      	ldr	r1, [r7, #8]
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 f87e 	bl	8005010 <I2C_IsErrorOccurred>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e031      	b.n	8004f82 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f24:	d025      	beq.n	8004f72 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f26:	f7fe f913 	bl	8003150 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d302      	bcc.n	8004f3c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d11a      	bne.n	8004f72 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d013      	beq.n	8004f72 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f4e:	f043 0220 	orr.w	r2, r3, #32
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e007      	b.n	8004f82 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	699b      	ldr	r3, [r3, #24]
 8004f78:	f003 0302 	and.w	r3, r3, #2
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	d1c4      	bne.n	8004f0a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b084      	sub	sp, #16
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	60f8      	str	r0, [r7, #12]
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f96:	e02f      	b.n	8004ff8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	68b9      	ldr	r1, [r7, #8]
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f000 f837 	bl	8005010 <I2C_IsErrorOccurred>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d001      	beq.n	8004fac <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e02d      	b.n	8005008 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fac:	f7fe f8d0 	bl	8003150 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	68ba      	ldr	r2, [r7, #8]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d302      	bcc.n	8004fc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d11a      	bne.n	8004ff8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	f003 0320 	and.w	r3, r3, #32
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d013      	beq.n	8004ff8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd4:	f043 0220 	orr.w	r2, r3, #32
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2220      	movs	r2, #32
 8004fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e007      	b.n	8005008 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	699b      	ldr	r3, [r3, #24]
 8004ffe:	f003 0320 	and.w	r3, r3, #32
 8005002:	2b20      	cmp	r3, #32
 8005004:	d1c8      	bne.n	8004f98 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b08a      	sub	sp, #40	@ 0x28
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800501c:	2300      	movs	r3, #0
 800501e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800502a:	2300      	movs	r3, #0
 800502c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	f003 0310 	and.w	r3, r3, #16
 8005038:	2b00      	cmp	r3, #0
 800503a:	d068      	beq.n	800510e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2210      	movs	r2, #16
 8005042:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005044:	e049      	b.n	80050da <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800504c:	d045      	beq.n	80050da <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800504e:	f7fe f87f 	bl	8003150 <HAL_GetTick>
 8005052:	4602      	mov	r2, r0
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	68ba      	ldr	r2, [r7, #8]
 800505a:	429a      	cmp	r2, r3
 800505c:	d302      	bcc.n	8005064 <I2C_IsErrorOccurred+0x54>
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d13a      	bne.n	80050da <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800506e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005076:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005082:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005086:	d121      	bne.n	80050cc <I2C_IsErrorOccurred+0xbc>
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800508e:	d01d      	beq.n	80050cc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005090:	7cfb      	ldrb	r3, [r7, #19]
 8005092:	2b20      	cmp	r3, #32
 8005094:	d01a      	beq.n	80050cc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050a4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80050a6:	f7fe f853 	bl	8003150 <HAL_GetTick>
 80050aa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050ac:	e00e      	b.n	80050cc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80050ae:	f7fe f84f 	bl	8003150 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b19      	cmp	r3, #25
 80050ba:	d907      	bls.n	80050cc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80050bc:	6a3b      	ldr	r3, [r7, #32]
 80050be:	f043 0320 	orr.w	r3, r3, #32
 80050c2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80050ca:	e006      	b.n	80050da <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	f003 0320 	and.w	r3, r3, #32
 80050d6:	2b20      	cmp	r3, #32
 80050d8:	d1e9      	bne.n	80050ae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f003 0320 	and.w	r3, r3, #32
 80050e4:	2b20      	cmp	r3, #32
 80050e6:	d003      	beq.n	80050f0 <I2C_IsErrorOccurred+0xe0>
 80050e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0aa      	beq.n	8005046 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80050f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d103      	bne.n	8005100 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2220      	movs	r2, #32
 80050fe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	f043 0304 	orr.w	r3, r3, #4
 8005106:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800511c:	2b00      	cmp	r3, #0
 800511e:	d00b      	beq.n	8005138 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005120:	6a3b      	ldr	r3, [r7, #32]
 8005122:	f043 0301 	orr.w	r3, r3, #1
 8005126:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005130:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00b      	beq.n	800515a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005142:	6a3b      	ldr	r3, [r7, #32]
 8005144:	f043 0308 	orr.w	r3, r3, #8
 8005148:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005152:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00b      	beq.n	800517c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005164:	6a3b      	ldr	r3, [r7, #32]
 8005166:	f043 0302 	orr.w	r3, r3, #2
 800516a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005174:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800517c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005180:	2b00      	cmp	r3, #0
 8005182:	d01c      	beq.n	80051be <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f7ff fe1e 	bl	8004dc6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6859      	ldr	r1, [r3, #4]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	4b0d      	ldr	r3, [pc, #52]	@ (80051cc <I2C_IsErrorOccurred+0x1bc>)
 8005196:	400b      	ands	r3, r1
 8005198:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800519e:	6a3b      	ldr	r3, [r7, #32]
 80051a0:	431a      	orrs	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2220      	movs	r2, #32
 80051aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80051be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3728      	adds	r7, #40	@ 0x28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	fe00e800 	.word	0xfe00e800

080051d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b087      	sub	sp, #28
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	607b      	str	r3, [r7, #4]
 80051da:	460b      	mov	r3, r1
 80051dc:	817b      	strh	r3, [r7, #10]
 80051de:	4613      	mov	r3, r2
 80051e0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051e2:	897b      	ldrh	r3, [r7, #10]
 80051e4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051e8:	7a7b      	ldrb	r3, [r7, #9]
 80051ea:	041b      	lsls	r3, r3, #16
 80051ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051f0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051f6:	6a3b      	ldr	r3, [r7, #32]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051fe:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	0d5b      	lsrs	r3, r3, #21
 800520a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800520e:	4b08      	ldr	r3, [pc, #32]	@ (8005230 <I2C_TransferConfig+0x60>)
 8005210:	430b      	orrs	r3, r1
 8005212:	43db      	mvns	r3, r3
 8005214:	ea02 0103 	and.w	r1, r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	430a      	orrs	r2, r1
 8005220:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005222:	bf00      	nop
 8005224:	371c      	adds	r7, #28
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	03ff63ff 	.word	0x03ff63ff

08005234 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	460b      	mov	r3, r1
 800523e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005240:	2300      	movs	r3, #0
 8005242:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005244:	887b      	ldrh	r3, [r7, #2]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00f      	beq.n	800526e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8005254:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800525c:	b2db      	uxtb	r3, r3
 800525e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005262:	2b28      	cmp	r3, #40	@ 0x28
 8005264:	d003      	beq.n	800526e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800526c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800526e:	887b      	ldrh	r3, [r7, #2]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00f      	beq.n	8005298 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800527e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005286:	b2db      	uxtb	r3, r3
 8005288:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800528c:	2b28      	cmp	r3, #40	@ 0x28
 800528e:	d003      	beq.n	8005298 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005296:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005298:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800529c:	2b00      	cmp	r3, #0
 800529e:	da03      	bge.n	80052a8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80052a6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80052a8:	887b      	ldrh	r3, [r7, #2]
 80052aa:	2b10      	cmp	r3, #16
 80052ac:	d103      	bne.n	80052b6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80052b4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80052b6:	887b      	ldrh	r3, [r7, #2]
 80052b8:	2b20      	cmp	r3, #32
 80052ba:	d103      	bne.n	80052c4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f043 0320 	orr.w	r3, r3, #32
 80052c2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80052c4:	887b      	ldrh	r3, [r7, #2]
 80052c6:	2b40      	cmp	r3, #64	@ 0x40
 80052c8:	d103      	bne.n	80052d2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052d0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	6819      	ldr	r1, [r3, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	43da      	mvns	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	400a      	ands	r2, r1
 80052e2:	601a      	str	r2, [r3, #0]
}
 80052e4:	bf00      	nop
 80052e6:	3714      	adds	r7, #20
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b20      	cmp	r3, #32
 8005304:	d138      	bne.n	8005378 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800530c:	2b01      	cmp	r3, #1
 800530e:	d101      	bne.n	8005314 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005310:	2302      	movs	r3, #2
 8005312:	e032      	b.n	800537a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2224      	movs	r2, #36	@ 0x24
 8005320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f022 0201 	bic.w	r2, r2, #1
 8005332:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005342:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	6819      	ldr	r1, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	430a      	orrs	r2, r1
 8005352:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f042 0201 	orr.w	r2, r2, #1
 8005362:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2220      	movs	r2, #32
 8005368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005374:	2300      	movs	r3, #0
 8005376:	e000      	b.n	800537a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005378:	2302      	movs	r3, #2
  }
}
 800537a:	4618      	mov	r0, r3
 800537c:	370c      	adds	r7, #12
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr

08005386 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005386:	b480      	push	{r7}
 8005388:	b085      	sub	sp, #20
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
 800538e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b20      	cmp	r3, #32
 800539a:	d139      	bne.n	8005410 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d101      	bne.n	80053aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80053a6:	2302      	movs	r3, #2
 80053a8:	e033      	b.n	8005412 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2224      	movs	r2, #36	@ 0x24
 80053b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f022 0201 	bic.w	r2, r2, #1
 80053c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80053d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	021b      	lsls	r3, r3, #8
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f042 0201 	orr.w	r2, r2, #1
 80053fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2220      	movs	r2, #32
 8005400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2200      	movs	r2, #0
 8005408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800540c:	2300      	movs	r3, #0
 800540e:	e000      	b.n	8005412 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005410:	2302      	movs	r3, #2
  }
}
 8005412:	4618      	mov	r0, r3
 8005414:	3714      	adds	r7, #20
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr

0800541e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800541e:	b580      	push	{r7, lr}
 8005420:	b086      	sub	sp, #24
 8005422:	af02      	add	r7, sp, #8
 8005424:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d101      	bne.n	8005430 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e108      	b.n	8005642 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d106      	bne.n	8005450 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7fd fc52 	bl	8002cf4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2203      	movs	r2, #3
 8005454:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800545e:	d102      	bne.n	8005466 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4618      	mov	r0, r3
 800546c:	f004 fe4c 	bl	800a108 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6818      	ldr	r0, [r3, #0]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	7c1a      	ldrb	r2, [r3, #16]
 8005478:	f88d 2000 	strb.w	r2, [sp]
 800547c:	3304      	adds	r3, #4
 800547e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005480:	f004 fde8 	bl	800a054 <USB_CoreInit>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d005      	beq.n	8005496 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2202      	movs	r2, #2
 800548e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e0d5      	b.n	8005642 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2100      	movs	r1, #0
 800549c:	4618      	mov	r0, r3
 800549e:	f004 fe44 	bl	800a12a <USB_SetCurrentMode>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d005      	beq.n	80054b4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e0c6      	b.n	8005642 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054b4:	2300      	movs	r3, #0
 80054b6:	73fb      	strb	r3, [r7, #15]
 80054b8:	e04a      	b.n	8005550 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80054ba:	7bfa      	ldrb	r2, [r7, #15]
 80054bc:	6879      	ldr	r1, [r7, #4]
 80054be:	4613      	mov	r3, r2
 80054c0:	00db      	lsls	r3, r3, #3
 80054c2:	4413      	add	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	440b      	add	r3, r1
 80054c8:	3315      	adds	r3, #21
 80054ca:	2201      	movs	r2, #1
 80054cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80054ce:	7bfa      	ldrb	r2, [r7, #15]
 80054d0:	6879      	ldr	r1, [r7, #4]
 80054d2:	4613      	mov	r3, r2
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	4413      	add	r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	440b      	add	r3, r1
 80054dc:	3314      	adds	r3, #20
 80054de:	7bfa      	ldrb	r2, [r7, #15]
 80054e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80054e2:	7bfa      	ldrb	r2, [r7, #15]
 80054e4:	7bfb      	ldrb	r3, [r7, #15]
 80054e6:	b298      	uxth	r0, r3
 80054e8:	6879      	ldr	r1, [r7, #4]
 80054ea:	4613      	mov	r3, r2
 80054ec:	00db      	lsls	r3, r3, #3
 80054ee:	4413      	add	r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	440b      	add	r3, r1
 80054f4:	332e      	adds	r3, #46	@ 0x2e
 80054f6:	4602      	mov	r2, r0
 80054f8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80054fa:	7bfa      	ldrb	r2, [r7, #15]
 80054fc:	6879      	ldr	r1, [r7, #4]
 80054fe:	4613      	mov	r3, r2
 8005500:	00db      	lsls	r3, r3, #3
 8005502:	4413      	add	r3, r2
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	440b      	add	r3, r1
 8005508:	3318      	adds	r3, #24
 800550a:	2200      	movs	r2, #0
 800550c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800550e:	7bfa      	ldrb	r2, [r7, #15]
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	4613      	mov	r3, r2
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	4413      	add	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	440b      	add	r3, r1
 800551c:	331c      	adds	r3, #28
 800551e:	2200      	movs	r2, #0
 8005520:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005522:	7bfa      	ldrb	r2, [r7, #15]
 8005524:	6879      	ldr	r1, [r7, #4]
 8005526:	4613      	mov	r3, r2
 8005528:	00db      	lsls	r3, r3, #3
 800552a:	4413      	add	r3, r2
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	440b      	add	r3, r1
 8005530:	3320      	adds	r3, #32
 8005532:	2200      	movs	r2, #0
 8005534:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005536:	7bfa      	ldrb	r2, [r7, #15]
 8005538:	6879      	ldr	r1, [r7, #4]
 800553a:	4613      	mov	r3, r2
 800553c:	00db      	lsls	r3, r3, #3
 800553e:	4413      	add	r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	440b      	add	r3, r1
 8005544:	3324      	adds	r3, #36	@ 0x24
 8005546:	2200      	movs	r2, #0
 8005548:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800554a:	7bfb      	ldrb	r3, [r7, #15]
 800554c:	3301      	adds	r3, #1
 800554e:	73fb      	strb	r3, [r7, #15]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	791b      	ldrb	r3, [r3, #4]
 8005554:	7bfa      	ldrb	r2, [r7, #15]
 8005556:	429a      	cmp	r2, r3
 8005558:	d3af      	bcc.n	80054ba <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800555a:	2300      	movs	r3, #0
 800555c:	73fb      	strb	r3, [r7, #15]
 800555e:	e044      	b.n	80055ea <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005560:	7bfa      	ldrb	r2, [r7, #15]
 8005562:	6879      	ldr	r1, [r7, #4]
 8005564:	4613      	mov	r3, r2
 8005566:	00db      	lsls	r3, r3, #3
 8005568:	4413      	add	r3, r2
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	440b      	add	r3, r1
 800556e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005572:	2200      	movs	r2, #0
 8005574:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005576:	7bfa      	ldrb	r2, [r7, #15]
 8005578:	6879      	ldr	r1, [r7, #4]
 800557a:	4613      	mov	r3, r2
 800557c:	00db      	lsls	r3, r3, #3
 800557e:	4413      	add	r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	440b      	add	r3, r1
 8005584:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005588:	7bfa      	ldrb	r2, [r7, #15]
 800558a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800558c:	7bfa      	ldrb	r2, [r7, #15]
 800558e:	6879      	ldr	r1, [r7, #4]
 8005590:	4613      	mov	r3, r2
 8005592:	00db      	lsls	r3, r3, #3
 8005594:	4413      	add	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	440b      	add	r3, r1
 800559a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800559e:	2200      	movs	r2, #0
 80055a0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80055a2:	7bfa      	ldrb	r2, [r7, #15]
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	4613      	mov	r3, r2
 80055a8:	00db      	lsls	r3, r3, #3
 80055aa:	4413      	add	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	440b      	add	r3, r1
 80055b0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80055b4:	2200      	movs	r2, #0
 80055b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80055b8:	7bfa      	ldrb	r2, [r7, #15]
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	4613      	mov	r3, r2
 80055be:	00db      	lsls	r3, r3, #3
 80055c0:	4413      	add	r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	440b      	add	r3, r1
 80055c6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80055ca:	2200      	movs	r2, #0
 80055cc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80055ce:	7bfa      	ldrb	r2, [r7, #15]
 80055d0:	6879      	ldr	r1, [r7, #4]
 80055d2:	4613      	mov	r3, r2
 80055d4:	00db      	lsls	r3, r3, #3
 80055d6:	4413      	add	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	440b      	add	r3, r1
 80055dc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80055e0:	2200      	movs	r2, #0
 80055e2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055e4:	7bfb      	ldrb	r3, [r7, #15]
 80055e6:	3301      	adds	r3, #1
 80055e8:	73fb      	strb	r3, [r7, #15]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	791b      	ldrb	r3, [r3, #4]
 80055ee:	7bfa      	ldrb	r2, [r7, #15]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	d3b5      	bcc.n	8005560 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6818      	ldr	r0, [r3, #0]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	7c1a      	ldrb	r2, [r3, #16]
 80055fc:	f88d 2000 	strb.w	r2, [sp]
 8005600:	3304      	adds	r3, #4
 8005602:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005604:	f004 fdde 	bl	800a1c4 <USB_DevInit>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d005      	beq.n	800561a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2202      	movs	r2, #2
 8005612:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e013      	b.n	8005642 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	7b1b      	ldrb	r3, [r3, #12]
 800562c:	2b01      	cmp	r3, #1
 800562e:	d102      	bne.n	8005636 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 f80b 	bl	800564c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4618      	mov	r0, r3
 800563c:	f004 ff99 	bl	800a572 <USB_DevDisconnect>

  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
	...

0800564c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	699b      	ldr	r3, [r3, #24]
 800566e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800567a:	4b05      	ldr	r3, [pc, #20]	@ (8005690 <HAL_PCDEx_ActivateLPM+0x44>)
 800567c:	4313      	orrs	r3, r2
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005682:	2300      	movs	r3, #0
}
 8005684:	4618      	mov	r0, r3
 8005686:	3714      	adds	r7, #20
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr
 8005690:	10000003 	.word	0x10000003

08005694 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005694:	b480      	push	{r7}
 8005696:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005698:	4b05      	ldr	r3, [pc, #20]	@ (80056b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a04      	ldr	r2, [pc, #16]	@ (80056b0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800569e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056a2:	6013      	str	r3, [r2, #0]
}
 80056a4:	bf00      	nop
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	40007000 	.word	0x40007000

080056b4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80056ba:	2300      	movs	r3, #0
 80056bc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80056be:	4b23      	ldr	r3, [pc, #140]	@ (800574c <HAL_PWREx_EnableOverDrive+0x98>)
 80056c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c2:	4a22      	ldr	r2, [pc, #136]	@ (800574c <HAL_PWREx_EnableOverDrive+0x98>)
 80056c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80056ca:	4b20      	ldr	r3, [pc, #128]	@ (800574c <HAL_PWREx_EnableOverDrive+0x98>)
 80056cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056d2:	603b      	str	r3, [r7, #0]
 80056d4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80056d6:	4b1e      	ldr	r3, [pc, #120]	@ (8005750 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a1d      	ldr	r2, [pc, #116]	@ (8005750 <HAL_PWREx_EnableOverDrive+0x9c>)
 80056dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056e0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80056e2:	f7fd fd35 	bl	8003150 <HAL_GetTick>
 80056e6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80056e8:	e009      	b.n	80056fe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80056ea:	f7fd fd31 	bl	8003150 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80056f8:	d901      	bls.n	80056fe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e022      	b.n	8005744 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80056fe:	4b14      	ldr	r3, [pc, #80]	@ (8005750 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800570a:	d1ee      	bne.n	80056ea <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800570c:	4b10      	ldr	r3, [pc, #64]	@ (8005750 <HAL_PWREx_EnableOverDrive+0x9c>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a0f      	ldr	r2, [pc, #60]	@ (8005750 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005712:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005716:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005718:	f7fd fd1a 	bl	8003150 <HAL_GetTick>
 800571c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800571e:	e009      	b.n	8005734 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005720:	f7fd fd16 	bl	8003150 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800572e:	d901      	bls.n	8005734 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e007      	b.n	8005744 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005734:	4b06      	ldr	r3, [pc, #24]	@ (8005750 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800573c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005740:	d1ee      	bne.n	8005720 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	3708      	adds	r7, #8
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	40023800 	.word	0x40023800
 8005750:	40007000 	.word	0x40007000

08005754 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b086      	sub	sp, #24
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800575c:	2300      	movs	r3, #0
 800575e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d101      	bne.n	800576a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e29b      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	f000 8087 	beq.w	8005886 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005778:	4b96      	ldr	r3, [pc, #600]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f003 030c 	and.w	r3, r3, #12
 8005780:	2b04      	cmp	r3, #4
 8005782:	d00c      	beq.n	800579e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005784:	4b93      	ldr	r3, [pc, #588]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f003 030c 	and.w	r3, r3, #12
 800578c:	2b08      	cmp	r3, #8
 800578e:	d112      	bne.n	80057b6 <HAL_RCC_OscConfig+0x62>
 8005790:	4b90      	ldr	r3, [pc, #576]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005798:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800579c:	d10b      	bne.n	80057b6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800579e:	4b8d      	ldr	r3, [pc, #564]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d06c      	beq.n	8005884 <HAL_RCC_OscConfig+0x130>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d168      	bne.n	8005884 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e275      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057be:	d106      	bne.n	80057ce <HAL_RCC_OscConfig+0x7a>
 80057c0:	4b84      	ldr	r3, [pc, #528]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a83      	ldr	r2, [pc, #524]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80057c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057ca:	6013      	str	r3, [r2, #0]
 80057cc:	e02e      	b.n	800582c <HAL_RCC_OscConfig+0xd8>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10c      	bne.n	80057f0 <HAL_RCC_OscConfig+0x9c>
 80057d6:	4b7f      	ldr	r3, [pc, #508]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a7e      	ldr	r2, [pc, #504]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80057dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	4b7c      	ldr	r3, [pc, #496]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a7b      	ldr	r2, [pc, #492]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80057e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057ec:	6013      	str	r3, [r2, #0]
 80057ee:	e01d      	b.n	800582c <HAL_RCC_OscConfig+0xd8>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057f8:	d10c      	bne.n	8005814 <HAL_RCC_OscConfig+0xc0>
 80057fa:	4b76      	ldr	r3, [pc, #472]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a75      	ldr	r2, [pc, #468]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005800:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	4b73      	ldr	r3, [pc, #460]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a72      	ldr	r2, [pc, #456]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 800580c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005810:	6013      	str	r3, [r2, #0]
 8005812:	e00b      	b.n	800582c <HAL_RCC_OscConfig+0xd8>
 8005814:	4b6f      	ldr	r3, [pc, #444]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a6e      	ldr	r2, [pc, #440]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 800581a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800581e:	6013      	str	r3, [r2, #0]
 8005820:	4b6c      	ldr	r3, [pc, #432]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a6b      	ldr	r2, [pc, #428]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005826:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800582a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d013      	beq.n	800585c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005834:	f7fd fc8c 	bl	8003150 <HAL_GetTick>
 8005838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800583a:	e008      	b.n	800584e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800583c:	f7fd fc88 	bl	8003150 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b64      	cmp	r3, #100	@ 0x64
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e229      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800584e:	4b61      	ldr	r3, [pc, #388]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0f0      	beq.n	800583c <HAL_RCC_OscConfig+0xe8>
 800585a:	e014      	b.n	8005886 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800585c:	f7fd fc78 	bl	8003150 <HAL_GetTick>
 8005860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005862:	e008      	b.n	8005876 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005864:	f7fd fc74 	bl	8003150 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	2b64      	cmp	r3, #100	@ 0x64
 8005870:	d901      	bls.n	8005876 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e215      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005876:	4b57      	ldr	r3, [pc, #348]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d1f0      	bne.n	8005864 <HAL_RCC_OscConfig+0x110>
 8005882:	e000      	b.n	8005886 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005884:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d069      	beq.n	8005966 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005892:	4b50      	ldr	r3, [pc, #320]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 030c 	and.w	r3, r3, #12
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00b      	beq.n	80058b6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800589e:	4b4d      	ldr	r3, [pc, #308]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f003 030c 	and.w	r3, r3, #12
 80058a6:	2b08      	cmp	r3, #8
 80058a8:	d11c      	bne.n	80058e4 <HAL_RCC_OscConfig+0x190>
 80058aa:	4b4a      	ldr	r3, [pc, #296]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d116      	bne.n	80058e4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058b6:	4b47      	ldr	r3, [pc, #284]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0302 	and.w	r3, r3, #2
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d005      	beq.n	80058ce <HAL_RCC_OscConfig+0x17a>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d001      	beq.n	80058ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e1e9      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058ce:	4b41      	ldr	r3, [pc, #260]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	493d      	ldr	r1, [pc, #244]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058e2:	e040      	b.n	8005966 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d023      	beq.n	8005934 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058ec:	4b39      	ldr	r3, [pc, #228]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a38      	ldr	r2, [pc, #224]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80058f2:	f043 0301 	orr.w	r3, r3, #1
 80058f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058f8:	f7fd fc2a 	bl	8003150 <HAL_GetTick>
 80058fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058fe:	e008      	b.n	8005912 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005900:	f7fd fc26 	bl	8003150 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b02      	cmp	r3, #2
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e1c7      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005912:	4b30      	ldr	r3, [pc, #192]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0f0      	beq.n	8005900 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800591e:	4b2d      	ldr	r3, [pc, #180]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	00db      	lsls	r3, r3, #3
 800592c:	4929      	ldr	r1, [pc, #164]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 800592e:	4313      	orrs	r3, r2
 8005930:	600b      	str	r3, [r1, #0]
 8005932:	e018      	b.n	8005966 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005934:	4b27      	ldr	r3, [pc, #156]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a26      	ldr	r2, [pc, #152]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 800593a:	f023 0301 	bic.w	r3, r3, #1
 800593e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005940:	f7fd fc06 	bl	8003150 <HAL_GetTick>
 8005944:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005946:	e008      	b.n	800595a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005948:	f7fd fc02 	bl	8003150 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b02      	cmp	r3, #2
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e1a3      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800595a:	4b1e      	ldr	r3, [pc, #120]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1f0      	bne.n	8005948 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0308 	and.w	r3, r3, #8
 800596e:	2b00      	cmp	r3, #0
 8005970:	d038      	beq.n	80059e4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	695b      	ldr	r3, [r3, #20]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d019      	beq.n	80059ae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800597a:	4b16      	ldr	r3, [pc, #88]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 800597c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800597e:	4a15      	ldr	r2, [pc, #84]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 8005980:	f043 0301 	orr.w	r3, r3, #1
 8005984:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005986:	f7fd fbe3 	bl	8003150 <HAL_GetTick>
 800598a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800598c:	e008      	b.n	80059a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800598e:	f7fd fbdf 	bl	8003150 <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	2b02      	cmp	r3, #2
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e180      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059a0:	4b0c      	ldr	r3, [pc, #48]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80059a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d0f0      	beq.n	800598e <HAL_RCC_OscConfig+0x23a>
 80059ac:	e01a      	b.n	80059e4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059ae:	4b09      	ldr	r3, [pc, #36]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80059b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059b2:	4a08      	ldr	r2, [pc, #32]	@ (80059d4 <HAL_RCC_OscConfig+0x280>)
 80059b4:	f023 0301 	bic.w	r3, r3, #1
 80059b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ba:	f7fd fbc9 	bl	8003150 <HAL_GetTick>
 80059be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059c0:	e00a      	b.n	80059d8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059c2:	f7fd fbc5 	bl	8003150 <HAL_GetTick>
 80059c6:	4602      	mov	r2, r0
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	1ad3      	subs	r3, r2, r3
 80059cc:	2b02      	cmp	r3, #2
 80059ce:	d903      	bls.n	80059d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	e166      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
 80059d4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059d8:	4b92      	ldr	r3, [pc, #584]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 80059da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059dc:	f003 0302 	and.w	r3, r3, #2
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1ee      	bne.n	80059c2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0304 	and.w	r3, r3, #4
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f000 80a4 	beq.w	8005b3a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059f2:	4b8c      	ldr	r3, [pc, #560]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 80059f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d10d      	bne.n	8005a1a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80059fe:	4b89      	ldr	r3, [pc, #548]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a02:	4a88      	ldr	r2, [pc, #544]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a0a:	4b86      	ldr	r3, [pc, #536]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a12:	60bb      	str	r3, [r7, #8]
 8005a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a16:	2301      	movs	r3, #1
 8005a18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a1a:	4b83      	ldr	r3, [pc, #524]	@ (8005c28 <HAL_RCC_OscConfig+0x4d4>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d118      	bne.n	8005a58 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005a26:	4b80      	ldr	r3, [pc, #512]	@ (8005c28 <HAL_RCC_OscConfig+0x4d4>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a7f      	ldr	r2, [pc, #508]	@ (8005c28 <HAL_RCC_OscConfig+0x4d4>)
 8005a2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a32:	f7fd fb8d 	bl	8003150 <HAL_GetTick>
 8005a36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a38:	e008      	b.n	8005a4c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a3a:	f7fd fb89 	bl	8003150 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	2b64      	cmp	r3, #100	@ 0x64
 8005a46:	d901      	bls.n	8005a4c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	e12a      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a4c:	4b76      	ldr	r3, [pc, #472]	@ (8005c28 <HAL_RCC_OscConfig+0x4d4>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d0f0      	beq.n	8005a3a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d106      	bne.n	8005a6e <HAL_RCC_OscConfig+0x31a>
 8005a60:	4b70      	ldr	r3, [pc, #448]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a64:	4a6f      	ldr	r2, [pc, #444]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a66:	f043 0301 	orr.w	r3, r3, #1
 8005a6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a6c:	e02d      	b.n	8005aca <HAL_RCC_OscConfig+0x376>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10c      	bne.n	8005a90 <HAL_RCC_OscConfig+0x33c>
 8005a76:	4b6b      	ldr	r3, [pc, #428]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a7a:	4a6a      	ldr	r2, [pc, #424]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a7c:	f023 0301 	bic.w	r3, r3, #1
 8005a80:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a82:	4b68      	ldr	r3, [pc, #416]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a86:	4a67      	ldr	r2, [pc, #412]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a88:	f023 0304 	bic.w	r3, r3, #4
 8005a8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a8e:	e01c      	b.n	8005aca <HAL_RCC_OscConfig+0x376>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	689b      	ldr	r3, [r3, #8]
 8005a94:	2b05      	cmp	r3, #5
 8005a96:	d10c      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x35e>
 8005a98:	4b62      	ldr	r3, [pc, #392]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9c:	4a61      	ldr	r2, [pc, #388]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005a9e:	f043 0304 	orr.w	r3, r3, #4
 8005aa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005aa4:	4b5f      	ldr	r3, [pc, #380]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa8:	4a5e      	ldr	r2, [pc, #376]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005aaa:	f043 0301 	orr.w	r3, r3, #1
 8005aae:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ab0:	e00b      	b.n	8005aca <HAL_RCC_OscConfig+0x376>
 8005ab2:	4b5c      	ldr	r3, [pc, #368]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab6:	4a5b      	ldr	r2, [pc, #364]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005ab8:	f023 0301 	bic.w	r3, r3, #1
 8005abc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005abe:	4b59      	ldr	r3, [pc, #356]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ac2:	4a58      	ldr	r2, [pc, #352]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005ac4:	f023 0304 	bic.w	r3, r3, #4
 8005ac8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d015      	beq.n	8005afe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ad2:	f7fd fb3d 	bl	8003150 <HAL_GetTick>
 8005ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ad8:	e00a      	b.n	8005af0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ada:	f7fd fb39 	bl	8003150 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d901      	bls.n	8005af0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e0d8      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005af0:	4b4c      	ldr	r3, [pc, #304]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af4:	f003 0302 	and.w	r3, r3, #2
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d0ee      	beq.n	8005ada <HAL_RCC_OscConfig+0x386>
 8005afc:	e014      	b.n	8005b28 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005afe:	f7fd fb27 	bl	8003150 <HAL_GetTick>
 8005b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b04:	e00a      	b.n	8005b1c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b06:	f7fd fb23 	bl	8003150 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d901      	bls.n	8005b1c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e0c2      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b1c:	4b41      	ldr	r3, [pc, #260]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b20:	f003 0302 	and.w	r3, r3, #2
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d1ee      	bne.n	8005b06 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b28:	7dfb      	ldrb	r3, [r7, #23]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d105      	bne.n	8005b3a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b2e:	4b3d      	ldr	r3, [pc, #244]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b32:	4a3c      	ldr	r2, [pc, #240]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005b34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b38:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f000 80ae 	beq.w	8005ca0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b44:	4b37      	ldr	r3, [pc, #220]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f003 030c 	and.w	r3, r3, #12
 8005b4c:	2b08      	cmp	r3, #8
 8005b4e:	d06d      	beq.n	8005c2c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d14b      	bne.n	8005bf0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b58:	4b32      	ldr	r3, [pc, #200]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a31      	ldr	r2, [pc, #196]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005b5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b64:	f7fd faf4 	bl	8003150 <HAL_GetTick>
 8005b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b6a:	e008      	b.n	8005b7e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b6c:	f7fd faf0 	bl	8003150 <HAL_GetTick>
 8005b70:	4602      	mov	r2, r0
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d901      	bls.n	8005b7e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e091      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b7e:	4b29      	ldr	r3, [pc, #164]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1f0      	bne.n	8005b6c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69da      	ldr	r2, [r3, #28]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a1b      	ldr	r3, [r3, #32]
 8005b92:	431a      	orrs	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b98:	019b      	lsls	r3, r3, #6
 8005b9a:	431a      	orrs	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba0:	085b      	lsrs	r3, r3, #1
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	041b      	lsls	r3, r3, #16
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bac:	061b      	lsls	r3, r3, #24
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb4:	071b      	lsls	r3, r3, #28
 8005bb6:	491b      	ldr	r1, [pc, #108]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bbc:	4b19      	ldr	r3, [pc, #100]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a18      	ldr	r2, [pc, #96]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005bc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bc8:	f7fd fac2 	bl	8003150 <HAL_GetTick>
 8005bcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bce:	e008      	b.n	8005be2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bd0:	f7fd fabe 	bl	8003150 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d901      	bls.n	8005be2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e05f      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005be2:	4b10      	ldr	r3, [pc, #64]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d0f0      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x47c>
 8005bee:	e057      	b.n	8005ca0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bf0:	4b0c      	ldr	r3, [pc, #48]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005bf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bfc:	f7fd faa8 	bl	8003150 <HAL_GetTick>
 8005c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c02:	e008      	b.n	8005c16 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c04:	f7fd faa4 	bl	8003150 <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e045      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c16:	4b03      	ldr	r3, [pc, #12]	@ (8005c24 <HAL_RCC_OscConfig+0x4d0>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1f0      	bne.n	8005c04 <HAL_RCC_OscConfig+0x4b0>
 8005c22:	e03d      	b.n	8005ca0 <HAL_RCC_OscConfig+0x54c>
 8005c24:	40023800 	.word	0x40023800
 8005c28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8005cac <HAL_RCC_OscConfig+0x558>)
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	699b      	ldr	r3, [r3, #24]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d030      	beq.n	8005c9c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d129      	bne.n	8005c9c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d122      	bne.n	8005c9c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005c5c:	4013      	ands	r3, r2
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c62:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d119      	bne.n	8005c9c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c72:	085b      	lsrs	r3, r3, #1
 8005c74:	3b01      	subs	r3, #1
 8005c76:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d10f      	bne.n	8005c9c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c86:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d107      	bne.n	8005c9c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c96:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d001      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e000      	b.n	8005ca2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3718      	adds	r7, #24
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	40023800 	.word	0x40023800

08005cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d101      	bne.n	8005cc8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e0d0      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cc8:	4b6a      	ldr	r3, [pc, #424]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 030f 	and.w	r3, r3, #15
 8005cd0:	683a      	ldr	r2, [r7, #0]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d910      	bls.n	8005cf8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd6:	4b67      	ldr	r3, [pc, #412]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f023 020f 	bic.w	r2, r3, #15
 8005cde:	4965      	ldr	r1, [pc, #404]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ce6:	4b63      	ldr	r3, [pc, #396]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 030f 	and.w	r3, r3, #15
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d001      	beq.n	8005cf8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e0b8      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0302 	and.w	r3, r3, #2
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d020      	beq.n	8005d46 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d005      	beq.n	8005d1c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d10:	4b59      	ldr	r3, [pc, #356]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	4a58      	ldr	r2, [pc, #352]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d16:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d1a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0308 	and.w	r3, r3, #8
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d005      	beq.n	8005d34 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d28:	4b53      	ldr	r3, [pc, #332]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	4a52      	ldr	r2, [pc, #328]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d2e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d32:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d34:	4b50      	ldr	r3, [pc, #320]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	494d      	ldr	r1, [pc, #308]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d42:	4313      	orrs	r3, r2
 8005d44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d040      	beq.n	8005dd4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d107      	bne.n	8005d6a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d5a:	4b47      	ldr	r3, [pc, #284]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d115      	bne.n	8005d92 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e07f      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d107      	bne.n	8005d82 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d72:	4b41      	ldr	r3, [pc, #260]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d109      	bne.n	8005d92 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e073      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d82:	4b3d      	ldr	r3, [pc, #244]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0302 	and.w	r3, r3, #2
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d101      	bne.n	8005d92 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e06b      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d92:	4b39      	ldr	r3, [pc, #228]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f023 0203 	bic.w	r2, r3, #3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	4936      	ldr	r1, [pc, #216]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005da0:	4313      	orrs	r3, r2
 8005da2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005da4:	f7fd f9d4 	bl	8003150 <HAL_GetTick>
 8005da8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005daa:	e00a      	b.n	8005dc2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dac:	f7fd f9d0 	bl	8003150 <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d901      	bls.n	8005dc2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005dbe:	2303      	movs	r3, #3
 8005dc0:	e053      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f003 020c 	and.w	r2, r3, #12
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d1eb      	bne.n	8005dac <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005dd4:	4b27      	ldr	r3, [pc, #156]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 030f 	and.w	r3, r3, #15
 8005ddc:	683a      	ldr	r2, [r7, #0]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d210      	bcs.n	8005e04 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005de2:	4b24      	ldr	r3, [pc, #144]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f023 020f 	bic.w	r2, r3, #15
 8005dea:	4922      	ldr	r1, [pc, #136]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005df2:	4b20      	ldr	r3, [pc, #128]	@ (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 030f 	and.w	r3, r3, #15
 8005dfa:	683a      	ldr	r2, [r7, #0]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d001      	beq.n	8005e04 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e032      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0304 	and.w	r3, r3, #4
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d008      	beq.n	8005e22 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e10:	4b19      	ldr	r3, [pc, #100]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	4916      	ldr	r1, [pc, #88]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0308 	and.w	r3, r3, #8
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d009      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e2e:	4b12      	ldr	r3, [pc, #72]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	00db      	lsls	r3, r3, #3
 8005e3c:	490e      	ldr	r1, [pc, #56]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e42:	f000 f821 	bl	8005e88 <HAL_RCC_GetSysClockFreq>
 8005e46:	4602      	mov	r2, r0
 8005e48:	4b0b      	ldr	r3, [pc, #44]	@ (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	091b      	lsrs	r3, r3, #4
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	490a      	ldr	r1, [pc, #40]	@ (8005e7c <HAL_RCC_ClockConfig+0x1cc>)
 8005e54:	5ccb      	ldrb	r3, [r1, r3]
 8005e56:	fa22 f303 	lsr.w	r3, r2, r3
 8005e5a:	4a09      	ldr	r2, [pc, #36]	@ (8005e80 <HAL_RCC_ClockConfig+0x1d0>)
 8005e5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005e5e:	4b09      	ldr	r3, [pc, #36]	@ (8005e84 <HAL_RCC_ClockConfig+0x1d4>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7fd f930 	bl	80030c8 <HAL_InitTick>

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	40023c00 	.word	0x40023c00
 8005e78:	40023800 	.word	0x40023800
 8005e7c:	0800e6ec 	.word	0x0800e6ec
 8005e80:	2000005c 	.word	0x2000005c
 8005e84:	20000060 	.word	0x20000060

08005e88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e8c:	b094      	sub	sp, #80	@ 0x50
 8005e8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005e90:	2300      	movs	r3, #0
 8005e92:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e94:	2300      	movs	r3, #0
 8005e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e98:	2300      	movs	r3, #0
 8005e9a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ea0:	4b79      	ldr	r3, [pc, #484]	@ (8006088 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f003 030c 	and.w	r3, r3, #12
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d00d      	beq.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x40>
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	f200 80e1 	bhi.w	8006074 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d002      	beq.n	8005ebc <HAL_RCC_GetSysClockFreq+0x34>
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d003      	beq.n	8005ec2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005eba:	e0db      	b.n	8006074 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ebc:	4b73      	ldr	r3, [pc, #460]	@ (800608c <HAL_RCC_GetSysClockFreq+0x204>)
 8005ebe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ec0:	e0db      	b.n	800607a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ec2:	4b73      	ldr	r3, [pc, #460]	@ (8006090 <HAL_RCC_GetSysClockFreq+0x208>)
 8005ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ec6:	e0d8      	b.n	800607a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ec8:	4b6f      	ldr	r3, [pc, #444]	@ (8006088 <HAL_RCC_GetSysClockFreq+0x200>)
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ed0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005ed2:	4b6d      	ldr	r3, [pc, #436]	@ (8006088 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d063      	beq.n	8005fa6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ede:	4b6a      	ldr	r3, [pc, #424]	@ (8006088 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	099b      	lsrs	r3, r3, #6
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ee8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ef0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ef6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005efa:	4622      	mov	r2, r4
 8005efc:	462b      	mov	r3, r5
 8005efe:	f04f 0000 	mov.w	r0, #0
 8005f02:	f04f 0100 	mov.w	r1, #0
 8005f06:	0159      	lsls	r1, r3, #5
 8005f08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f0c:	0150      	lsls	r0, r2, #5
 8005f0e:	4602      	mov	r2, r0
 8005f10:	460b      	mov	r3, r1
 8005f12:	4621      	mov	r1, r4
 8005f14:	1a51      	subs	r1, r2, r1
 8005f16:	6139      	str	r1, [r7, #16]
 8005f18:	4629      	mov	r1, r5
 8005f1a:	eb63 0301 	sbc.w	r3, r3, r1
 8005f1e:	617b      	str	r3, [r7, #20]
 8005f20:	f04f 0200 	mov.w	r2, #0
 8005f24:	f04f 0300 	mov.w	r3, #0
 8005f28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f2c:	4659      	mov	r1, fp
 8005f2e:	018b      	lsls	r3, r1, #6
 8005f30:	4651      	mov	r1, sl
 8005f32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005f36:	4651      	mov	r1, sl
 8005f38:	018a      	lsls	r2, r1, #6
 8005f3a:	4651      	mov	r1, sl
 8005f3c:	ebb2 0801 	subs.w	r8, r2, r1
 8005f40:	4659      	mov	r1, fp
 8005f42:	eb63 0901 	sbc.w	r9, r3, r1
 8005f46:	f04f 0200 	mov.w	r2, #0
 8005f4a:	f04f 0300 	mov.w	r3, #0
 8005f4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f5a:	4690      	mov	r8, r2
 8005f5c:	4699      	mov	r9, r3
 8005f5e:	4623      	mov	r3, r4
 8005f60:	eb18 0303 	adds.w	r3, r8, r3
 8005f64:	60bb      	str	r3, [r7, #8]
 8005f66:	462b      	mov	r3, r5
 8005f68:	eb49 0303 	adc.w	r3, r9, r3
 8005f6c:	60fb      	str	r3, [r7, #12]
 8005f6e:	f04f 0200 	mov.w	r2, #0
 8005f72:	f04f 0300 	mov.w	r3, #0
 8005f76:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005f7a:	4629      	mov	r1, r5
 8005f7c:	024b      	lsls	r3, r1, #9
 8005f7e:	4621      	mov	r1, r4
 8005f80:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005f84:	4621      	mov	r1, r4
 8005f86:	024a      	lsls	r2, r1, #9
 8005f88:	4610      	mov	r0, r2
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f8e:	2200      	movs	r2, #0
 8005f90:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f98:	f7fa fb66 	bl	8000668 <__aeabi_uldivmod>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fa4:	e058      	b.n	8006058 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fa6:	4b38      	ldr	r3, [pc, #224]	@ (8006088 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	099b      	lsrs	r3, r3, #6
 8005fac:	2200      	movs	r2, #0
 8005fae:	4618      	mov	r0, r3
 8005fb0:	4611      	mov	r1, r2
 8005fb2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005fb6:	623b      	str	r3, [r7, #32]
 8005fb8:	2300      	movs	r3, #0
 8005fba:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fbc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005fc0:	4642      	mov	r2, r8
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	f04f 0000 	mov.w	r0, #0
 8005fc8:	f04f 0100 	mov.w	r1, #0
 8005fcc:	0159      	lsls	r1, r3, #5
 8005fce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fd2:	0150      	lsls	r0, r2, #5
 8005fd4:	4602      	mov	r2, r0
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	4641      	mov	r1, r8
 8005fda:	ebb2 0a01 	subs.w	sl, r2, r1
 8005fde:	4649      	mov	r1, r9
 8005fe0:	eb63 0b01 	sbc.w	fp, r3, r1
 8005fe4:	f04f 0200 	mov.w	r2, #0
 8005fe8:	f04f 0300 	mov.w	r3, #0
 8005fec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ff0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ff4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ff8:	ebb2 040a 	subs.w	r4, r2, sl
 8005ffc:	eb63 050b 	sbc.w	r5, r3, fp
 8006000:	f04f 0200 	mov.w	r2, #0
 8006004:	f04f 0300 	mov.w	r3, #0
 8006008:	00eb      	lsls	r3, r5, #3
 800600a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800600e:	00e2      	lsls	r2, r4, #3
 8006010:	4614      	mov	r4, r2
 8006012:	461d      	mov	r5, r3
 8006014:	4643      	mov	r3, r8
 8006016:	18e3      	adds	r3, r4, r3
 8006018:	603b      	str	r3, [r7, #0]
 800601a:	464b      	mov	r3, r9
 800601c:	eb45 0303 	adc.w	r3, r5, r3
 8006020:	607b      	str	r3, [r7, #4]
 8006022:	f04f 0200 	mov.w	r2, #0
 8006026:	f04f 0300 	mov.w	r3, #0
 800602a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800602e:	4629      	mov	r1, r5
 8006030:	028b      	lsls	r3, r1, #10
 8006032:	4621      	mov	r1, r4
 8006034:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006038:	4621      	mov	r1, r4
 800603a:	028a      	lsls	r2, r1, #10
 800603c:	4610      	mov	r0, r2
 800603e:	4619      	mov	r1, r3
 8006040:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006042:	2200      	movs	r2, #0
 8006044:	61bb      	str	r3, [r7, #24]
 8006046:	61fa      	str	r2, [r7, #28]
 8006048:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800604c:	f7fa fb0c 	bl	8000668 <__aeabi_uldivmod>
 8006050:	4602      	mov	r2, r0
 8006052:	460b      	mov	r3, r1
 8006054:	4613      	mov	r3, r2
 8006056:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006058:	4b0b      	ldr	r3, [pc, #44]	@ (8006088 <HAL_RCC_GetSysClockFreq+0x200>)
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	0c1b      	lsrs	r3, r3, #16
 800605e:	f003 0303 	and.w	r3, r3, #3
 8006062:	3301      	adds	r3, #1
 8006064:	005b      	lsls	r3, r3, #1
 8006066:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006068:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800606a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800606c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006070:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006072:	e002      	b.n	800607a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006074:	4b05      	ldr	r3, [pc, #20]	@ (800608c <HAL_RCC_GetSysClockFreq+0x204>)
 8006076:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006078:	bf00      	nop
    }
  }
  return sysclockfreq;
 800607a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800607c:	4618      	mov	r0, r3
 800607e:	3750      	adds	r7, #80	@ 0x50
 8006080:	46bd      	mov	sp, r7
 8006082:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006086:	bf00      	nop
 8006088:	40023800 	.word	0x40023800
 800608c:	00f42400 	.word	0x00f42400
 8006090:	007a1200 	.word	0x007a1200

08006094 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006094:	b480      	push	{r7}
 8006096:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006098:	4b03      	ldr	r3, [pc, #12]	@ (80060a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800609a:	681b      	ldr	r3, [r3, #0]
}
 800609c:	4618      	mov	r0, r3
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	2000005c 	.word	0x2000005c

080060ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80060b0:	f7ff fff0 	bl	8006094 <HAL_RCC_GetHCLKFreq>
 80060b4:	4602      	mov	r2, r0
 80060b6:	4b05      	ldr	r3, [pc, #20]	@ (80060cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	0a9b      	lsrs	r3, r3, #10
 80060bc:	f003 0307 	and.w	r3, r3, #7
 80060c0:	4903      	ldr	r1, [pc, #12]	@ (80060d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060c2:	5ccb      	ldrb	r3, [r1, r3]
 80060c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	40023800 	.word	0x40023800
 80060d0:	0800e6fc 	.word	0x0800e6fc

080060d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80060d8:	f7ff ffdc 	bl	8006094 <HAL_RCC_GetHCLKFreq>
 80060dc:	4602      	mov	r2, r0
 80060de:	4b05      	ldr	r3, [pc, #20]	@ (80060f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	0b5b      	lsrs	r3, r3, #13
 80060e4:	f003 0307 	and.w	r3, r3, #7
 80060e8:	4903      	ldr	r1, [pc, #12]	@ (80060f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80060ea:	5ccb      	ldrb	r3, [r1, r3]
 80060ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	40023800 	.word	0x40023800
 80060f8:	0800e6fc 	.word	0x0800e6fc

080060fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b088      	sub	sp, #32
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006104:	2300      	movs	r3, #0
 8006106:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006108:	2300      	movs	r3, #0
 800610a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800610c:	2300      	movs	r3, #0
 800610e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006110:	2300      	movs	r3, #0
 8006112:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006114:	2300      	movs	r3, #0
 8006116:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0301 	and.w	r3, r3, #1
 8006120:	2b00      	cmp	r3, #0
 8006122:	d012      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006124:	4b69      	ldr	r3, [pc, #420]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	4a68      	ldr	r2, [pc, #416]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800612a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800612e:	6093      	str	r3, [r2, #8]
 8006130:	4b66      	ldr	r3, [pc, #408]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006132:	689a      	ldr	r2, [r3, #8]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006138:	4964      	ldr	r1, [pc, #400]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800613a:	4313      	orrs	r3, r2
 800613c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006142:	2b00      	cmp	r3, #0
 8006144:	d101      	bne.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006146:	2301      	movs	r3, #1
 8006148:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d017      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006156:	4b5d      	ldr	r3, [pc, #372]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006158:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800615c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006164:	4959      	ldr	r1, [pc, #356]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006166:	4313      	orrs	r3, r2
 8006168:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006170:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006174:	d101      	bne.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006176:	2301      	movs	r3, #1
 8006178:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006182:	2301      	movs	r3, #1
 8006184:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800618e:	2b00      	cmp	r3, #0
 8006190:	d017      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006192:	4b4e      	ldr	r3, [pc, #312]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006194:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006198:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a0:	494a      	ldr	r1, [pc, #296]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061a2:	4313      	orrs	r3, r2
 80061a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061b0:	d101      	bne.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80061b2:	2301      	movs	r3, #1
 80061b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d101      	bne.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80061be:	2301      	movs	r3, #1
 80061c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d001      	beq.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80061ce:	2301      	movs	r3, #1
 80061d0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 0320 	and.w	r3, r3, #32
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 808b 	beq.w	80062f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80061e0:	4b3a      	ldr	r3, [pc, #232]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e4:	4a39      	ldr	r2, [pc, #228]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80061ec:	4b37      	ldr	r3, [pc, #220]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80061ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061f4:	60bb      	str	r3, [r7, #8]
 80061f6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80061f8:	4b35      	ldr	r3, [pc, #212]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a34      	ldr	r2, [pc, #208]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80061fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006202:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006204:	f7fc ffa4 	bl	8003150 <HAL_GetTick>
 8006208:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800620a:	e008      	b.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800620c:	f7fc ffa0 	bl	8003150 <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	2b64      	cmp	r3, #100	@ 0x64
 8006218:	d901      	bls.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800621a:	2303      	movs	r3, #3
 800621c:	e38f      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800621e:	4b2c      	ldr	r3, [pc, #176]	@ (80062d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006226:	2b00      	cmp	r3, #0
 8006228:	d0f0      	beq.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800622a:	4b28      	ldr	r3, [pc, #160]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800622c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800622e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006232:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d035      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006242:	693a      	ldr	r2, [r7, #16]
 8006244:	429a      	cmp	r2, r3
 8006246:	d02e      	beq.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006248:	4b20      	ldr	r3, [pc, #128]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800624a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800624c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006250:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006252:	4b1e      	ldr	r3, [pc, #120]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006256:	4a1d      	ldr	r2, [pc, #116]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800625c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800625e:	4b1b      	ldr	r3, [pc, #108]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006262:	4a1a      	ldr	r2, [pc, #104]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006264:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006268:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800626a:	4a18      	ldr	r2, [pc, #96]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006270:	4b16      	ldr	r3, [pc, #88]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006274:	f003 0301 	and.w	r3, r3, #1
 8006278:	2b01      	cmp	r3, #1
 800627a:	d114      	bne.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800627c:	f7fc ff68 	bl	8003150 <HAL_GetTick>
 8006280:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006282:	e00a      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006284:	f7fc ff64 	bl	8003150 <HAL_GetTick>
 8006288:	4602      	mov	r2, r0
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006292:	4293      	cmp	r3, r2
 8006294:	d901      	bls.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e351      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800629a:	4b0c      	ldr	r3, [pc, #48]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800629c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d0ee      	beq.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062b2:	d111      	bne.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80062b4:	4b05      	ldr	r3, [pc, #20]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80062c0:	4b04      	ldr	r3, [pc, #16]	@ (80062d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80062c2:	400b      	ands	r3, r1
 80062c4:	4901      	ldr	r1, [pc, #4]	@ (80062cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80062c6:	4313      	orrs	r3, r2
 80062c8:	608b      	str	r3, [r1, #8]
 80062ca:	e00b      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80062cc:	40023800 	.word	0x40023800
 80062d0:	40007000 	.word	0x40007000
 80062d4:	0ffffcff 	.word	0x0ffffcff
 80062d8:	4bac      	ldr	r3, [pc, #688]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	4aab      	ldr	r2, [pc, #684]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062de:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80062e2:	6093      	str	r3, [r2, #8]
 80062e4:	4ba9      	ldr	r3, [pc, #676]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062f0:	49a6      	ldr	r1, [pc, #664]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 0310 	and.w	r3, r3, #16
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d010      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006302:	4ba2      	ldr	r3, [pc, #648]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006304:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006308:	4aa0      	ldr	r2, [pc, #640]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800630a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800630e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006312:	4b9e      	ldr	r3, [pc, #632]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006314:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631c:	499b      	ldr	r1, [pc, #620]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800631e:	4313      	orrs	r3, r2
 8006320:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00a      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006330:	4b96      	ldr	r3, [pc, #600]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006336:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800633e:	4993      	ldr	r1, [pc, #588]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006340:	4313      	orrs	r3, r2
 8006342:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00a      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006352:	4b8e      	ldr	r3, [pc, #568]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006358:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006360:	498a      	ldr	r1, [pc, #552]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006362:	4313      	orrs	r3, r2
 8006364:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006370:	2b00      	cmp	r3, #0
 8006372:	d00a      	beq.n	800638a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006374:	4b85      	ldr	r3, [pc, #532]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800637a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006382:	4982      	ldr	r1, [pc, #520]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006384:	4313      	orrs	r3, r2
 8006386:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00a      	beq.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006396:	4b7d      	ldr	r3, [pc, #500]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006398:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800639c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063a4:	4979      	ldr	r1, [pc, #484]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063a6:	4313      	orrs	r3, r2
 80063a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d00a      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80063b8:	4b74      	ldr	r3, [pc, #464]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063be:	f023 0203 	bic.w	r2, r3, #3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063c6:	4971      	ldr	r1, [pc, #452]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063c8:	4313      	orrs	r3, r2
 80063ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00a      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80063da:	4b6c      	ldr	r3, [pc, #432]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063e0:	f023 020c 	bic.w	r2, r3, #12
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063e8:	4968      	ldr	r1, [pc, #416]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00a      	beq.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80063fc:	4b63      	ldr	r3, [pc, #396]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80063fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006402:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800640a:	4960      	ldr	r1, [pc, #384]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800640c:	4313      	orrs	r3, r2
 800640e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00a      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800641e:	4b5b      	ldr	r3, [pc, #364]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006424:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800642c:	4957      	ldr	r1, [pc, #348]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800642e:	4313      	orrs	r3, r2
 8006430:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00a      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006440:	4b52      	ldr	r3, [pc, #328]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006446:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800644e:	494f      	ldr	r1, [pc, #316]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006450:	4313      	orrs	r3, r2
 8006452:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800645e:	2b00      	cmp	r3, #0
 8006460:	d00a      	beq.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006462:	4b4a      	ldr	r3, [pc, #296]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006468:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006470:	4946      	ldr	r1, [pc, #280]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006472:	4313      	orrs	r3, r2
 8006474:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006480:	2b00      	cmp	r3, #0
 8006482:	d00a      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006484:	4b41      	ldr	r3, [pc, #260]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800648a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006492:	493e      	ldr	r1, [pc, #248]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006494:	4313      	orrs	r3, r2
 8006496:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d00a      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80064a6:	4b39      	ldr	r3, [pc, #228]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064b4:	4935      	ldr	r1, [pc, #212]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00a      	beq.n	80064de <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80064c8:	4b30      	ldr	r3, [pc, #192]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064ce:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80064d6:	492d      	ldr	r1, [pc, #180]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064d8:	4313      	orrs	r3, r2
 80064da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d011      	beq.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80064ea:	4b28      	ldr	r3, [pc, #160]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064f0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80064f8:	4924      	ldr	r1, [pc, #144]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006504:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006508:	d101      	bne.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800650a:	2301      	movs	r3, #1
 800650c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0308 	and.w	r3, r3, #8
 8006516:	2b00      	cmp	r3, #0
 8006518:	d001      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800651a:	2301      	movs	r3, #1
 800651c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00a      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800652a:	4b18      	ldr	r3, [pc, #96]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800652c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006530:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006538:	4914      	ldr	r1, [pc, #80]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800653a:	4313      	orrs	r3, r2
 800653c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00b      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800654c:	4b0f      	ldr	r3, [pc, #60]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800654e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006552:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800655c:	490b      	ldr	r1, [pc, #44]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800655e:	4313      	orrs	r3, r2
 8006560:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d00f      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006570:	4b06      	ldr	r3, [pc, #24]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006576:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006580:	4902      	ldr	r1, [pc, #8]	@ (800658c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006582:	4313      	orrs	r3, r2
 8006584:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006588:	e002      	b.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800658a:	bf00      	nop
 800658c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00b      	beq.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800659c:	4b8a      	ldr	r3, [pc, #552]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800659e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065a2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ac:	4986      	ldr	r1, [pc, #536]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065ae:	4313      	orrs	r3, r2
 80065b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00b      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80065c0:	4b81      	ldr	r3, [pc, #516]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065c6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065d0:	497d      	ldr	r1, [pc, #500]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065d2:	4313      	orrs	r3, r2
 80065d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d006      	beq.n	80065ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	f000 80d6 	beq.w	8006798 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80065ec:	4b76      	ldr	r3, [pc, #472]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a75      	ldr	r2, [pc, #468]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80065f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80065f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065f8:	f7fc fdaa 	bl	8003150 <HAL_GetTick>
 80065fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065fe:	e008      	b.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006600:	f7fc fda6 	bl	8003150 <HAL_GetTick>
 8006604:	4602      	mov	r2, r0
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	2b64      	cmp	r3, #100	@ 0x64
 800660c:	d901      	bls.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	e195      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006612:	4b6d      	ldr	r3, [pc, #436]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800661a:	2b00      	cmp	r3, #0
 800661c:	d1f0      	bne.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b00      	cmp	r3, #0
 8006628:	d021      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800662e:	2b00      	cmp	r3, #0
 8006630:	d11d      	bne.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006632:	4b65      	ldr	r3, [pc, #404]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006634:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006638:	0c1b      	lsrs	r3, r3, #16
 800663a:	f003 0303 	and.w	r3, r3, #3
 800663e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006640:	4b61      	ldr	r3, [pc, #388]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006642:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006646:	0e1b      	lsrs	r3, r3, #24
 8006648:	f003 030f 	and.w	r3, r3, #15
 800664c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	019a      	lsls	r2, r3, #6
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	041b      	lsls	r3, r3, #16
 8006658:	431a      	orrs	r2, r3
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	061b      	lsls	r3, r3, #24
 800665e:	431a      	orrs	r2, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	071b      	lsls	r3, r3, #28
 8006666:	4958      	ldr	r1, [pc, #352]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006668:	4313      	orrs	r3, r2
 800666a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d004      	beq.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800667e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006682:	d00a      	beq.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800668c:	2b00      	cmp	r3, #0
 800668e:	d02e      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006694:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006698:	d129      	bne.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800669a:	4b4b      	ldr	r3, [pc, #300]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800669c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066a0:	0c1b      	lsrs	r3, r3, #16
 80066a2:	f003 0303 	and.w	r3, r3, #3
 80066a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80066a8:	4b47      	ldr	r3, [pc, #284]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066ae:	0f1b      	lsrs	r3, r3, #28
 80066b0:	f003 0307 	and.w	r3, r3, #7
 80066b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	019a      	lsls	r2, r3, #6
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	041b      	lsls	r3, r3, #16
 80066c0:	431a      	orrs	r2, r3
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	061b      	lsls	r3, r3, #24
 80066c8:	431a      	orrs	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	071b      	lsls	r3, r3, #28
 80066ce:	493e      	ldr	r1, [pc, #248]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80066d6:	4b3c      	ldr	r3, [pc, #240]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066dc:	f023 021f 	bic.w	r2, r3, #31
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e4:	3b01      	subs	r3, #1
 80066e6:	4938      	ldr	r1, [pc, #224]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066e8:	4313      	orrs	r3, r2
 80066ea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d01d      	beq.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80066fa:	4b33      	ldr	r3, [pc, #204]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80066fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006700:	0e1b      	lsrs	r3, r3, #24
 8006702:	f003 030f 	and.w	r3, r3, #15
 8006706:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006708:	4b2f      	ldr	r3, [pc, #188]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800670a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800670e:	0f1b      	lsrs	r3, r3, #28
 8006710:	f003 0307 	and.w	r3, r3, #7
 8006714:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	019a      	lsls	r2, r3, #6
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	041b      	lsls	r3, r3, #16
 8006722:	431a      	orrs	r2, r3
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	061b      	lsls	r3, r3, #24
 8006728:	431a      	orrs	r2, r3
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	071b      	lsls	r3, r3, #28
 800672e:	4926      	ldr	r1, [pc, #152]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006730:	4313      	orrs	r3, r2
 8006732:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d011      	beq.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	019a      	lsls	r2, r3, #6
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	041b      	lsls	r3, r3, #16
 800674e:	431a      	orrs	r2, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	061b      	lsls	r3, r3, #24
 8006756:	431a      	orrs	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	071b      	lsls	r3, r3, #28
 800675e:	491a      	ldr	r1, [pc, #104]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006760:	4313      	orrs	r3, r2
 8006762:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006766:	4b18      	ldr	r3, [pc, #96]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a17      	ldr	r2, [pc, #92]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800676c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006770:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006772:	f7fc fced 	bl	8003150 <HAL_GetTick>
 8006776:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006778:	e008      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800677a:	f7fc fce9 	bl	8003150 <HAL_GetTick>
 800677e:	4602      	mov	r2, r0
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	1ad3      	subs	r3, r2, r3
 8006784:	2b64      	cmp	r3, #100	@ 0x64
 8006786:	d901      	bls.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006788:	2303      	movs	r3, #3
 800678a:	e0d8      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800678c:	4b0e      	ldr	r3, [pc, #56]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d0f0      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	2b01      	cmp	r3, #1
 800679c:	f040 80ce 	bne.w	800693c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80067a0:	4b09      	ldr	r3, [pc, #36]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a08      	ldr	r2, [pc, #32]	@ (80067c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067ac:	f7fc fcd0 	bl	8003150 <HAL_GetTick>
 80067b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067b2:	e00b      	b.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80067b4:	f7fc fccc 	bl	8003150 <HAL_GetTick>
 80067b8:	4602      	mov	r2, r0
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	2b64      	cmp	r3, #100	@ 0x64
 80067c0:	d904      	bls.n	80067cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e0bb      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80067c6:	bf00      	nop
 80067c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067cc:	4b5e      	ldr	r3, [pc, #376]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067d8:	d0ec      	beq.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d003      	beq.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d009      	beq.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d02e      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d12a      	bne.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006802:	4b51      	ldr	r3, [pc, #324]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006808:	0c1b      	lsrs	r3, r3, #16
 800680a:	f003 0303 	and.w	r3, r3, #3
 800680e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006810:	4b4d      	ldr	r3, [pc, #308]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006816:	0f1b      	lsrs	r3, r3, #28
 8006818:	f003 0307 	and.w	r3, r3, #7
 800681c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	695b      	ldr	r3, [r3, #20]
 8006822:	019a      	lsls	r2, r3, #6
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	041b      	lsls	r3, r3, #16
 8006828:	431a      	orrs	r2, r3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	699b      	ldr	r3, [r3, #24]
 800682e:	061b      	lsls	r3, r3, #24
 8006830:	431a      	orrs	r2, r3
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	071b      	lsls	r3, r3, #28
 8006836:	4944      	ldr	r1, [pc, #272]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006838:	4313      	orrs	r3, r2
 800683a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800683e:	4b42      	ldr	r3, [pc, #264]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006840:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006844:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800684c:	3b01      	subs	r3, #1
 800684e:	021b      	lsls	r3, r3, #8
 8006850:	493d      	ldr	r1, [pc, #244]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006852:	4313      	orrs	r3, r2
 8006854:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d022      	beq.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006868:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800686c:	d11d      	bne.n	80068aa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800686e:	4b36      	ldr	r3, [pc, #216]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006874:	0e1b      	lsrs	r3, r3, #24
 8006876:	f003 030f 	and.w	r3, r3, #15
 800687a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800687c:	4b32      	ldr	r3, [pc, #200]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800687e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006882:	0f1b      	lsrs	r3, r3, #28
 8006884:	f003 0307 	and.w	r3, r3, #7
 8006888:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	695b      	ldr	r3, [r3, #20]
 800688e:	019a      	lsls	r2, r3, #6
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a1b      	ldr	r3, [r3, #32]
 8006894:	041b      	lsls	r3, r3, #16
 8006896:	431a      	orrs	r2, r3
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	061b      	lsls	r3, r3, #24
 800689c:	431a      	orrs	r2, r3
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	071b      	lsls	r3, r3, #28
 80068a2:	4929      	ldr	r1, [pc, #164]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068a4:	4313      	orrs	r3, r2
 80068a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0308 	and.w	r3, r3, #8
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d028      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80068b6:	4b24      	ldr	r3, [pc, #144]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068bc:	0e1b      	lsrs	r3, r3, #24
 80068be:	f003 030f 	and.w	r3, r3, #15
 80068c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80068c4:	4b20      	ldr	r3, [pc, #128]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068ca:	0c1b      	lsrs	r3, r3, #16
 80068cc:	f003 0303 	and.w	r3, r3, #3
 80068d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	019a      	lsls	r2, r3, #6
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	041b      	lsls	r3, r3, #16
 80068dc:	431a      	orrs	r2, r3
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	061b      	lsls	r3, r3, #24
 80068e2:	431a      	orrs	r2, r3
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	69db      	ldr	r3, [r3, #28]
 80068e8:	071b      	lsls	r3, r3, #28
 80068ea:	4917      	ldr	r1, [pc, #92]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068ec:	4313      	orrs	r3, r2
 80068ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80068f2:	4b15      	ldr	r3, [pc, #84]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80068f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006900:	4911      	ldr	r1, [pc, #68]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006902:	4313      	orrs	r3, r2
 8006904:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006908:	4b0f      	ldr	r3, [pc, #60]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a0e      	ldr	r2, [pc, #56]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800690e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006912:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006914:	f7fc fc1c 	bl	8003150 <HAL_GetTick>
 8006918:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800691a:	e008      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800691c:	f7fc fc18 	bl	8003150 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	2b64      	cmp	r3, #100	@ 0x64
 8006928:	d901      	bls.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e007      	b.n	800693e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800692e:	4b06      	ldr	r3, [pc, #24]	@ (8006948 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006936:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800693a:	d1ef      	bne.n	800691c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3720      	adds	r7, #32
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	40023800 	.word	0x40023800

0800694c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d101      	bne.n	800695e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e09d      	b.n	8006a9a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006962:	2b00      	cmp	r3, #0
 8006964:	d108      	bne.n	8006978 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800696e:	d009      	beq.n	8006984 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	61da      	str	r2, [r3, #28]
 8006976:	e005      	b.n	8006984 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d106      	bne.n	80069a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f7fc f85a 	bl	8002a58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069c4:	d902      	bls.n	80069cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80069c6:	2300      	movs	r3, #0
 80069c8:	60fb      	str	r3, [r7, #12]
 80069ca:	e002      	b.n	80069d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80069cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80069da:	d007      	beq.n	80069ec <HAL_SPI_Init+0xa0>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80069e4:	d002      	beq.n	80069ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80069fc:	431a      	orrs	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	431a      	orrs	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	695b      	ldr	r3, [r3, #20]
 8006a0c:	f003 0301 	and.w	r3, r3, #1
 8006a10:	431a      	orrs	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	699b      	ldr	r3, [r3, #24]
 8006a16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a1a:	431a      	orrs	r2, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	69db      	ldr	r3, [r3, #28]
 8006a20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a24:	431a      	orrs	r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a1b      	ldr	r3, [r3, #32]
 8006a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a2e:	ea42 0103 	orr.w	r1, r2, r3
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a36:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	430a      	orrs	r2, r1
 8006a40:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	699b      	ldr	r3, [r3, #24]
 8006a46:	0c1b      	lsrs	r3, r3, #16
 8006a48:	f003 0204 	and.w	r2, r3, #4
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a50:	f003 0310 	and.w	r3, r3, #16
 8006a54:	431a      	orrs	r2, r3
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a5a:	f003 0308 	and.w	r3, r3, #8
 8006a5e:	431a      	orrs	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006a68:	ea42 0103 	orr.w	r1, r2, r3
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	430a      	orrs	r2, r1
 8006a78:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	69da      	ldr	r2, [r3, #28]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a88:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b088      	sub	sp, #32
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	60f8      	str	r0, [r7, #12]
 8006aaa:	60b9      	str	r1, [r7, #8]
 8006aac:	603b      	str	r3, [r7, #0]
 8006aae:	4613      	mov	r3, r2
 8006ab0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ab2:	f7fc fb4d 	bl	8003150 <HAL_GetTick>
 8006ab6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006ab8:	88fb      	ldrh	r3, [r7, #6]
 8006aba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d001      	beq.n	8006acc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006ac8:	2302      	movs	r3, #2
 8006aca:	e15c      	b.n	8006d86 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d002      	beq.n	8006ad8 <HAL_SPI_Transmit+0x36>
 8006ad2:	88fb      	ldrh	r3, [r7, #6]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d101      	bne.n	8006adc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e154      	b.n	8006d86 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d101      	bne.n	8006aea <HAL_SPI_Transmit+0x48>
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	e14d      	b.n	8006d86 <HAL_SPI_Transmit+0x2e4>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2203      	movs	r2, #3
 8006af6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2200      	movs	r2, #0
 8006afe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	68ba      	ldr	r2, [r7, #8]
 8006b04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	88fa      	ldrh	r2, [r7, #6]
 8006b0a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	88fa      	ldrh	r2, [r7, #6]
 8006b10:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2200      	movs	r2, #0
 8006b24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	689b      	ldr	r3, [r3, #8]
 8006b38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b3c:	d10f      	bne.n	8006b5e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b68:	2b40      	cmp	r3, #64	@ 0x40
 8006b6a:	d007      	beq.n	8006b7c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b84:	d952      	bls.n	8006c2c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d002      	beq.n	8006b94 <HAL_SPI_Transmit+0xf2>
 8006b8e:	8b7b      	ldrh	r3, [r7, #26]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d145      	bne.n	8006c20 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b98:	881a      	ldrh	r2, [r3, #0]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba4:	1c9a      	adds	r2, r3, #2
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	3b01      	subs	r3, #1
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006bb8:	e032      	b.n	8006c20 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	f003 0302 	and.w	r3, r3, #2
 8006bc4:	2b02      	cmp	r3, #2
 8006bc6:	d112      	bne.n	8006bee <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bcc:	881a      	ldrh	r2, [r3, #0]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd8:	1c9a      	adds	r2, r3, #2
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	3b01      	subs	r3, #1
 8006be6:	b29a      	uxth	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006bec:	e018      	b.n	8006c20 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bee:	f7fc faaf 	bl	8003150 <HAL_GetTick>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	1ad3      	subs	r3, r2, r3
 8006bf8:	683a      	ldr	r2, [r7, #0]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d803      	bhi.n	8006c06 <HAL_SPI_Transmit+0x164>
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c04:	d102      	bne.n	8006c0c <HAL_SPI_Transmit+0x16a>
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d109      	bne.n	8006c20 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e0b2      	b.n	8006d86 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1c7      	bne.n	8006bba <HAL_SPI_Transmit+0x118>
 8006c2a:	e083      	b.n	8006d34 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d002      	beq.n	8006c3a <HAL_SPI_Transmit+0x198>
 8006c34:	8b7b      	ldrh	r3, [r7, #26]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d177      	bne.n	8006d2a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d912      	bls.n	8006c6a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c48:	881a      	ldrh	r2, [r3, #0]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c54:	1c9a      	adds	r2, r3, #2
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b02      	subs	r3, #2
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c68:	e05f      	b.n	8006d2a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	330c      	adds	r3, #12
 8006c74:	7812      	ldrb	r2, [r2, #0]
 8006c76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7c:	1c5a      	adds	r2, r3, #1
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	3b01      	subs	r3, #1
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006c90:	e04b      	b.n	8006d2a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f003 0302 	and.w	r3, r3, #2
 8006c9c:	2b02      	cmp	r3, #2
 8006c9e:	d12b      	bne.n	8006cf8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d912      	bls.n	8006cd0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cae:	881a      	ldrh	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cba:	1c9a      	adds	r2, r3, #2
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	3b02      	subs	r3, #2
 8006cc8:	b29a      	uxth	r2, r3
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006cce:	e02c      	b.n	8006d2a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	330c      	adds	r3, #12
 8006cda:	7812      	ldrb	r2, [r2, #0]
 8006cdc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce2:	1c5a      	adds	r2, r3, #1
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	b29a      	uxth	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006cf6:	e018      	b.n	8006d2a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cf8:	f7fc fa2a 	bl	8003150 <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	683a      	ldr	r2, [r7, #0]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d803      	bhi.n	8006d10 <HAL_SPI_Transmit+0x26e>
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d0e:	d102      	bne.n	8006d16 <HAL_SPI_Transmit+0x274>
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d109      	bne.n	8006d2a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e02d      	b.n	8006d86 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1ae      	bne.n	8006c92 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d34:	69fa      	ldr	r2, [r7, #28]
 8006d36:	6839      	ldr	r1, [r7, #0]
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 fe39 	bl	80079b0 <SPI_EndRxTxTransaction>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d002      	beq.n	8006d4a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2220      	movs	r2, #32
 8006d48:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10a      	bne.n	8006d68 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d52:	2300      	movs	r3, #0
 8006d54:	617b      	str	r3, [r7, #20]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	617b      	str	r3, [r7, #20]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	617b      	str	r3, [r7, #20]
 8006d66:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d001      	beq.n	8006d84 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e000      	b.n	8006d86 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006d84:	2300      	movs	r3, #0
  }
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3720      	adds	r7, #32
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b088      	sub	sp, #32
 8006d92:	af02      	add	r7, sp, #8
 8006d94:	60f8      	str	r0, [r7, #12]
 8006d96:	60b9      	str	r1, [r7, #8]
 8006d98:	603b      	str	r3, [r7, #0]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d001      	beq.n	8006dae <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006daa:	2302      	movs	r3, #2
 8006dac:	e123      	b.n	8006ff6 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d002      	beq.n	8006dba <HAL_SPI_Receive+0x2c>
 8006db4:	88fb      	ldrh	r3, [r7, #6]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d101      	bne.n	8006dbe <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e11b      	b.n	8006ff6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006dc6:	d112      	bne.n	8006dee <HAL_SPI_Receive+0x60>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d10e      	bne.n	8006dee <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2204      	movs	r2, #4
 8006dd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006dd8:	88fa      	ldrh	r2, [r7, #6]
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	4613      	mov	r3, r2
 8006de0:	68ba      	ldr	r2, [r7, #8]
 8006de2:	68b9      	ldr	r1, [r7, #8]
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f000 f90a 	bl	8006ffe <HAL_SPI_TransmitReceive>
 8006dea:	4603      	mov	r3, r0
 8006dec:	e103      	b.n	8006ff6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006dee:	f7fc f9af 	bl	8003150 <HAL_GetTick>
 8006df2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d101      	bne.n	8006e02 <HAL_SPI_Receive+0x74>
 8006dfe:	2302      	movs	r3, #2
 8006e00:	e0f9      	b.n	8006ff6 <HAL_SPI_Receive+0x268>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2201      	movs	r2, #1
 8006e06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2204      	movs	r2, #4
 8006e0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2200      	movs	r2, #0
 8006e16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	68ba      	ldr	r2, [r7, #8]
 8006e1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	88fa      	ldrh	r2, [r7, #6]
 8006e22:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	88fa      	ldrh	r2, [r7, #6]
 8006e2a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2200      	movs	r2, #0
 8006e38:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	2200      	movs	r2, #0
 8006e44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e54:	d908      	bls.n	8006e68 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006e64:	605a      	str	r2, [r3, #4]
 8006e66:	e007      	b.n	8006e78 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685a      	ldr	r2, [r3, #4]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006e76:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e80:	d10f      	bne.n	8006ea2 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006ea0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eac:	2b40      	cmp	r3, #64	@ 0x40
 8006eae:	d007      	beq.n	8006ec0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ebe:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ec8:	d875      	bhi.n	8006fb6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006eca:	e037      	b.n	8006f3c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d117      	bne.n	8006f0a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f103 020c 	add.w	r2, r3, #12
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee6:	7812      	ldrb	r2, [r2, #0]
 8006ee8:	b2d2      	uxtb	r2, r2
 8006eea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef0:	1c5a      	adds	r2, r3, #1
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	3b01      	subs	r3, #1
 8006f00:	b29a      	uxth	r2, r3
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006f08:	e018      	b.n	8006f3c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f0a:	f7fc f921 	bl	8003150 <HAL_GetTick>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	683a      	ldr	r2, [r7, #0]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d803      	bhi.n	8006f22 <HAL_SPI_Receive+0x194>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f20:	d102      	bne.n	8006f28 <HAL_SPI_Receive+0x19a>
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d109      	bne.n	8006f3c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	e05c      	b.n	8006ff6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d1c1      	bne.n	8006ecc <HAL_SPI_Receive+0x13e>
 8006f48:	e03b      	b.n	8006fc2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f003 0301 	and.w	r3, r3, #1
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d115      	bne.n	8006f84 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68da      	ldr	r2, [r3, #12]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f62:	b292      	uxth	r2, r2
 8006f64:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f6a:	1c9a      	adds	r2, r3, #2
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	3b01      	subs	r3, #1
 8006f7a:	b29a      	uxth	r2, r3
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006f82:	e018      	b.n	8006fb6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f84:	f7fc f8e4 	bl	8003150 <HAL_GetTick>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	1ad3      	subs	r3, r2, r3
 8006f8e:	683a      	ldr	r2, [r7, #0]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d803      	bhi.n	8006f9c <HAL_SPI_Receive+0x20e>
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f9a:	d102      	bne.n	8006fa2 <HAL_SPI_Receive+0x214>
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d109      	bne.n	8006fb6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	e01f      	b.n	8006ff6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1c3      	bne.n	8006f4a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	6839      	ldr	r1, [r7, #0]
 8006fc6:	68f8      	ldr	r0, [r7, #12]
 8006fc8:	f000 fc76 	bl	80078b8 <SPI_EndRxTransaction>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d002      	beq.n	8006fd8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2220      	movs	r2, #32
 8006fd6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d001      	beq.n	8006ff4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e000      	b.n	8006ff6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006ff4:	2300      	movs	r3, #0
  }
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3718      	adds	r7, #24
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006ffe:	b580      	push	{r7, lr}
 8007000:	b08a      	sub	sp, #40	@ 0x28
 8007002:	af00      	add	r7, sp, #0
 8007004:	60f8      	str	r0, [r7, #12]
 8007006:	60b9      	str	r1, [r7, #8]
 8007008:	607a      	str	r2, [r7, #4]
 800700a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800700c:	2301      	movs	r3, #1
 800700e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007010:	f7fc f89e 	bl	8003150 <HAL_GetTick>
 8007014:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800701c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007024:	887b      	ldrh	r3, [r7, #2]
 8007026:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007028:	887b      	ldrh	r3, [r7, #2]
 800702a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800702c:	7ffb      	ldrb	r3, [r7, #31]
 800702e:	2b01      	cmp	r3, #1
 8007030:	d00c      	beq.n	800704c <HAL_SPI_TransmitReceive+0x4e>
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007038:	d106      	bne.n	8007048 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d102      	bne.n	8007048 <HAL_SPI_TransmitReceive+0x4a>
 8007042:	7ffb      	ldrb	r3, [r7, #31]
 8007044:	2b04      	cmp	r3, #4
 8007046:	d001      	beq.n	800704c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007048:	2302      	movs	r3, #2
 800704a:	e1f3      	b.n	8007434 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d005      	beq.n	800705e <HAL_SPI_TransmitReceive+0x60>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d002      	beq.n	800705e <HAL_SPI_TransmitReceive+0x60>
 8007058:	887b      	ldrh	r3, [r7, #2]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d101      	bne.n	8007062 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e1e8      	b.n	8007434 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007068:	2b01      	cmp	r3, #1
 800706a:	d101      	bne.n	8007070 <HAL_SPI_TransmitReceive+0x72>
 800706c:	2302      	movs	r3, #2
 800706e:	e1e1      	b.n	8007434 <HAL_SPI_TransmitReceive+0x436>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800707e:	b2db      	uxtb	r3, r3
 8007080:	2b04      	cmp	r3, #4
 8007082:	d003      	beq.n	800708c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2205      	movs	r2, #5
 8007088:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	887a      	ldrh	r2, [r7, #2]
 800709c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	887a      	ldrh	r2, [r7, #2]
 80070a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	887a      	ldrh	r2, [r7, #2]
 80070b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	887a      	ldrh	r2, [r7, #2]
 80070b8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2200      	movs	r2, #0
 80070c4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80070ce:	d802      	bhi.n	80070d6 <HAL_SPI_TransmitReceive+0xd8>
 80070d0:	8abb      	ldrh	r3, [r7, #20]
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d908      	bls.n	80070e8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070e4:	605a      	str	r2, [r3, #4]
 80070e6:	e007      	b.n	80070f8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	685a      	ldr	r2, [r3, #4]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80070f6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007102:	2b40      	cmp	r3, #64	@ 0x40
 8007104:	d007      	beq.n	8007116 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007114:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	68db      	ldr	r3, [r3, #12]
 800711a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800711e:	f240 8083 	bls.w	8007228 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d002      	beq.n	8007130 <HAL_SPI_TransmitReceive+0x132>
 800712a:	8afb      	ldrh	r3, [r7, #22]
 800712c:	2b01      	cmp	r3, #1
 800712e:	d16f      	bne.n	8007210 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007134:	881a      	ldrh	r2, [r3, #0]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007140:	1c9a      	adds	r2, r3, #2
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800714a:	b29b      	uxth	r3, r3
 800714c:	3b01      	subs	r3, #1
 800714e:	b29a      	uxth	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007154:	e05c      	b.n	8007210 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	f003 0302 	and.w	r3, r3, #2
 8007160:	2b02      	cmp	r3, #2
 8007162:	d11b      	bne.n	800719c <HAL_SPI_TransmitReceive+0x19e>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007168:	b29b      	uxth	r3, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	d016      	beq.n	800719c <HAL_SPI_TransmitReceive+0x19e>
 800716e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007170:	2b01      	cmp	r3, #1
 8007172:	d113      	bne.n	800719c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007178:	881a      	ldrh	r2, [r3, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007184:	1c9a      	adds	r2, r3, #2
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800718e:	b29b      	uxth	r3, r3
 8007190:	3b01      	subs	r3, #1
 8007192:	b29a      	uxth	r2, r3
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007198:	2300      	movs	r3, #0
 800719a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 0301 	and.w	r3, r3, #1
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d11c      	bne.n	80071e4 <HAL_SPI_TransmitReceive+0x1e6>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d016      	beq.n	80071e4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68da      	ldr	r2, [r3, #12]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071c0:	b292      	uxth	r2, r2
 80071c2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071c8:	1c9a      	adds	r2, r3, #2
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	3b01      	subs	r3, #1
 80071d8:	b29a      	uxth	r2, r3
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071e0:	2301      	movs	r3, #1
 80071e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80071e4:	f7fb ffb4 	bl	8003150 <HAL_GetTick>
 80071e8:	4602      	mov	r2, r0
 80071ea:	6a3b      	ldr	r3, [r7, #32]
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d80d      	bhi.n	8007210 <HAL_SPI_TransmitReceive+0x212>
 80071f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071fa:	d009      	beq.n	8007210 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800720c:	2303      	movs	r3, #3
 800720e:	e111      	b.n	8007434 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007214:	b29b      	uxth	r3, r3
 8007216:	2b00      	cmp	r3, #0
 8007218:	d19d      	bne.n	8007156 <HAL_SPI_TransmitReceive+0x158>
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007220:	b29b      	uxth	r3, r3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d197      	bne.n	8007156 <HAL_SPI_TransmitReceive+0x158>
 8007226:	e0e5      	b.n	80073f4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d003      	beq.n	8007238 <HAL_SPI_TransmitReceive+0x23a>
 8007230:	8afb      	ldrh	r3, [r7, #22]
 8007232:	2b01      	cmp	r3, #1
 8007234:	f040 80d1 	bne.w	80073da <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800723c:	b29b      	uxth	r3, r3
 800723e:	2b01      	cmp	r3, #1
 8007240:	d912      	bls.n	8007268 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007246:	881a      	ldrh	r2, [r3, #0]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007252:	1c9a      	adds	r2, r3, #2
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800725c:	b29b      	uxth	r3, r3
 800725e:	3b02      	subs	r3, #2
 8007260:	b29a      	uxth	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007266:	e0b8      	b.n	80073da <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	330c      	adds	r3, #12
 8007272:	7812      	ldrb	r2, [r2, #0]
 8007274:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800727a:	1c5a      	adds	r2, r3, #1
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007284:	b29b      	uxth	r3, r3
 8007286:	3b01      	subs	r3, #1
 8007288:	b29a      	uxth	r2, r3
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800728e:	e0a4      	b.n	80073da <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f003 0302 	and.w	r3, r3, #2
 800729a:	2b02      	cmp	r3, #2
 800729c:	d134      	bne.n	8007308 <HAL_SPI_TransmitReceive+0x30a>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d02f      	beq.n	8007308 <HAL_SPI_TransmitReceive+0x30a>
 80072a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d12c      	bne.n	8007308 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d912      	bls.n	80072de <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072bc:	881a      	ldrh	r2, [r3, #0]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072c8:	1c9a      	adds	r2, r3, #2
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d2:	b29b      	uxth	r3, r3
 80072d4:	3b02      	subs	r3, #2
 80072d6:	b29a      	uxth	r2, r3
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072dc:	e012      	b.n	8007304 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	330c      	adds	r3, #12
 80072e8:	7812      	ldrb	r2, [r2, #0]
 80072ea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	3b01      	subs	r3, #1
 80072fe:	b29a      	uxth	r2, r3
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007304:	2300      	movs	r3, #0
 8007306:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	f003 0301 	and.w	r3, r3, #1
 8007312:	2b01      	cmp	r3, #1
 8007314:	d148      	bne.n	80073a8 <HAL_SPI_TransmitReceive+0x3aa>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800731c:	b29b      	uxth	r3, r3
 800731e:	2b00      	cmp	r3, #0
 8007320:	d042      	beq.n	80073a8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007328:	b29b      	uxth	r3, r3
 800732a:	2b01      	cmp	r3, #1
 800732c:	d923      	bls.n	8007376 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68da      	ldr	r2, [r3, #12]
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007338:	b292      	uxth	r2, r2
 800733a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007340:	1c9a      	adds	r2, r3, #2
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800734c:	b29b      	uxth	r3, r3
 800734e:	3b02      	subs	r3, #2
 8007350:	b29a      	uxth	r2, r3
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800735e:	b29b      	uxth	r3, r3
 8007360:	2b01      	cmp	r3, #1
 8007362:	d81f      	bhi.n	80073a4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	685a      	ldr	r2, [r3, #4]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007372:	605a      	str	r2, [r3, #4]
 8007374:	e016      	b.n	80073a4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f103 020c 	add.w	r2, r3, #12
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007382:	7812      	ldrb	r2, [r2, #0]
 8007384:	b2d2      	uxtb	r2, r2
 8007386:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738c:	1c5a      	adds	r2, r3, #1
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007398:	b29b      	uxth	r3, r3
 800739a:	3b01      	subs	r3, #1
 800739c:	b29a      	uxth	r2, r3
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80073a4:	2301      	movs	r3, #1
 80073a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80073a8:	f7fb fed2 	bl	8003150 <HAL_GetTick>
 80073ac:	4602      	mov	r2, r0
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	1ad3      	subs	r3, r2, r3
 80073b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d803      	bhi.n	80073c0 <HAL_SPI_TransmitReceive+0x3c2>
 80073b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073be:	d102      	bne.n	80073c6 <HAL_SPI_TransmitReceive+0x3c8>
 80073c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d109      	bne.n	80073da <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2201      	movs	r2, #1
 80073ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2200      	movs	r2, #0
 80073d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80073d6:	2303      	movs	r3, #3
 80073d8:	e02c      	b.n	8007434 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073de:	b29b      	uxth	r3, r3
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	f47f af55 	bne.w	8007290 <HAL_SPI_TransmitReceive+0x292>
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	f47f af4e 	bne.w	8007290 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073f4:	6a3a      	ldr	r2, [r7, #32]
 80073f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80073f8:	68f8      	ldr	r0, [r7, #12]
 80073fa:	f000 fad9 	bl	80079b0 <SPI_EndRxTxTransaction>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d008      	beq.n	8007416 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2220      	movs	r2, #32
 8007408:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e00e      	b.n	8007434 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2201      	movs	r2, #1
 800741a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800742a:	2b00      	cmp	r3, #0
 800742c:	d001      	beq.n	8007432 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e000      	b.n	8007434 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007432:	2300      	movs	r3, #0
  }
}
 8007434:	4618      	mov	r0, r3
 8007436:	3728      	adds	r7, #40	@ 0x28
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b088      	sub	sp, #32
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007454:	69bb      	ldr	r3, [r7, #24]
 8007456:	099b      	lsrs	r3, r3, #6
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10f      	bne.n	8007480 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007460:	69bb      	ldr	r3, [r7, #24]
 8007462:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00a      	beq.n	8007480 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800746a:	69fb      	ldr	r3, [r7, #28]
 800746c:	099b      	lsrs	r3, r3, #6
 800746e:	f003 0301 	and.w	r3, r3, #1
 8007472:	2b00      	cmp	r3, #0
 8007474:	d004      	beq.n	8007480 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	4798      	blx	r3
    return;
 800747e:	e0d7      	b.n	8007630 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	085b      	lsrs	r3, r3, #1
 8007484:	f003 0301 	and.w	r3, r3, #1
 8007488:	2b00      	cmp	r3, #0
 800748a:	d00a      	beq.n	80074a2 <HAL_SPI_IRQHandler+0x66>
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	09db      	lsrs	r3, r3, #7
 8007490:	f003 0301 	and.w	r3, r3, #1
 8007494:	2b00      	cmp	r3, #0
 8007496:	d004      	beq.n	80074a2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	4798      	blx	r3
    return;
 80074a0:	e0c6      	b.n	8007630 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	095b      	lsrs	r3, r3, #5
 80074a6:	f003 0301 	and.w	r3, r3, #1
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d10c      	bne.n	80074c8 <HAL_SPI_IRQHandler+0x8c>
 80074ae:	69bb      	ldr	r3, [r7, #24]
 80074b0:	099b      	lsrs	r3, r3, #6
 80074b2:	f003 0301 	and.w	r3, r3, #1
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d106      	bne.n	80074c8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80074ba:	69bb      	ldr	r3, [r7, #24]
 80074bc:	0a1b      	lsrs	r3, r3, #8
 80074be:	f003 0301 	and.w	r3, r3, #1
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 80b4 	beq.w	8007630 <HAL_SPI_IRQHandler+0x1f4>
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	095b      	lsrs	r3, r3, #5
 80074cc:	f003 0301 	and.w	r3, r3, #1
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 80ad 	beq.w	8007630 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	099b      	lsrs	r3, r3, #6
 80074da:	f003 0301 	and.w	r3, r3, #1
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d023      	beq.n	800752a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	2b03      	cmp	r3, #3
 80074ec:	d011      	beq.n	8007512 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074f2:	f043 0204 	orr.w	r2, r3, #4
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80074fa:	2300      	movs	r3, #0
 80074fc:	617b      	str	r3, [r7, #20]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	617b      	str	r3, [r7, #20]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	617b      	str	r3, [r7, #20]
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	e00b      	b.n	800752a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007512:	2300      	movs	r3, #0
 8007514:	613b      	str	r3, [r7, #16]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	613b      	str	r3, [r7, #16]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	613b      	str	r3, [r7, #16]
 8007526:	693b      	ldr	r3, [r7, #16]
        return;
 8007528:	e082      	b.n	8007630 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800752a:	69bb      	ldr	r3, [r7, #24]
 800752c:	095b      	lsrs	r3, r3, #5
 800752e:	f003 0301 	and.w	r3, r3, #1
 8007532:	2b00      	cmp	r3, #0
 8007534:	d014      	beq.n	8007560 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800753a:	f043 0201 	orr.w	r2, r3, #1
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007542:	2300      	movs	r3, #0
 8007544:	60fb      	str	r3, [r7, #12]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	60fb      	str	r3, [r7, #12]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800755c:	601a      	str	r2, [r3, #0]
 800755e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007560:	69bb      	ldr	r3, [r7, #24]
 8007562:	0a1b      	lsrs	r3, r3, #8
 8007564:	f003 0301 	and.w	r3, r3, #1
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00c      	beq.n	8007586 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007570:	f043 0208 	orr.w	r2, r3, #8
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007578:	2300      	movs	r3, #0
 800757a:	60bb      	str	r3, [r7, #8]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	60bb      	str	r3, [r7, #8]
 8007584:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800758a:	2b00      	cmp	r3, #0
 800758c:	d04f      	beq.n	800762e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	685a      	ldr	r2, [r3, #4]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800759c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2201      	movs	r2, #1
 80075a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	f003 0302 	and.w	r3, r3, #2
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d104      	bne.n	80075ba <HAL_SPI_IRQHandler+0x17e>
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	f003 0301 	and.w	r3, r3, #1
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d034      	beq.n	8007624 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f022 0203 	bic.w	r2, r2, #3
 80075c8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d011      	beq.n	80075f6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075d6:	4a18      	ldr	r2, [pc, #96]	@ (8007638 <HAL_SPI_IRQHandler+0x1fc>)
 80075d8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075de:	4618      	mov	r0, r3
 80075e0:	f7fb ff67 	bl	80034b2 <HAL_DMA_Abort_IT>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d005      	beq.n	80075f6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d016      	beq.n	800762c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007602:	4a0d      	ldr	r2, [pc, #52]	@ (8007638 <HAL_SPI_IRQHandler+0x1fc>)
 8007604:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800760a:	4618      	mov	r0, r3
 800760c:	f7fb ff51 	bl	80034b2 <HAL_DMA_Abort_IT>
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d00a      	beq.n	800762c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800761a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8007622:	e003      	b.n	800762c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 f809 	bl	800763c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800762a:	e000      	b.n	800762e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800762c:	bf00      	nop
    return;
 800762e:	bf00      	nop
  }
}
 8007630:	3720      	adds	r7, #32
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	08007651 	.word	0x08007651

0800763c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007644:	bf00      	nop
 8007646:	370c      	adds	r7, #12
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800765c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800766c:	68f8      	ldr	r0, [r7, #12]
 800766e:	f7ff ffe5 	bl	800763c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007672:	bf00      	nop
 8007674:	3710      	adds	r7, #16
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
	...

0800767c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b088      	sub	sp, #32
 8007680:	af00      	add	r7, sp, #0
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	603b      	str	r3, [r7, #0]
 8007688:	4613      	mov	r3, r2
 800768a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800768c:	f7fb fd60 	bl	8003150 <HAL_GetTick>
 8007690:	4602      	mov	r2, r0
 8007692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007694:	1a9b      	subs	r3, r3, r2
 8007696:	683a      	ldr	r2, [r7, #0]
 8007698:	4413      	add	r3, r2
 800769a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800769c:	f7fb fd58 	bl	8003150 <HAL_GetTick>
 80076a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80076a2:	4b39      	ldr	r3, [pc, #228]	@ (8007788 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	015b      	lsls	r3, r3, #5
 80076a8:	0d1b      	lsrs	r3, r3, #20
 80076aa:	69fa      	ldr	r2, [r7, #28]
 80076ac:	fb02 f303 	mul.w	r3, r2, r3
 80076b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80076b2:	e055      	b.n	8007760 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ba:	d051      	beq.n	8007760 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076bc:	f7fb fd48 	bl	8003150 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	69bb      	ldr	r3, [r7, #24]
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	69fa      	ldr	r2, [r7, #28]
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d902      	bls.n	80076d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d13d      	bne.n	800774e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	685a      	ldr	r2, [r3, #4]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80076e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076ea:	d111      	bne.n	8007710 <SPI_WaitFlagStateUntilTimeout+0x94>
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076f4:	d004      	beq.n	8007700 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076fe:	d107      	bne.n	8007710 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800770e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007718:	d10f      	bne.n	800773a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007728:	601a      	str	r2, [r3, #0]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007738:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2200      	movs	r2, #0
 8007746:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e018      	b.n	8007780 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d102      	bne.n	800775a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007754:	2300      	movs	r3, #0
 8007756:	61fb      	str	r3, [r7, #28]
 8007758:	e002      	b.n	8007760 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	3b01      	subs	r3, #1
 800775e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	689a      	ldr	r2, [r3, #8]
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	4013      	ands	r3, r2
 800776a:	68ba      	ldr	r2, [r7, #8]
 800776c:	429a      	cmp	r2, r3
 800776e:	bf0c      	ite	eq
 8007770:	2301      	moveq	r3, #1
 8007772:	2300      	movne	r3, #0
 8007774:	b2db      	uxtb	r3, r3
 8007776:	461a      	mov	r2, r3
 8007778:	79fb      	ldrb	r3, [r7, #7]
 800777a:	429a      	cmp	r2, r3
 800777c:	d19a      	bne.n	80076b4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	3720      	adds	r7, #32
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}
 8007788:	2000005c 	.word	0x2000005c

0800778c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b08a      	sub	sp, #40	@ 0x28
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
 8007798:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800779a:	2300      	movs	r3, #0
 800779c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800779e:	f7fb fcd7 	bl	8003150 <HAL_GetTick>
 80077a2:	4602      	mov	r2, r0
 80077a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a6:	1a9b      	subs	r3, r3, r2
 80077a8:	683a      	ldr	r2, [r7, #0]
 80077aa:	4413      	add	r3, r2
 80077ac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80077ae:	f7fb fccf 	bl	8003150 <HAL_GetTick>
 80077b2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	330c      	adds	r3, #12
 80077ba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80077bc:	4b3d      	ldr	r3, [pc, #244]	@ (80078b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	4613      	mov	r3, r2
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	4413      	add	r3, r2
 80077c6:	00da      	lsls	r2, r3, #3
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	0d1b      	lsrs	r3, r3, #20
 80077cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077ce:	fb02 f303 	mul.w	r3, r2, r3
 80077d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80077d4:	e061      	b.n	800789a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80077dc:	d107      	bne.n	80077ee <SPI_WaitFifoStateUntilTimeout+0x62>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d104      	bne.n	80077ee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80077ec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077f4:	d051      	beq.n	800789a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80077f6:	f7fb fcab 	bl	8003150 <HAL_GetTick>
 80077fa:	4602      	mov	r2, r0
 80077fc:	6a3b      	ldr	r3, [r7, #32]
 80077fe:	1ad3      	subs	r3, r2, r3
 8007800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007802:	429a      	cmp	r2, r3
 8007804:	d902      	bls.n	800780c <SPI_WaitFifoStateUntilTimeout+0x80>
 8007806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007808:	2b00      	cmp	r3, #0
 800780a:	d13d      	bne.n	8007888 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	685a      	ldr	r2, [r3, #4]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800781a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007824:	d111      	bne.n	800784a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800782e:	d004      	beq.n	800783a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007838:	d107      	bne.n	800784a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007848:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800784e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007852:	d10f      	bne.n	8007874 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007862:	601a      	str	r2, [r3, #0]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681a      	ldr	r2, [r3, #0]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007872:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2200      	movs	r2, #0
 8007880:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007884:	2303      	movs	r3, #3
 8007886:	e011      	b.n	80078ac <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d102      	bne.n	8007894 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800788e:	2300      	movs	r3, #0
 8007890:	627b      	str	r3, [r7, #36]	@ 0x24
 8007892:	e002      	b.n	800789a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	3b01      	subs	r3, #1
 8007898:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	689a      	ldr	r2, [r3, #8]
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	4013      	ands	r3, r2
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d195      	bne.n	80077d6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80078aa:	2300      	movs	r3, #0
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3728      	adds	r7, #40	@ 0x28
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	2000005c 	.word	0x2000005c

080078b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b088      	sub	sp, #32
 80078bc:	af02      	add	r7, sp, #8
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078cc:	d111      	bne.n	80078f2 <SPI_EndRxTransaction+0x3a>
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078d6:	d004      	beq.n	80078e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078e0:	d107      	bne.n	80078f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078f0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078fa:	d112      	bne.n	8007922 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	9300      	str	r3, [sp, #0]
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	2200      	movs	r2, #0
 8007904:	2180      	movs	r1, #128	@ 0x80
 8007906:	68f8      	ldr	r0, [r7, #12]
 8007908:	f7ff feb8 	bl	800767c <SPI_WaitFlagStateUntilTimeout>
 800790c:	4603      	mov	r3, r0
 800790e:	2b00      	cmp	r3, #0
 8007910:	d021      	beq.n	8007956 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007916:	f043 0220 	orr.w	r2, r3, #32
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800791e:	2303      	movs	r3, #3
 8007920:	e03d      	b.n	800799e <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007922:	4b21      	ldr	r3, [pc, #132]	@ (80079a8 <SPI_EndRxTransaction+0xf0>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a21      	ldr	r2, [pc, #132]	@ (80079ac <SPI_EndRxTransaction+0xf4>)
 8007928:	fba2 2303 	umull	r2, r3, r2, r3
 800792c:	0d5b      	lsrs	r3, r3, #21
 800792e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007932:	fb02 f303 	mul.w	r3, r2, r3
 8007936:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00a      	beq.n	8007954 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	3b01      	subs	r3, #1
 8007942:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800794e:	2b80      	cmp	r3, #128	@ 0x80
 8007950:	d0f2      	beq.n	8007938 <SPI_EndRxTransaction+0x80>
 8007952:	e000      	b.n	8007956 <SPI_EndRxTransaction+0x9e>
        break;
 8007954:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800795e:	d11d      	bne.n	800799c <SPI_EndRxTransaction+0xe4>
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007968:	d004      	beq.n	8007974 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007972:	d113      	bne.n	800799c <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	2200      	movs	r2, #0
 800797c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f7ff ff03 	bl	800778c <SPI_WaitFifoStateUntilTimeout>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d007      	beq.n	800799c <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007990:	f043 0220 	orr.w	r2, r3, #32
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007998:	2303      	movs	r3, #3
 800799a:	e000      	b.n	800799e <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3718      	adds	r7, #24
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	2000005c 	.word	0x2000005c
 80079ac:	165e9f81 	.word	0x165e9f81

080079b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b088      	sub	sp, #32
 80079b4:	af02      	add	r7, sp, #8
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	60b9      	str	r1, [r7, #8]
 80079ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	9300      	str	r3, [sp, #0]
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f7ff fedf 	bl	800778c <SPI_WaitFifoStateUntilTimeout>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d007      	beq.n	80079e4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079d8:	f043 0220 	orr.w	r2, r3, #32
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80079e0:	2303      	movs	r3, #3
 80079e2:	e046      	b.n	8007a72 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80079e4:	4b25      	ldr	r3, [pc, #148]	@ (8007a7c <SPI_EndRxTxTransaction+0xcc>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a25      	ldr	r2, [pc, #148]	@ (8007a80 <SPI_EndRxTxTransaction+0xd0>)
 80079ea:	fba2 2303 	umull	r2, r3, r2, r3
 80079ee:	0d5b      	lsrs	r3, r3, #21
 80079f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80079f4:	fb02 f303 	mul.w	r3, r2, r3
 80079f8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a02:	d112      	bne.n	8007a2a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	2180      	movs	r1, #128	@ 0x80
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	f7ff fe34 	bl	800767c <SPI_WaitFlagStateUntilTimeout>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d016      	beq.n	8007a48 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a1e:	f043 0220 	orr.w	r2, r3, #32
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007a26:	2303      	movs	r3, #3
 8007a28:	e023      	b.n	8007a72 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d00a      	beq.n	8007a46 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	3b01      	subs	r3, #1
 8007a34:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a40:	2b80      	cmp	r3, #128	@ 0x80
 8007a42:	d0f2      	beq.n	8007a2a <SPI_EndRxTxTransaction+0x7a>
 8007a44:	e000      	b.n	8007a48 <SPI_EndRxTxTransaction+0x98>
        break;
 8007a46:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	9300      	str	r3, [sp, #0]
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007a54:	68f8      	ldr	r0, [r7, #12]
 8007a56:	f7ff fe99 	bl	800778c <SPI_WaitFifoStateUntilTimeout>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d007      	beq.n	8007a70 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a64:	f043 0220 	orr.w	r2, r3, #32
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a6c:	2303      	movs	r3, #3
 8007a6e:	e000      	b.n	8007a72 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3718      	adds	r7, #24
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	2000005c 	.word	0x2000005c
 8007a80:	165e9f81 	.word	0x165e9f81

08007a84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b082      	sub	sp, #8
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d101      	bne.n	8007a96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e049      	b.n	8007b2a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d106      	bne.n	8007ab0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f7fb f85c 	bl	8002b68 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2202      	movs	r2, #2
 8007ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	3304      	adds	r3, #4
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	4610      	mov	r0, r2
 8007ac4:	f000 fb7e 	bl	80081c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2201      	movs	r2, #1
 8007adc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2201      	movs	r2, #1
 8007afc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b28:	2300      	movs	r3, #0
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3708      	adds	r7, #8
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
	...

08007b34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
 8007b3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d109      	bne.n	8007b58 <HAL_TIM_PWM_Start+0x24>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	bf14      	ite	ne
 8007b50:	2301      	movne	r3, #1
 8007b52:	2300      	moveq	r3, #0
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	e03c      	b.n	8007bd2 <HAL_TIM_PWM_Start+0x9e>
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	2b04      	cmp	r3, #4
 8007b5c:	d109      	bne.n	8007b72 <HAL_TIM_PWM_Start+0x3e>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007b64:	b2db      	uxtb	r3, r3
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	bf14      	ite	ne
 8007b6a:	2301      	movne	r3, #1
 8007b6c:	2300      	moveq	r3, #0
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	e02f      	b.n	8007bd2 <HAL_TIM_PWM_Start+0x9e>
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d109      	bne.n	8007b8c <HAL_TIM_PWM_Start+0x58>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	bf14      	ite	ne
 8007b84:	2301      	movne	r3, #1
 8007b86:	2300      	moveq	r3, #0
 8007b88:	b2db      	uxtb	r3, r3
 8007b8a:	e022      	b.n	8007bd2 <HAL_TIM_PWM_Start+0x9e>
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	2b0c      	cmp	r3, #12
 8007b90:	d109      	bne.n	8007ba6 <HAL_TIM_PWM_Start+0x72>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b98:	b2db      	uxtb	r3, r3
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	bf14      	ite	ne
 8007b9e:	2301      	movne	r3, #1
 8007ba0:	2300      	moveq	r3, #0
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	e015      	b.n	8007bd2 <HAL_TIM_PWM_Start+0x9e>
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	2b10      	cmp	r3, #16
 8007baa:	d109      	bne.n	8007bc0 <HAL_TIM_PWM_Start+0x8c>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	bf14      	ite	ne
 8007bb8:	2301      	movne	r3, #1
 8007bba:	2300      	moveq	r3, #0
 8007bbc:	b2db      	uxtb	r3, r3
 8007bbe:	e008      	b.n	8007bd2 <HAL_TIM_PWM_Start+0x9e>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007bc6:	b2db      	uxtb	r3, r3
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	bf14      	ite	ne
 8007bcc:	2301      	movne	r3, #1
 8007bce:	2300      	moveq	r3, #0
 8007bd0:	b2db      	uxtb	r3, r3
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d001      	beq.n	8007bda <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e092      	b.n	8007d00 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d104      	bne.n	8007bea <HAL_TIM_PWM_Start+0xb6>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2202      	movs	r2, #2
 8007be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007be8:	e023      	b.n	8007c32 <HAL_TIM_PWM_Start+0xfe>
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2b04      	cmp	r3, #4
 8007bee:	d104      	bne.n	8007bfa <HAL_TIM_PWM_Start+0xc6>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2202      	movs	r2, #2
 8007bf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bf8:	e01b      	b.n	8007c32 <HAL_TIM_PWM_Start+0xfe>
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	2b08      	cmp	r3, #8
 8007bfe:	d104      	bne.n	8007c0a <HAL_TIM_PWM_Start+0xd6>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2202      	movs	r2, #2
 8007c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c08:	e013      	b.n	8007c32 <HAL_TIM_PWM_Start+0xfe>
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2b0c      	cmp	r3, #12
 8007c0e:	d104      	bne.n	8007c1a <HAL_TIM_PWM_Start+0xe6>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2202      	movs	r2, #2
 8007c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c18:	e00b      	b.n	8007c32 <HAL_TIM_PWM_Start+0xfe>
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	2b10      	cmp	r3, #16
 8007c1e:	d104      	bne.n	8007c2a <HAL_TIM_PWM_Start+0xf6>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2202      	movs	r2, #2
 8007c24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c28:	e003      	b.n	8007c32 <HAL_TIM_PWM_Start+0xfe>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2202      	movs	r2, #2
 8007c2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2201      	movs	r2, #1
 8007c38:	6839      	ldr	r1, [r7, #0]
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	f000 fdc6 	bl	80087cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a30      	ldr	r2, [pc, #192]	@ (8007d08 <HAL_TIM_PWM_Start+0x1d4>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d004      	beq.n	8007c54 <HAL_TIM_PWM_Start+0x120>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8007d0c <HAL_TIM_PWM_Start+0x1d8>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d101      	bne.n	8007c58 <HAL_TIM_PWM_Start+0x124>
 8007c54:	2301      	movs	r3, #1
 8007c56:	e000      	b.n	8007c5a <HAL_TIM_PWM_Start+0x126>
 8007c58:	2300      	movs	r3, #0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d007      	beq.n	8007c6e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c6c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a25      	ldr	r2, [pc, #148]	@ (8007d08 <HAL_TIM_PWM_Start+0x1d4>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d022      	beq.n	8007cbe <HAL_TIM_PWM_Start+0x18a>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c80:	d01d      	beq.n	8007cbe <HAL_TIM_PWM_Start+0x18a>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a22      	ldr	r2, [pc, #136]	@ (8007d10 <HAL_TIM_PWM_Start+0x1dc>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d018      	beq.n	8007cbe <HAL_TIM_PWM_Start+0x18a>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a20      	ldr	r2, [pc, #128]	@ (8007d14 <HAL_TIM_PWM_Start+0x1e0>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d013      	beq.n	8007cbe <HAL_TIM_PWM_Start+0x18a>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a1f      	ldr	r2, [pc, #124]	@ (8007d18 <HAL_TIM_PWM_Start+0x1e4>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d00e      	beq.n	8007cbe <HAL_TIM_PWM_Start+0x18a>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a19      	ldr	r2, [pc, #100]	@ (8007d0c <HAL_TIM_PWM_Start+0x1d8>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d009      	beq.n	8007cbe <HAL_TIM_PWM_Start+0x18a>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a1b      	ldr	r2, [pc, #108]	@ (8007d1c <HAL_TIM_PWM_Start+0x1e8>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d004      	beq.n	8007cbe <HAL_TIM_PWM_Start+0x18a>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a19      	ldr	r2, [pc, #100]	@ (8007d20 <HAL_TIM_PWM_Start+0x1ec>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d115      	bne.n	8007cea <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	689a      	ldr	r2, [r3, #8]
 8007cc4:	4b17      	ldr	r3, [pc, #92]	@ (8007d24 <HAL_TIM_PWM_Start+0x1f0>)
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2b06      	cmp	r3, #6
 8007cce:	d015      	beq.n	8007cfc <HAL_TIM_PWM_Start+0x1c8>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cd6:	d011      	beq.n	8007cfc <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f042 0201 	orr.w	r2, r2, #1
 8007ce6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ce8:	e008      	b.n	8007cfc <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f042 0201 	orr.w	r2, r2, #1
 8007cf8:	601a      	str	r2, [r3, #0]
 8007cfa:	e000      	b.n	8007cfe <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cfc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007cfe:	2300      	movs	r3, #0
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	40010000 	.word	0x40010000
 8007d0c:	40010400 	.word	0x40010400
 8007d10:	40000400 	.word	0x40000400
 8007d14:	40000800 	.word	0x40000800
 8007d18:	40000c00 	.word	0x40000c00
 8007d1c:	40014000 	.word	0x40014000
 8007d20:	40001800 	.word	0x40001800
 8007d24:	00010007 	.word	0x00010007

08007d28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	691b      	ldr	r3, [r3, #16]
 8007d3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	f003 0302 	and.w	r3, r3, #2
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d020      	beq.n	8007d8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f003 0302 	and.w	r3, r3, #2
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d01b      	beq.n	8007d8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f06f 0202 	mvn.w	r2, #2
 8007d5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2201      	movs	r2, #1
 8007d62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	699b      	ldr	r3, [r3, #24]
 8007d6a:	f003 0303 	and.w	r3, r3, #3
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d003      	beq.n	8007d7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 fa08 	bl	8008188 <HAL_TIM_IC_CaptureCallback>
 8007d78:	e005      	b.n	8007d86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 f9fa 	bl	8008174 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 fa0b 	bl	800819c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	f003 0304 	and.w	r3, r3, #4
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d020      	beq.n	8007dd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f003 0304 	and.w	r3, r3, #4
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d01b      	beq.n	8007dd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f06f 0204 	mvn.w	r2, #4
 8007da8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2202      	movs	r2, #2
 8007dae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	699b      	ldr	r3, [r3, #24]
 8007db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d003      	beq.n	8007dc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 f9e2 	bl	8008188 <HAL_TIM_IC_CaptureCallback>
 8007dc4:	e005      	b.n	8007dd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f000 f9d4 	bl	8008174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 f9e5 	bl	800819c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	f003 0308 	and.w	r3, r3, #8
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d020      	beq.n	8007e24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f003 0308 	and.w	r3, r3, #8
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d01b      	beq.n	8007e24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f06f 0208 	mvn.w	r2, #8
 8007df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2204      	movs	r2, #4
 8007dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	69db      	ldr	r3, [r3, #28]
 8007e02:	f003 0303 	and.w	r3, r3, #3
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d003      	beq.n	8007e12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 f9bc 	bl	8008188 <HAL_TIM_IC_CaptureCallback>
 8007e10:	e005      	b.n	8007e1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f000 f9ae 	bl	8008174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f000 f9bf 	bl	800819c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	f003 0310 	and.w	r3, r3, #16
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d020      	beq.n	8007e70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f003 0310 	and.w	r3, r3, #16
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d01b      	beq.n	8007e70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f06f 0210 	mvn.w	r2, #16
 8007e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2208      	movs	r2, #8
 8007e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	69db      	ldr	r3, [r3, #28]
 8007e4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d003      	beq.n	8007e5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f000 f996 	bl	8008188 <HAL_TIM_IC_CaptureCallback>
 8007e5c:	e005      	b.n	8007e6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 f988 	bl	8008174 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 f999 	bl	800819c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	f003 0301 	and.w	r3, r3, #1
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d00c      	beq.n	8007e94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f003 0301 	and.w	r3, r3, #1
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d007      	beq.n	8007e94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f06f 0201 	mvn.w	r2, #1
 8007e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 f966 	bl	8008160 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d104      	bne.n	8007ea8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d00c      	beq.n	8007ec2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d007      	beq.n	8007ec2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007eba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f000 fd43 	bl	8008948 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d00c      	beq.n	8007ee6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d007      	beq.n	8007ee6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007ede:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f000 fd3b 	bl	800895c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d00c      	beq.n	8007f0a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d007      	beq.n	8007f0a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007f02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 f953 	bl	80081b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	f003 0320 	and.w	r3, r3, #32
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00c      	beq.n	8007f2e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f003 0320 	and.w	r3, r3, #32
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d007      	beq.n	8007f2e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f06f 0220 	mvn.w	r2, #32
 8007f26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 fd03 	bl	8008934 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f2e:	bf00      	nop
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
	...

08007f38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b086      	sub	sp, #24
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	60f8      	str	r0, [r7, #12]
 8007f40:	60b9      	str	r1, [r7, #8]
 8007f42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f44:	2300      	movs	r3, #0
 8007f46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d101      	bne.n	8007f56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007f52:	2302      	movs	r3, #2
 8007f54:	e0ff      	b.n	8008156 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2201      	movs	r2, #1
 8007f5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2b14      	cmp	r3, #20
 8007f62:	f200 80f0 	bhi.w	8008146 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007f66:	a201      	add	r2, pc, #4	@ (adr r2, 8007f6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6c:	08007fc1 	.word	0x08007fc1
 8007f70:	08008147 	.word	0x08008147
 8007f74:	08008147 	.word	0x08008147
 8007f78:	08008147 	.word	0x08008147
 8007f7c:	08008001 	.word	0x08008001
 8007f80:	08008147 	.word	0x08008147
 8007f84:	08008147 	.word	0x08008147
 8007f88:	08008147 	.word	0x08008147
 8007f8c:	08008043 	.word	0x08008043
 8007f90:	08008147 	.word	0x08008147
 8007f94:	08008147 	.word	0x08008147
 8007f98:	08008147 	.word	0x08008147
 8007f9c:	08008083 	.word	0x08008083
 8007fa0:	08008147 	.word	0x08008147
 8007fa4:	08008147 	.word	0x08008147
 8007fa8:	08008147 	.word	0x08008147
 8007fac:	080080c5 	.word	0x080080c5
 8007fb0:	08008147 	.word	0x08008147
 8007fb4:	08008147 	.word	0x08008147
 8007fb8:	08008147 	.word	0x08008147
 8007fbc:	08008105 	.word	0x08008105
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68b9      	ldr	r1, [r7, #8]
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	f000 f9a2 	bl	8008310 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	699a      	ldr	r2, [r3, #24]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f042 0208 	orr.w	r2, r2, #8
 8007fda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	699a      	ldr	r2, [r3, #24]
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f022 0204 	bic.w	r2, r2, #4
 8007fea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	6999      	ldr	r1, [r3, #24]
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	691a      	ldr	r2, [r3, #16]
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	619a      	str	r2, [r3, #24]
      break;
 8007ffe:	e0a5      	b.n	800814c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	68b9      	ldr	r1, [r7, #8]
 8008006:	4618      	mov	r0, r3
 8008008:	f000 f9f4 	bl	80083f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	699a      	ldr	r2, [r3, #24]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800801a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	699a      	ldr	r2, [r3, #24]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800802a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	6999      	ldr	r1, [r3, #24]
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	691b      	ldr	r3, [r3, #16]
 8008036:	021a      	lsls	r2, r3, #8
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	430a      	orrs	r2, r1
 800803e:	619a      	str	r2, [r3, #24]
      break;
 8008040:	e084      	b.n	800814c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68b9      	ldr	r1, [r7, #8]
 8008048:	4618      	mov	r0, r3
 800804a:	f000 fa4b 	bl	80084e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	69da      	ldr	r2, [r3, #28]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f042 0208 	orr.w	r2, r2, #8
 800805c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	69da      	ldr	r2, [r3, #28]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f022 0204 	bic.w	r2, r2, #4
 800806c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	69d9      	ldr	r1, [r3, #28]
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	691a      	ldr	r2, [r3, #16]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	61da      	str	r2, [r3, #28]
      break;
 8008080:	e064      	b.n	800814c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68b9      	ldr	r1, [r7, #8]
 8008088:	4618      	mov	r0, r3
 800808a:	f000 faa1 	bl	80085d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	69da      	ldr	r2, [r3, #28]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800809c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69da      	ldr	r2, [r3, #28]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	69d9      	ldr	r1, [r3, #28]
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	021a      	lsls	r2, r3, #8
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	430a      	orrs	r2, r1
 80080c0:	61da      	str	r2, [r3, #28]
      break;
 80080c2:	e043      	b.n	800814c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	68b9      	ldr	r1, [r7, #8]
 80080ca:	4618      	mov	r0, r3
 80080cc:	f000 fad8 	bl	8008680 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f042 0208 	orr.w	r2, r2, #8
 80080de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f022 0204 	bic.w	r2, r2, #4
 80080ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	691a      	ldr	r2, [r3, #16]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	430a      	orrs	r2, r1
 8008100:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008102:	e023      	b.n	800814c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	68b9      	ldr	r1, [r7, #8]
 800810a:	4618      	mov	r0, r3
 800810c:	f000 fb0a 	bl	8008724 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800811e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800812e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	691b      	ldr	r3, [r3, #16]
 800813a:	021a      	lsls	r2, r3, #8
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	430a      	orrs	r2, r1
 8008142:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008144:	e002      	b.n	800814c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	75fb      	strb	r3, [r7, #23]
      break;
 800814a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008154:	7dfb      	ldrb	r3, [r7, #23]
}
 8008156:	4618      	mov	r0, r3
 8008158:	3718      	adds	r7, #24
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop

08008160 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008160:	b480      	push	{r7}
 8008162:	b083      	sub	sp, #12
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008168:	bf00      	nop
 800816a:	370c      	adds	r7, #12
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800817c:	bf00      	nop
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008190:	bf00      	nop
 8008192:	370c      	adds	r7, #12
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr

0800819c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081a4:	bf00      	nop
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr

080081b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80081b8:	bf00      	nop
 80081ba:	370c      	adds	r7, #12
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b085      	sub	sp, #20
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a43      	ldr	r2, [pc, #268]	@ (80082e4 <TIM_Base_SetConfig+0x120>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d013      	beq.n	8008204 <TIM_Base_SetConfig+0x40>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081e2:	d00f      	beq.n	8008204 <TIM_Base_SetConfig+0x40>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4a40      	ldr	r2, [pc, #256]	@ (80082e8 <TIM_Base_SetConfig+0x124>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d00b      	beq.n	8008204 <TIM_Base_SetConfig+0x40>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	4a3f      	ldr	r2, [pc, #252]	@ (80082ec <TIM_Base_SetConfig+0x128>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d007      	beq.n	8008204 <TIM_Base_SetConfig+0x40>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4a3e      	ldr	r2, [pc, #248]	@ (80082f0 <TIM_Base_SetConfig+0x12c>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d003      	beq.n	8008204 <TIM_Base_SetConfig+0x40>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a3d      	ldr	r2, [pc, #244]	@ (80082f4 <TIM_Base_SetConfig+0x130>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d108      	bne.n	8008216 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800820a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	4313      	orrs	r3, r2
 8008214:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	4a32      	ldr	r2, [pc, #200]	@ (80082e4 <TIM_Base_SetConfig+0x120>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d02b      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008224:	d027      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a2f      	ldr	r2, [pc, #188]	@ (80082e8 <TIM_Base_SetConfig+0x124>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d023      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a2e      	ldr	r2, [pc, #184]	@ (80082ec <TIM_Base_SetConfig+0x128>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d01f      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	4a2d      	ldr	r2, [pc, #180]	@ (80082f0 <TIM_Base_SetConfig+0x12c>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d01b      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a2c      	ldr	r2, [pc, #176]	@ (80082f4 <TIM_Base_SetConfig+0x130>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d017      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a2b      	ldr	r2, [pc, #172]	@ (80082f8 <TIM_Base_SetConfig+0x134>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d013      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a2a      	ldr	r2, [pc, #168]	@ (80082fc <TIM_Base_SetConfig+0x138>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d00f      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a29      	ldr	r2, [pc, #164]	@ (8008300 <TIM_Base_SetConfig+0x13c>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d00b      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a28      	ldr	r2, [pc, #160]	@ (8008304 <TIM_Base_SetConfig+0x140>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d007      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a27      	ldr	r2, [pc, #156]	@ (8008308 <TIM_Base_SetConfig+0x144>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d003      	beq.n	8008276 <TIM_Base_SetConfig+0xb2>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4a26      	ldr	r2, [pc, #152]	@ (800830c <TIM_Base_SetConfig+0x148>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d108      	bne.n	8008288 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800827c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	68fa      	ldr	r2, [r7, #12]
 8008284:	4313      	orrs	r3, r2
 8008286:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	695b      	ldr	r3, [r3, #20]
 8008292:	4313      	orrs	r3, r2
 8008294:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	689a      	ldr	r2, [r3, #8]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	4a0e      	ldr	r2, [pc, #56]	@ (80082e4 <TIM_Base_SetConfig+0x120>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d003      	beq.n	80082b6 <TIM_Base_SetConfig+0xf2>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	4a10      	ldr	r2, [pc, #64]	@ (80082f4 <TIM_Base_SetConfig+0x130>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d103      	bne.n	80082be <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	691a      	ldr	r2, [r3, #16]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f043 0204 	orr.w	r2, r3, #4
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2201      	movs	r2, #1
 80082ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	68fa      	ldr	r2, [r7, #12]
 80082d4:	601a      	str	r2, [r3, #0]
}
 80082d6:	bf00      	nop
 80082d8:	3714      	adds	r7, #20
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	40010000 	.word	0x40010000
 80082e8:	40000400 	.word	0x40000400
 80082ec:	40000800 	.word	0x40000800
 80082f0:	40000c00 	.word	0x40000c00
 80082f4:	40010400 	.word	0x40010400
 80082f8:	40014000 	.word	0x40014000
 80082fc:	40014400 	.word	0x40014400
 8008300:	40014800 	.word	0x40014800
 8008304:	40001800 	.word	0x40001800
 8008308:	40001c00 	.word	0x40001c00
 800830c:	40002000 	.word	0x40002000

08008310 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008310:	b480      	push	{r7}
 8008312:	b087      	sub	sp, #28
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6a1b      	ldr	r3, [r3, #32]
 800831e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6a1b      	ldr	r3, [r3, #32]
 8008324:	f023 0201 	bic.w	r2, r3, #1
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	699b      	ldr	r3, [r3, #24]
 8008336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008338:	68fa      	ldr	r2, [r7, #12]
 800833a:	4b2b      	ldr	r3, [pc, #172]	@ (80083e8 <TIM_OC1_SetConfig+0xd8>)
 800833c:	4013      	ands	r3, r2
 800833e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f023 0303 	bic.w	r3, r3, #3
 8008346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68fa      	ldr	r2, [r7, #12]
 800834e:	4313      	orrs	r3, r2
 8008350:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	f023 0302 	bic.w	r3, r3, #2
 8008358:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	697a      	ldr	r2, [r7, #20]
 8008360:	4313      	orrs	r3, r2
 8008362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a21      	ldr	r2, [pc, #132]	@ (80083ec <TIM_OC1_SetConfig+0xdc>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d003      	beq.n	8008374 <TIM_OC1_SetConfig+0x64>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a20      	ldr	r2, [pc, #128]	@ (80083f0 <TIM_OC1_SetConfig+0xe0>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d10c      	bne.n	800838e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	f023 0308 	bic.w	r3, r3, #8
 800837a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	4313      	orrs	r3, r2
 8008384:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	f023 0304 	bic.w	r3, r3, #4
 800838c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a16      	ldr	r2, [pc, #88]	@ (80083ec <TIM_OC1_SetConfig+0xdc>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d003      	beq.n	800839e <TIM_OC1_SetConfig+0x8e>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	4a15      	ldr	r2, [pc, #84]	@ (80083f0 <TIM_OC1_SetConfig+0xe0>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d111      	bne.n	80083c2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80083ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	693a      	ldr	r2, [r7, #16]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	699b      	ldr	r3, [r3, #24]
 80083bc:	693a      	ldr	r2, [r7, #16]
 80083be:	4313      	orrs	r3, r2
 80083c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	693a      	ldr	r2, [r7, #16]
 80083c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	685a      	ldr	r2, [r3, #4]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	697a      	ldr	r2, [r7, #20]
 80083da:	621a      	str	r2, [r3, #32]
}
 80083dc:	bf00      	nop
 80083de:	371c      	adds	r7, #28
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	fffeff8f 	.word	0xfffeff8f
 80083ec:	40010000 	.word	0x40010000
 80083f0:	40010400 	.word	0x40010400

080083f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b087      	sub	sp, #28
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
 80083fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6a1b      	ldr	r3, [r3, #32]
 8008402:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6a1b      	ldr	r3, [r3, #32]
 8008408:	f023 0210 	bic.w	r2, r3, #16
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	699b      	ldr	r3, [r3, #24]
 800841a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	4b2e      	ldr	r3, [pc, #184]	@ (80084d8 <TIM_OC2_SetConfig+0xe4>)
 8008420:	4013      	ands	r3, r2
 8008422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800842a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	021b      	lsls	r3, r3, #8
 8008432:	68fa      	ldr	r2, [r7, #12]
 8008434:	4313      	orrs	r3, r2
 8008436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	f023 0320 	bic.w	r3, r3, #32
 800843e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	011b      	lsls	r3, r3, #4
 8008446:	697a      	ldr	r2, [r7, #20]
 8008448:	4313      	orrs	r3, r2
 800844a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	4a23      	ldr	r2, [pc, #140]	@ (80084dc <TIM_OC2_SetConfig+0xe8>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d003      	beq.n	800845c <TIM_OC2_SetConfig+0x68>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a22      	ldr	r2, [pc, #136]	@ (80084e0 <TIM_OC2_SetConfig+0xec>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d10d      	bne.n	8008478 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008462:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	011b      	lsls	r3, r3, #4
 800846a:	697a      	ldr	r2, [r7, #20]
 800846c:	4313      	orrs	r3, r2
 800846e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008476:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4a18      	ldr	r2, [pc, #96]	@ (80084dc <TIM_OC2_SetConfig+0xe8>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d003      	beq.n	8008488 <TIM_OC2_SetConfig+0x94>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a17      	ldr	r2, [pc, #92]	@ (80084e0 <TIM_OC2_SetConfig+0xec>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d113      	bne.n	80084b0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008488:	693b      	ldr	r3, [r7, #16]
 800848a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800848e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008496:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	695b      	ldr	r3, [r3, #20]
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	693a      	ldr	r2, [r7, #16]
 80084a0:	4313      	orrs	r3, r2
 80084a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	699b      	ldr	r3, [r3, #24]
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	693a      	ldr	r2, [r7, #16]
 80084ac:	4313      	orrs	r3, r2
 80084ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	693a      	ldr	r2, [r7, #16]
 80084b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	68fa      	ldr	r2, [r7, #12]
 80084ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	685a      	ldr	r2, [r3, #4]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	697a      	ldr	r2, [r7, #20]
 80084c8:	621a      	str	r2, [r3, #32]
}
 80084ca:	bf00      	nop
 80084cc:	371c      	adds	r7, #28
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop
 80084d8:	feff8fff 	.word	0xfeff8fff
 80084dc:	40010000 	.word	0x40010000
 80084e0:	40010400 	.word	0x40010400

080084e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b087      	sub	sp, #28
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6a1b      	ldr	r3, [r3, #32]
 80084f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6a1b      	ldr	r3, [r3, #32]
 80084f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	69db      	ldr	r3, [r3, #28]
 800850a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800850c:	68fa      	ldr	r2, [r7, #12]
 800850e:	4b2d      	ldr	r3, [pc, #180]	@ (80085c4 <TIM_OC3_SetConfig+0xe0>)
 8008510:	4013      	ands	r3, r2
 8008512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	f023 0303 	bic.w	r3, r3, #3
 800851a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	68fa      	ldr	r2, [r7, #12]
 8008522:	4313      	orrs	r3, r2
 8008524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800852c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	021b      	lsls	r3, r3, #8
 8008534:	697a      	ldr	r2, [r7, #20]
 8008536:	4313      	orrs	r3, r2
 8008538:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a22      	ldr	r2, [pc, #136]	@ (80085c8 <TIM_OC3_SetConfig+0xe4>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d003      	beq.n	800854a <TIM_OC3_SetConfig+0x66>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a21      	ldr	r2, [pc, #132]	@ (80085cc <TIM_OC3_SetConfig+0xe8>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d10d      	bne.n	8008566 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008550:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	021b      	lsls	r3, r3, #8
 8008558:	697a      	ldr	r2, [r7, #20]
 800855a:	4313      	orrs	r3, r2
 800855c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008564:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a17      	ldr	r2, [pc, #92]	@ (80085c8 <TIM_OC3_SetConfig+0xe4>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d003      	beq.n	8008576 <TIM_OC3_SetConfig+0x92>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	4a16      	ldr	r2, [pc, #88]	@ (80085cc <TIM_OC3_SetConfig+0xe8>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d113      	bne.n	800859e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800857c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008584:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	695b      	ldr	r3, [r3, #20]
 800858a:	011b      	lsls	r3, r3, #4
 800858c:	693a      	ldr	r2, [r7, #16]
 800858e:	4313      	orrs	r3, r2
 8008590:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	699b      	ldr	r3, [r3, #24]
 8008596:	011b      	lsls	r3, r3, #4
 8008598:	693a      	ldr	r2, [r7, #16]
 800859a:	4313      	orrs	r3, r2
 800859c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	693a      	ldr	r2, [r7, #16]
 80085a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	68fa      	ldr	r2, [r7, #12]
 80085a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	685a      	ldr	r2, [r3, #4]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	697a      	ldr	r2, [r7, #20]
 80085b6:	621a      	str	r2, [r3, #32]
}
 80085b8:	bf00      	nop
 80085ba:	371c      	adds	r7, #28
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr
 80085c4:	fffeff8f 	.word	0xfffeff8f
 80085c8:	40010000 	.word	0x40010000
 80085cc:	40010400 	.word	0x40010400

080085d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b087      	sub	sp, #28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6a1b      	ldr	r3, [r3, #32]
 80085de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6a1b      	ldr	r3, [r3, #32]
 80085e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	69db      	ldr	r3, [r3, #28]
 80085f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80085f8:	68fa      	ldr	r2, [r7, #12]
 80085fa:	4b1e      	ldr	r3, [pc, #120]	@ (8008674 <TIM_OC4_SetConfig+0xa4>)
 80085fc:	4013      	ands	r3, r2
 80085fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008606:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	021b      	lsls	r3, r3, #8
 800860e:	68fa      	ldr	r2, [r7, #12]
 8008610:	4313      	orrs	r3, r2
 8008612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800861a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	031b      	lsls	r3, r3, #12
 8008622:	693a      	ldr	r2, [r7, #16]
 8008624:	4313      	orrs	r3, r2
 8008626:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a13      	ldr	r2, [pc, #76]	@ (8008678 <TIM_OC4_SetConfig+0xa8>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d003      	beq.n	8008638 <TIM_OC4_SetConfig+0x68>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a12      	ldr	r2, [pc, #72]	@ (800867c <TIM_OC4_SetConfig+0xac>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d109      	bne.n	800864c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800863e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	695b      	ldr	r3, [r3, #20]
 8008644:	019b      	lsls	r3, r3, #6
 8008646:	697a      	ldr	r2, [r7, #20]
 8008648:	4313      	orrs	r3, r2
 800864a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	697a      	ldr	r2, [r7, #20]
 8008650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	68fa      	ldr	r2, [r7, #12]
 8008656:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	693a      	ldr	r2, [r7, #16]
 8008664:	621a      	str	r2, [r3, #32]
}
 8008666:	bf00      	nop
 8008668:	371c      	adds	r7, #28
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	feff8fff 	.word	0xfeff8fff
 8008678:	40010000 	.word	0x40010000
 800867c:	40010400 	.word	0x40010400

08008680 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008680:	b480      	push	{r7}
 8008682:	b087      	sub	sp, #28
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a1b      	ldr	r3, [r3, #32]
 800868e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6a1b      	ldr	r3, [r3, #32]
 8008694:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	4b1b      	ldr	r3, [pc, #108]	@ (8008718 <TIM_OC5_SetConfig+0x98>)
 80086ac:	4013      	ands	r3, r2
 80086ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80086c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	041b      	lsls	r3, r3, #16
 80086c8:	693a      	ldr	r2, [r7, #16]
 80086ca:	4313      	orrs	r3, r2
 80086cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	4a12      	ldr	r2, [pc, #72]	@ (800871c <TIM_OC5_SetConfig+0x9c>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d003      	beq.n	80086de <TIM_OC5_SetConfig+0x5e>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	4a11      	ldr	r2, [pc, #68]	@ (8008720 <TIM_OC5_SetConfig+0xa0>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d109      	bne.n	80086f2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	695b      	ldr	r3, [r3, #20]
 80086ea:	021b      	lsls	r3, r3, #8
 80086ec:	697a      	ldr	r2, [r7, #20]
 80086ee:	4313      	orrs	r3, r2
 80086f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	685a      	ldr	r2, [r3, #4]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	693a      	ldr	r2, [r7, #16]
 800870a:	621a      	str	r2, [r3, #32]
}
 800870c:	bf00      	nop
 800870e:	371c      	adds	r7, #28
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr
 8008718:	fffeff8f 	.word	0xfffeff8f
 800871c:	40010000 	.word	0x40010000
 8008720:	40010400 	.word	0x40010400

08008724 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008724:	b480      	push	{r7}
 8008726:	b087      	sub	sp, #28
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a1b      	ldr	r3, [r3, #32]
 8008732:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6a1b      	ldr	r3, [r3, #32]
 8008738:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800874a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800874c:	68fa      	ldr	r2, [r7, #12]
 800874e:	4b1c      	ldr	r3, [pc, #112]	@ (80087c0 <TIM_OC6_SetConfig+0x9c>)
 8008750:	4013      	ands	r3, r2
 8008752:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	021b      	lsls	r3, r3, #8
 800875a:	68fa      	ldr	r2, [r7, #12]
 800875c:	4313      	orrs	r3, r2
 800875e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008766:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	689b      	ldr	r3, [r3, #8]
 800876c:	051b      	lsls	r3, r3, #20
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	4313      	orrs	r3, r2
 8008772:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4a13      	ldr	r2, [pc, #76]	@ (80087c4 <TIM_OC6_SetConfig+0xa0>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d003      	beq.n	8008784 <TIM_OC6_SetConfig+0x60>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a12      	ldr	r2, [pc, #72]	@ (80087c8 <TIM_OC6_SetConfig+0xa4>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d109      	bne.n	8008798 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800878a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	695b      	ldr	r3, [r3, #20]
 8008790:	029b      	lsls	r3, r3, #10
 8008792:	697a      	ldr	r2, [r7, #20]
 8008794:	4313      	orrs	r3, r2
 8008796:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	68fa      	ldr	r2, [r7, #12]
 80087a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	685a      	ldr	r2, [r3, #4]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	693a      	ldr	r2, [r7, #16]
 80087b0:	621a      	str	r2, [r3, #32]
}
 80087b2:	bf00      	nop
 80087b4:	371c      	adds	r7, #28
 80087b6:	46bd      	mov	sp, r7
 80087b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087bc:	4770      	bx	lr
 80087be:	bf00      	nop
 80087c0:	feff8fff 	.word	0xfeff8fff
 80087c4:	40010000 	.word	0x40010000
 80087c8:	40010400 	.word	0x40010400

080087cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b087      	sub	sp, #28
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	f003 031f 	and.w	r3, r3, #31
 80087de:	2201      	movs	r2, #1
 80087e0:	fa02 f303 	lsl.w	r3, r2, r3
 80087e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	6a1a      	ldr	r2, [r3, #32]
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	43db      	mvns	r3, r3
 80087ee:	401a      	ands	r2, r3
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6a1a      	ldr	r2, [r3, #32]
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	f003 031f 	and.w	r3, r3, #31
 80087fe:	6879      	ldr	r1, [r7, #4]
 8008800:	fa01 f303 	lsl.w	r3, r1, r3
 8008804:	431a      	orrs	r2, r3
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	621a      	str	r2, [r3, #32]
}
 800880a:	bf00      	nop
 800880c:	371c      	adds	r7, #28
 800880e:	46bd      	mov	sp, r7
 8008810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008814:	4770      	bx	lr
	...

08008818 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008818:	b480      	push	{r7}
 800881a:	b085      	sub	sp, #20
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008828:	2b01      	cmp	r3, #1
 800882a:	d101      	bne.n	8008830 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800882c:	2302      	movs	r3, #2
 800882e:	e06d      	b.n	800890c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2202      	movs	r2, #2
 800883c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a30      	ldr	r2, [pc, #192]	@ (8008918 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d004      	beq.n	8008864 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a2f      	ldr	r2, [pc, #188]	@ (800891c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d108      	bne.n	8008876 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800886a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	68fa      	ldr	r2, [r7, #12]
 8008872:	4313      	orrs	r3, r2
 8008874:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800887c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	68fa      	ldr	r2, [r7, #12]
 8008884:	4313      	orrs	r3, r2
 8008886:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a20      	ldr	r2, [pc, #128]	@ (8008918 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d022      	beq.n	80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088a2:	d01d      	beq.n	80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a1d      	ldr	r2, [pc, #116]	@ (8008920 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d018      	beq.n	80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a1c      	ldr	r2, [pc, #112]	@ (8008924 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d013      	beq.n	80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a1a      	ldr	r2, [pc, #104]	@ (8008928 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d00e      	beq.n	80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a15      	ldr	r2, [pc, #84]	@ (800891c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d009      	beq.n	80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a16      	ldr	r2, [pc, #88]	@ (800892c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d004      	beq.n	80088e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a15      	ldr	r2, [pc, #84]	@ (8008930 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d10c      	bne.n	80088fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	689b      	ldr	r3, [r3, #8]
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	4313      	orrs	r3, r2
 80088f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	68ba      	ldr	r2, [r7, #8]
 80088f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2201      	movs	r2, #1
 80088fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2200      	movs	r2, #0
 8008906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800890a:	2300      	movs	r3, #0
}
 800890c:	4618      	mov	r0, r3
 800890e:	3714      	adds	r7, #20
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr
 8008918:	40010000 	.word	0x40010000
 800891c:	40010400 	.word	0x40010400
 8008920:	40000400 	.word	0x40000400
 8008924:	40000800 	.word	0x40000800
 8008928:	40000c00 	.word	0x40000c00
 800892c:	40014000 	.word	0x40014000
 8008930:	40001800 	.word	0x40001800

08008934 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008934:	b480      	push	{r7}
 8008936:	b083      	sub	sp, #12
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800893c:	bf00      	nop
 800893e:	370c      	adds	r7, #12
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008948:	b480      	push	{r7}
 800894a:	b083      	sub	sp, #12
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008950:	bf00      	nop
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr

0800895c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008964:	bf00      	nop
 8008966:	370c      	adds	r7, #12
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b082      	sub	sp, #8
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d101      	bne.n	8008982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800897e:	2301      	movs	r3, #1
 8008980:	e040      	b.n	8008a04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008986:	2b00      	cmp	r3, #0
 8008988:	d106      	bne.n	8008998 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f7fa f946 	bl	8002c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2224      	movs	r2, #36	@ 0x24
 800899c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f022 0201 	bic.w	r2, r2, #1
 80089ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d002      	beq.n	80089bc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 fe86 	bl	80096c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f000 fc1f 	bl	8009200 <UART_SetConfig>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d101      	bne.n	80089cc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	e01b      	b.n	8008a04 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	685a      	ldr	r2, [r3, #4]
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80089da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	689a      	ldr	r2, [r3, #8]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80089ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f042 0201 	orr.w	r2, r2, #1
 80089fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 ff05 	bl	800980c <UART_CheckIdleState>
 8008a02:	4603      	mov	r3, r0
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3708      	adds	r7, #8
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b08a      	sub	sp, #40	@ 0x28
 8008a10:	af02      	add	r7, sp, #8
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	603b      	str	r3, [r7, #0]
 8008a18:	4613      	mov	r3, r2
 8008a1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a20:	2b20      	cmp	r3, #32
 8008a22:	d177      	bne.n	8008b14 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d002      	beq.n	8008a30 <HAL_UART_Transmit+0x24>
 8008a2a:	88fb      	ldrh	r3, [r7, #6]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d101      	bne.n	8008a34 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e070      	b.n	8008b16 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2221      	movs	r2, #33	@ 0x21
 8008a40:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a42:	f7fa fb85 	bl	8003150 <HAL_GetTick>
 8008a46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	88fa      	ldrh	r2, [r7, #6]
 8008a4c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	88fa      	ldrh	r2, [r7, #6]
 8008a54:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a60:	d108      	bne.n	8008a74 <HAL_UART_Transmit+0x68>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	691b      	ldr	r3, [r3, #16]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d104      	bne.n	8008a74 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	61bb      	str	r3, [r7, #24]
 8008a72:	e003      	b.n	8008a7c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008a7c:	e02f      	b.n	8008ade <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	9300      	str	r3, [sp, #0]
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	2200      	movs	r2, #0
 8008a86:	2180      	movs	r1, #128	@ 0x80
 8008a88:	68f8      	ldr	r0, [r7, #12]
 8008a8a:	f000 ff67 	bl	800995c <UART_WaitOnFlagUntilTimeout>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d004      	beq.n	8008a9e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2220      	movs	r2, #32
 8008a98:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008a9a:	2303      	movs	r3, #3
 8008a9c:	e03b      	b.n	8008b16 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d10b      	bne.n	8008abc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008aa4:	69bb      	ldr	r3, [r7, #24]
 8008aa6:	881b      	ldrh	r3, [r3, #0]
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ab2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	3302      	adds	r3, #2
 8008ab8:	61bb      	str	r3, [r7, #24]
 8008aba:	e007      	b.n	8008acc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	781a      	ldrb	r2, [r3, #0]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	3301      	adds	r3, #1
 8008aca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	3b01      	subs	r3, #1
 8008ad6:	b29a      	uxth	r2, r3
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d1c9      	bne.n	8008a7e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	2200      	movs	r2, #0
 8008af2:	2140      	movs	r1, #64	@ 0x40
 8008af4:	68f8      	ldr	r0, [r7, #12]
 8008af6:	f000 ff31 	bl	800995c <UART_WaitOnFlagUntilTimeout>
 8008afa:	4603      	mov	r3, r0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d004      	beq.n	8008b0a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2220      	movs	r2, #32
 8008b04:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008b06:	2303      	movs	r3, #3
 8008b08:	e005      	b.n	8008b16 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2220      	movs	r2, #32
 8008b0e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008b10:	2300      	movs	r3, #0
 8008b12:	e000      	b.n	8008b16 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008b14:	2302      	movs	r3, #2
  }
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3720      	adds	r7, #32
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b08a      	sub	sp, #40	@ 0x28
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	60f8      	str	r0, [r7, #12]
 8008b26:	60b9      	str	r1, [r7, #8]
 8008b28:	4613      	mov	r3, r2
 8008b2a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b32:	2b20      	cmp	r3, #32
 8008b34:	d132      	bne.n	8008b9c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d002      	beq.n	8008b42 <HAL_UART_Receive_IT+0x24>
 8008b3c:	88fb      	ldrh	r3, [r7, #6]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d101      	bne.n	8008b46 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008b42:	2301      	movs	r3, #1
 8008b44:	e02b      	b.n	8008b9e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2200      	movs	r2, #0
 8008b4a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d018      	beq.n	8008b8c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	e853 3f00 	ldrex	r3, [r3]
 8008b66:	613b      	str	r3, [r7, #16]
   return(result);
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008b6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	461a      	mov	r2, r3
 8008b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b78:	623b      	str	r3, [r7, #32]
 8008b7a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7c:	69f9      	ldr	r1, [r7, #28]
 8008b7e:	6a3a      	ldr	r2, [r7, #32]
 8008b80:	e841 2300 	strex	r3, r2, [r1]
 8008b84:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1e6      	bne.n	8008b5a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008b8c:	88fb      	ldrh	r3, [r7, #6]
 8008b8e:	461a      	mov	r2, r3
 8008b90:	68b9      	ldr	r1, [r7, #8]
 8008b92:	68f8      	ldr	r0, [r7, #12]
 8008b94:	f000 ff50 	bl	8009a38 <UART_Start_Receive_IT>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	e000      	b.n	8008b9e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8008b9c:	2302      	movs	r3, #2
  }
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3728      	adds	r7, #40	@ 0x28
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
	...

08008ba8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b0ba      	sub	sp, #232	@ 0xe8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008bce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008bd2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008bd6:	4013      	ands	r3, r2
 8008bd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008bdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d115      	bne.n	8008c10 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008be8:	f003 0320 	and.w	r3, r3, #32
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00f      	beq.n	8008c10 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bf4:	f003 0320 	and.w	r3, r3, #32
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d009      	beq.n	8008c10 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	f000 82c6 	beq.w	8009192 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	4798      	blx	r3
      }
      return;
 8008c0e:	e2c0      	b.n	8009192 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008c10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	f000 8117 	beq.w	8008e48 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008c1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c1e:	f003 0301 	and.w	r3, r3, #1
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d106      	bne.n	8008c34 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008c26:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008c2a:	4b85      	ldr	r3, [pc, #532]	@ (8008e40 <HAL_UART_IRQHandler+0x298>)
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	f000 810a 	beq.w	8008e48 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c38:	f003 0301 	and.w	r3, r3, #1
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d011      	beq.n	8008c64 <HAL_UART_IRQHandler+0xbc>
 8008c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d00b      	beq.n	8008c64 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2201      	movs	r2, #1
 8008c52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c5a:	f043 0201 	orr.w	r2, r3, #1
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c68:	f003 0302 	and.w	r3, r3, #2
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d011      	beq.n	8008c94 <HAL_UART_IRQHandler+0xec>
 8008c70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c74:	f003 0301 	and.w	r3, r3, #1
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d00b      	beq.n	8008c94 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2202      	movs	r2, #2
 8008c82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c8a:	f043 0204 	orr.w	r2, r3, #4
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c98:	f003 0304 	and.w	r3, r3, #4
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d011      	beq.n	8008cc4 <HAL_UART_IRQHandler+0x11c>
 8008ca0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ca4:	f003 0301 	and.w	r3, r3, #1
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00b      	beq.n	8008cc4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2204      	movs	r2, #4
 8008cb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008cba:	f043 0202 	orr.w	r2, r3, #2
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008cc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cc8:	f003 0308 	and.w	r3, r3, #8
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d017      	beq.n	8008d00 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008cd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cd4:	f003 0320 	and.w	r3, r3, #32
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d105      	bne.n	8008ce8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008cdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ce0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d00b      	beq.n	8008d00 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2208      	movs	r2, #8
 8008cee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008cf6:	f043 0208 	orr.w	r2, r3, #8
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d012      	beq.n	8008d32 <HAL_UART_IRQHandler+0x18a>
 8008d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00c      	beq.n	8008d32 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d28:	f043 0220 	orr.w	r2, r3, #32
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	f000 822c 	beq.w	8009196 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008d3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d42:	f003 0320 	and.w	r3, r3, #32
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00d      	beq.n	8008d66 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008d4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d4e:	f003 0320 	and.w	r3, r3, #32
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d007      	beq.n	8008d66 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d003      	beq.n	8008d66 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	689b      	ldr	r3, [r3, #8]
 8008d76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d7a:	2b40      	cmp	r3, #64	@ 0x40
 8008d7c:	d005      	beq.n	8008d8a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008d7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d04f      	beq.n	8008e2a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 ff1a 	bl	8009bc4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d9a:	2b40      	cmp	r3, #64	@ 0x40
 8008d9c:	d141      	bne.n	8008e22 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	3308      	adds	r3, #8
 8008da4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008dac:	e853 3f00 	ldrex	r3, [r3]
 8008db0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008db4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008db8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	3308      	adds	r3, #8
 8008dc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008dca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008dce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008dd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008dda:	e841 2300 	strex	r3, r2, [r1]
 8008dde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008de2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1d9      	bne.n	8008d9e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d013      	beq.n	8008e1a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008df6:	4a13      	ldr	r2, [pc, #76]	@ (8008e44 <HAL_UART_IRQHandler+0x29c>)
 8008df8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7fa fb57 	bl	80034b2 <HAL_DMA_Abort_IT>
 8008e04:	4603      	mov	r3, r0
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d017      	beq.n	8008e3a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008e14:	4610      	mov	r0, r2
 8008e16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e18:	e00f      	b.n	8008e3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f000 f9d0 	bl	80091c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e20:	e00b      	b.n	8008e3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 f9cc 	bl	80091c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e28:	e007      	b.n	8008e3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 f9c8 	bl	80091c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008e38:	e1ad      	b.n	8009196 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e3a:	bf00      	nop
    return;
 8008e3c:	e1ab      	b.n	8009196 <HAL_UART_IRQHandler+0x5ee>
 8008e3e:	bf00      	nop
 8008e40:	04000120 	.word	0x04000120
 8008e44:	08009c8d 	.word	0x08009c8d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	f040 8166 	bne.w	800911e <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e56:	f003 0310 	and.w	r3, r3, #16
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	f000 815f 	beq.w	800911e <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e64:	f003 0310 	and.w	r3, r3, #16
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 8158 	beq.w	800911e <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	2210      	movs	r2, #16
 8008e74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e80:	2b40      	cmp	r3, #64	@ 0x40
 8008e82:	f040 80d0 	bne.w	8009026 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e92:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f000 80ab 	beq.w	8008ff2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008ea2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	f080 80a3 	bcs.w	8008ff2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008eb2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008eba:	69db      	ldr	r3, [r3, #28]
 8008ebc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ec0:	f000 8086 	beq.w	8008fd0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ecc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ed0:	e853 3f00 	ldrex	r3, [r3]
 8008ed4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ed8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008edc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ee0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	461a      	mov	r2, r3
 8008eea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008eee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008ef2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ef6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008efa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008efe:	e841 2300 	strex	r3, r2, [r1]
 8008f02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008f06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d1da      	bne.n	8008ec4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	3308      	adds	r3, #8
 8008f14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f18:	e853 3f00 	ldrex	r3, [r3]
 8008f1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008f1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008f20:	f023 0301 	bic.w	r3, r3, #1
 8008f24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	3308      	adds	r3, #8
 8008f2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f3e:	e841 2300 	strex	r3, r2, [r1]
 8008f42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d1e1      	bne.n	8008f0e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	3308      	adds	r3, #8
 8008f50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f54:	e853 3f00 	ldrex	r3, [r3]
 8008f58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	3308      	adds	r3, #8
 8008f6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f76:	e841 2300 	strex	r3, r2, [r1]
 8008f7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1e3      	bne.n	8008f4a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2220      	movs	r2, #32
 8008f86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f98:	e853 3f00 	ldrex	r3, [r3]
 8008f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fa0:	f023 0310 	bic.w	r3, r3, #16
 8008fa4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	461a      	mov	r2, r3
 8008fae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fb2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fb4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008fb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008fba:	e841 2300 	strex	r3, r2, [r1]
 8008fbe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008fc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d1e4      	bne.n	8008f90 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f7fa fa01 	bl	80033d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2202      	movs	r2, #2
 8008fd4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	1ad3      	subs	r3, r2, r3
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	4619      	mov	r1, r3
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 f8f2 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008ff0:	e0d3      	b.n	800919a <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008ff8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	f040 80cc 	bne.w	800919a <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009006:	69db      	ldr	r3, [r3, #28]
 8009008:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800900c:	f040 80c5 	bne.w	800919a <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2202      	movs	r2, #2
 8009014:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800901c:	4619      	mov	r1, r3
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 f8d8 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
      return;
 8009024:	e0b9      	b.n	800919a <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009032:	b29b      	uxth	r3, r3
 8009034:	1ad3      	subs	r3, r2, r3
 8009036:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009040:	b29b      	uxth	r3, r3
 8009042:	2b00      	cmp	r3, #0
 8009044:	f000 80ab 	beq.w	800919e <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8009048:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800904c:	2b00      	cmp	r3, #0
 800904e:	f000 80a6 	beq.w	800919e <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800905a:	e853 3f00 	ldrex	r3, [r3]
 800905e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009062:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009066:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	461a      	mov	r2, r3
 8009070:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009074:	647b      	str	r3, [r7, #68]	@ 0x44
 8009076:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009078:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800907a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800907c:	e841 2300 	strex	r3, r2, [r1]
 8009080:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009084:	2b00      	cmp	r3, #0
 8009086:	d1e4      	bne.n	8009052 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	3308      	adds	r3, #8
 800908e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009092:	e853 3f00 	ldrex	r3, [r3]
 8009096:	623b      	str	r3, [r7, #32]
   return(result);
 8009098:	6a3b      	ldr	r3, [r7, #32]
 800909a:	f023 0301 	bic.w	r3, r3, #1
 800909e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	3308      	adds	r3, #8
 80090a8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80090ac:	633a      	str	r2, [r7, #48]	@ 0x30
 80090ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80090b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090b4:	e841 2300 	strex	r3, r2, [r1]
 80090b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d1e3      	bne.n	8009088 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2220      	movs	r2, #32
 80090c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2200      	movs	r2, #0
 80090cc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	e853 3f00 	ldrex	r3, [r3]
 80090e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f023 0310 	bic.w	r3, r3, #16
 80090e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	461a      	mov	r2, r3
 80090f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80090f6:	61fb      	str	r3, [r7, #28]
 80090f8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090fa:	69b9      	ldr	r1, [r7, #24]
 80090fc:	69fa      	ldr	r2, [r7, #28]
 80090fe:	e841 2300 	strex	r3, r2, [r1]
 8009102:	617b      	str	r3, [r7, #20]
   return(result);
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d1e4      	bne.n	80090d4 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2202      	movs	r2, #2
 800910e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009110:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009114:	4619      	mov	r1, r3
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 f85c 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800911c:	e03f      	b.n	800919e <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800911e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009122:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009126:	2b00      	cmp	r3, #0
 8009128:	d00e      	beq.n	8009148 <HAL_UART_IRQHandler+0x5a0>
 800912a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800912e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009132:	2b00      	cmp	r3, #0
 8009134:	d008      	beq.n	8009148 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800913e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 f853 	bl	80091ec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009146:	e02d      	b.n	80091a4 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800914c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009150:	2b00      	cmp	r3, #0
 8009152:	d00e      	beq.n	8009172 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800915c:	2b00      	cmp	r3, #0
 800915e:	d008      	beq.n	8009172 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009164:	2b00      	cmp	r3, #0
 8009166:	d01c      	beq.n	80091a2 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	4798      	blx	r3
    }
    return;
 8009170:	e017      	b.n	80091a2 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800917a:	2b00      	cmp	r3, #0
 800917c:	d012      	beq.n	80091a4 <HAL_UART_IRQHandler+0x5fc>
 800917e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00c      	beq.n	80091a4 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 fd90 	bl	8009cb0 <UART_EndTransmit_IT>
    return;
 8009190:	e008      	b.n	80091a4 <HAL_UART_IRQHandler+0x5fc>
      return;
 8009192:	bf00      	nop
 8009194:	e006      	b.n	80091a4 <HAL_UART_IRQHandler+0x5fc>
    return;
 8009196:	bf00      	nop
 8009198:	e004      	b.n	80091a4 <HAL_UART_IRQHandler+0x5fc>
      return;
 800919a:	bf00      	nop
 800919c:	e002      	b.n	80091a4 <HAL_UART_IRQHandler+0x5fc>
      return;
 800919e:	bf00      	nop
 80091a0:	e000      	b.n	80091a4 <HAL_UART_IRQHandler+0x5fc>
    return;
 80091a2:	bf00      	nop
  }

}
 80091a4:	37e8      	adds	r7, #232	@ 0xe8
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
 80091aa:	bf00      	nop

080091ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80091b4:	bf00      	nop
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr

080091c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b083      	sub	sp, #12
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80091c8:	bf00      	nop
 80091ca:	370c      	adds	r7, #12
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr

080091d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	460b      	mov	r3, r1
 80091de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80091e0:	bf00      	nop
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80091f4:	bf00      	nop
 80091f6:	370c      	adds	r7, #12
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b088      	sub	sp, #32
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009208:	2300      	movs	r3, #0
 800920a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	689a      	ldr	r2, [r3, #8]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	691b      	ldr	r3, [r3, #16]
 8009214:	431a      	orrs	r2, r3
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	695b      	ldr	r3, [r3, #20]
 800921a:	431a      	orrs	r2, r3
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	69db      	ldr	r3, [r3, #28]
 8009220:	4313      	orrs	r3, r2
 8009222:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	4ba6      	ldr	r3, [pc, #664]	@ (80094c4 <UART_SetConfig+0x2c4>)
 800922c:	4013      	ands	r3, r2
 800922e:	687a      	ldr	r2, [r7, #4]
 8009230:	6812      	ldr	r2, [r2, #0]
 8009232:	6979      	ldr	r1, [r7, #20]
 8009234:	430b      	orrs	r3, r1
 8009236:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	68da      	ldr	r2, [r3, #12]
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	430a      	orrs	r2, r1
 800924c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	699b      	ldr	r3, [r3, #24]
 8009252:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6a1b      	ldr	r3, [r3, #32]
 8009258:	697a      	ldr	r2, [r7, #20]
 800925a:	4313      	orrs	r3, r2
 800925c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	697a      	ldr	r2, [r7, #20]
 800926e:	430a      	orrs	r2, r1
 8009270:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a94      	ldr	r2, [pc, #592]	@ (80094c8 <UART_SetConfig+0x2c8>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d120      	bne.n	80092be <UART_SetConfig+0xbe>
 800927c:	4b93      	ldr	r3, [pc, #588]	@ (80094cc <UART_SetConfig+0x2cc>)
 800927e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009282:	f003 0303 	and.w	r3, r3, #3
 8009286:	2b03      	cmp	r3, #3
 8009288:	d816      	bhi.n	80092b8 <UART_SetConfig+0xb8>
 800928a:	a201      	add	r2, pc, #4	@ (adr r2, 8009290 <UART_SetConfig+0x90>)
 800928c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009290:	080092a1 	.word	0x080092a1
 8009294:	080092ad 	.word	0x080092ad
 8009298:	080092a7 	.word	0x080092a7
 800929c:	080092b3 	.word	0x080092b3
 80092a0:	2301      	movs	r3, #1
 80092a2:	77fb      	strb	r3, [r7, #31]
 80092a4:	e150      	b.n	8009548 <UART_SetConfig+0x348>
 80092a6:	2302      	movs	r3, #2
 80092a8:	77fb      	strb	r3, [r7, #31]
 80092aa:	e14d      	b.n	8009548 <UART_SetConfig+0x348>
 80092ac:	2304      	movs	r3, #4
 80092ae:	77fb      	strb	r3, [r7, #31]
 80092b0:	e14a      	b.n	8009548 <UART_SetConfig+0x348>
 80092b2:	2308      	movs	r3, #8
 80092b4:	77fb      	strb	r3, [r7, #31]
 80092b6:	e147      	b.n	8009548 <UART_SetConfig+0x348>
 80092b8:	2310      	movs	r3, #16
 80092ba:	77fb      	strb	r3, [r7, #31]
 80092bc:	e144      	b.n	8009548 <UART_SetConfig+0x348>
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a83      	ldr	r2, [pc, #524]	@ (80094d0 <UART_SetConfig+0x2d0>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d132      	bne.n	800932e <UART_SetConfig+0x12e>
 80092c8:	4b80      	ldr	r3, [pc, #512]	@ (80094cc <UART_SetConfig+0x2cc>)
 80092ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092ce:	f003 030c 	and.w	r3, r3, #12
 80092d2:	2b0c      	cmp	r3, #12
 80092d4:	d828      	bhi.n	8009328 <UART_SetConfig+0x128>
 80092d6:	a201      	add	r2, pc, #4	@ (adr r2, 80092dc <UART_SetConfig+0xdc>)
 80092d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092dc:	08009311 	.word	0x08009311
 80092e0:	08009329 	.word	0x08009329
 80092e4:	08009329 	.word	0x08009329
 80092e8:	08009329 	.word	0x08009329
 80092ec:	0800931d 	.word	0x0800931d
 80092f0:	08009329 	.word	0x08009329
 80092f4:	08009329 	.word	0x08009329
 80092f8:	08009329 	.word	0x08009329
 80092fc:	08009317 	.word	0x08009317
 8009300:	08009329 	.word	0x08009329
 8009304:	08009329 	.word	0x08009329
 8009308:	08009329 	.word	0x08009329
 800930c:	08009323 	.word	0x08009323
 8009310:	2300      	movs	r3, #0
 8009312:	77fb      	strb	r3, [r7, #31]
 8009314:	e118      	b.n	8009548 <UART_SetConfig+0x348>
 8009316:	2302      	movs	r3, #2
 8009318:	77fb      	strb	r3, [r7, #31]
 800931a:	e115      	b.n	8009548 <UART_SetConfig+0x348>
 800931c:	2304      	movs	r3, #4
 800931e:	77fb      	strb	r3, [r7, #31]
 8009320:	e112      	b.n	8009548 <UART_SetConfig+0x348>
 8009322:	2308      	movs	r3, #8
 8009324:	77fb      	strb	r3, [r7, #31]
 8009326:	e10f      	b.n	8009548 <UART_SetConfig+0x348>
 8009328:	2310      	movs	r3, #16
 800932a:	77fb      	strb	r3, [r7, #31]
 800932c:	e10c      	b.n	8009548 <UART_SetConfig+0x348>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a68      	ldr	r2, [pc, #416]	@ (80094d4 <UART_SetConfig+0x2d4>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d120      	bne.n	800937a <UART_SetConfig+0x17a>
 8009338:	4b64      	ldr	r3, [pc, #400]	@ (80094cc <UART_SetConfig+0x2cc>)
 800933a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800933e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009342:	2b30      	cmp	r3, #48	@ 0x30
 8009344:	d013      	beq.n	800936e <UART_SetConfig+0x16e>
 8009346:	2b30      	cmp	r3, #48	@ 0x30
 8009348:	d814      	bhi.n	8009374 <UART_SetConfig+0x174>
 800934a:	2b20      	cmp	r3, #32
 800934c:	d009      	beq.n	8009362 <UART_SetConfig+0x162>
 800934e:	2b20      	cmp	r3, #32
 8009350:	d810      	bhi.n	8009374 <UART_SetConfig+0x174>
 8009352:	2b00      	cmp	r3, #0
 8009354:	d002      	beq.n	800935c <UART_SetConfig+0x15c>
 8009356:	2b10      	cmp	r3, #16
 8009358:	d006      	beq.n	8009368 <UART_SetConfig+0x168>
 800935a:	e00b      	b.n	8009374 <UART_SetConfig+0x174>
 800935c:	2300      	movs	r3, #0
 800935e:	77fb      	strb	r3, [r7, #31]
 8009360:	e0f2      	b.n	8009548 <UART_SetConfig+0x348>
 8009362:	2302      	movs	r3, #2
 8009364:	77fb      	strb	r3, [r7, #31]
 8009366:	e0ef      	b.n	8009548 <UART_SetConfig+0x348>
 8009368:	2304      	movs	r3, #4
 800936a:	77fb      	strb	r3, [r7, #31]
 800936c:	e0ec      	b.n	8009548 <UART_SetConfig+0x348>
 800936e:	2308      	movs	r3, #8
 8009370:	77fb      	strb	r3, [r7, #31]
 8009372:	e0e9      	b.n	8009548 <UART_SetConfig+0x348>
 8009374:	2310      	movs	r3, #16
 8009376:	77fb      	strb	r3, [r7, #31]
 8009378:	e0e6      	b.n	8009548 <UART_SetConfig+0x348>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	4a56      	ldr	r2, [pc, #344]	@ (80094d8 <UART_SetConfig+0x2d8>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d120      	bne.n	80093c6 <UART_SetConfig+0x1c6>
 8009384:	4b51      	ldr	r3, [pc, #324]	@ (80094cc <UART_SetConfig+0x2cc>)
 8009386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800938a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800938e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009390:	d013      	beq.n	80093ba <UART_SetConfig+0x1ba>
 8009392:	2bc0      	cmp	r3, #192	@ 0xc0
 8009394:	d814      	bhi.n	80093c0 <UART_SetConfig+0x1c0>
 8009396:	2b80      	cmp	r3, #128	@ 0x80
 8009398:	d009      	beq.n	80093ae <UART_SetConfig+0x1ae>
 800939a:	2b80      	cmp	r3, #128	@ 0x80
 800939c:	d810      	bhi.n	80093c0 <UART_SetConfig+0x1c0>
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d002      	beq.n	80093a8 <UART_SetConfig+0x1a8>
 80093a2:	2b40      	cmp	r3, #64	@ 0x40
 80093a4:	d006      	beq.n	80093b4 <UART_SetConfig+0x1b4>
 80093a6:	e00b      	b.n	80093c0 <UART_SetConfig+0x1c0>
 80093a8:	2300      	movs	r3, #0
 80093aa:	77fb      	strb	r3, [r7, #31]
 80093ac:	e0cc      	b.n	8009548 <UART_SetConfig+0x348>
 80093ae:	2302      	movs	r3, #2
 80093b0:	77fb      	strb	r3, [r7, #31]
 80093b2:	e0c9      	b.n	8009548 <UART_SetConfig+0x348>
 80093b4:	2304      	movs	r3, #4
 80093b6:	77fb      	strb	r3, [r7, #31]
 80093b8:	e0c6      	b.n	8009548 <UART_SetConfig+0x348>
 80093ba:	2308      	movs	r3, #8
 80093bc:	77fb      	strb	r3, [r7, #31]
 80093be:	e0c3      	b.n	8009548 <UART_SetConfig+0x348>
 80093c0:	2310      	movs	r3, #16
 80093c2:	77fb      	strb	r3, [r7, #31]
 80093c4:	e0c0      	b.n	8009548 <UART_SetConfig+0x348>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a44      	ldr	r2, [pc, #272]	@ (80094dc <UART_SetConfig+0x2dc>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d125      	bne.n	800941c <UART_SetConfig+0x21c>
 80093d0:	4b3e      	ldr	r3, [pc, #248]	@ (80094cc <UART_SetConfig+0x2cc>)
 80093d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80093da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093de:	d017      	beq.n	8009410 <UART_SetConfig+0x210>
 80093e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093e4:	d817      	bhi.n	8009416 <UART_SetConfig+0x216>
 80093e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093ea:	d00b      	beq.n	8009404 <UART_SetConfig+0x204>
 80093ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093f0:	d811      	bhi.n	8009416 <UART_SetConfig+0x216>
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d003      	beq.n	80093fe <UART_SetConfig+0x1fe>
 80093f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093fa:	d006      	beq.n	800940a <UART_SetConfig+0x20a>
 80093fc:	e00b      	b.n	8009416 <UART_SetConfig+0x216>
 80093fe:	2300      	movs	r3, #0
 8009400:	77fb      	strb	r3, [r7, #31]
 8009402:	e0a1      	b.n	8009548 <UART_SetConfig+0x348>
 8009404:	2302      	movs	r3, #2
 8009406:	77fb      	strb	r3, [r7, #31]
 8009408:	e09e      	b.n	8009548 <UART_SetConfig+0x348>
 800940a:	2304      	movs	r3, #4
 800940c:	77fb      	strb	r3, [r7, #31]
 800940e:	e09b      	b.n	8009548 <UART_SetConfig+0x348>
 8009410:	2308      	movs	r3, #8
 8009412:	77fb      	strb	r3, [r7, #31]
 8009414:	e098      	b.n	8009548 <UART_SetConfig+0x348>
 8009416:	2310      	movs	r3, #16
 8009418:	77fb      	strb	r3, [r7, #31]
 800941a:	e095      	b.n	8009548 <UART_SetConfig+0x348>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a2f      	ldr	r2, [pc, #188]	@ (80094e0 <UART_SetConfig+0x2e0>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d125      	bne.n	8009472 <UART_SetConfig+0x272>
 8009426:	4b29      	ldr	r3, [pc, #164]	@ (80094cc <UART_SetConfig+0x2cc>)
 8009428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800942c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009430:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009434:	d017      	beq.n	8009466 <UART_SetConfig+0x266>
 8009436:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800943a:	d817      	bhi.n	800946c <UART_SetConfig+0x26c>
 800943c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009440:	d00b      	beq.n	800945a <UART_SetConfig+0x25a>
 8009442:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009446:	d811      	bhi.n	800946c <UART_SetConfig+0x26c>
 8009448:	2b00      	cmp	r3, #0
 800944a:	d003      	beq.n	8009454 <UART_SetConfig+0x254>
 800944c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009450:	d006      	beq.n	8009460 <UART_SetConfig+0x260>
 8009452:	e00b      	b.n	800946c <UART_SetConfig+0x26c>
 8009454:	2301      	movs	r3, #1
 8009456:	77fb      	strb	r3, [r7, #31]
 8009458:	e076      	b.n	8009548 <UART_SetConfig+0x348>
 800945a:	2302      	movs	r3, #2
 800945c:	77fb      	strb	r3, [r7, #31]
 800945e:	e073      	b.n	8009548 <UART_SetConfig+0x348>
 8009460:	2304      	movs	r3, #4
 8009462:	77fb      	strb	r3, [r7, #31]
 8009464:	e070      	b.n	8009548 <UART_SetConfig+0x348>
 8009466:	2308      	movs	r3, #8
 8009468:	77fb      	strb	r3, [r7, #31]
 800946a:	e06d      	b.n	8009548 <UART_SetConfig+0x348>
 800946c:	2310      	movs	r3, #16
 800946e:	77fb      	strb	r3, [r7, #31]
 8009470:	e06a      	b.n	8009548 <UART_SetConfig+0x348>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a1b      	ldr	r2, [pc, #108]	@ (80094e4 <UART_SetConfig+0x2e4>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d138      	bne.n	80094ee <UART_SetConfig+0x2ee>
 800947c:	4b13      	ldr	r3, [pc, #76]	@ (80094cc <UART_SetConfig+0x2cc>)
 800947e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009482:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009486:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800948a:	d017      	beq.n	80094bc <UART_SetConfig+0x2bc>
 800948c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009490:	d82a      	bhi.n	80094e8 <UART_SetConfig+0x2e8>
 8009492:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009496:	d00b      	beq.n	80094b0 <UART_SetConfig+0x2b0>
 8009498:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800949c:	d824      	bhi.n	80094e8 <UART_SetConfig+0x2e8>
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d003      	beq.n	80094aa <UART_SetConfig+0x2aa>
 80094a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094a6:	d006      	beq.n	80094b6 <UART_SetConfig+0x2b6>
 80094a8:	e01e      	b.n	80094e8 <UART_SetConfig+0x2e8>
 80094aa:	2300      	movs	r3, #0
 80094ac:	77fb      	strb	r3, [r7, #31]
 80094ae:	e04b      	b.n	8009548 <UART_SetConfig+0x348>
 80094b0:	2302      	movs	r3, #2
 80094b2:	77fb      	strb	r3, [r7, #31]
 80094b4:	e048      	b.n	8009548 <UART_SetConfig+0x348>
 80094b6:	2304      	movs	r3, #4
 80094b8:	77fb      	strb	r3, [r7, #31]
 80094ba:	e045      	b.n	8009548 <UART_SetConfig+0x348>
 80094bc:	2308      	movs	r3, #8
 80094be:	77fb      	strb	r3, [r7, #31]
 80094c0:	e042      	b.n	8009548 <UART_SetConfig+0x348>
 80094c2:	bf00      	nop
 80094c4:	efff69f3 	.word	0xefff69f3
 80094c8:	40011000 	.word	0x40011000
 80094cc:	40023800 	.word	0x40023800
 80094d0:	40004400 	.word	0x40004400
 80094d4:	40004800 	.word	0x40004800
 80094d8:	40004c00 	.word	0x40004c00
 80094dc:	40005000 	.word	0x40005000
 80094e0:	40011400 	.word	0x40011400
 80094e4:	40007800 	.word	0x40007800
 80094e8:	2310      	movs	r3, #16
 80094ea:	77fb      	strb	r3, [r7, #31]
 80094ec:	e02c      	b.n	8009548 <UART_SetConfig+0x348>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a72      	ldr	r2, [pc, #456]	@ (80096bc <UART_SetConfig+0x4bc>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d125      	bne.n	8009544 <UART_SetConfig+0x344>
 80094f8:	4b71      	ldr	r3, [pc, #452]	@ (80096c0 <UART_SetConfig+0x4c0>)
 80094fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094fe:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009502:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009506:	d017      	beq.n	8009538 <UART_SetConfig+0x338>
 8009508:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800950c:	d817      	bhi.n	800953e <UART_SetConfig+0x33e>
 800950e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009512:	d00b      	beq.n	800952c <UART_SetConfig+0x32c>
 8009514:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009518:	d811      	bhi.n	800953e <UART_SetConfig+0x33e>
 800951a:	2b00      	cmp	r3, #0
 800951c:	d003      	beq.n	8009526 <UART_SetConfig+0x326>
 800951e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009522:	d006      	beq.n	8009532 <UART_SetConfig+0x332>
 8009524:	e00b      	b.n	800953e <UART_SetConfig+0x33e>
 8009526:	2300      	movs	r3, #0
 8009528:	77fb      	strb	r3, [r7, #31]
 800952a:	e00d      	b.n	8009548 <UART_SetConfig+0x348>
 800952c:	2302      	movs	r3, #2
 800952e:	77fb      	strb	r3, [r7, #31]
 8009530:	e00a      	b.n	8009548 <UART_SetConfig+0x348>
 8009532:	2304      	movs	r3, #4
 8009534:	77fb      	strb	r3, [r7, #31]
 8009536:	e007      	b.n	8009548 <UART_SetConfig+0x348>
 8009538:	2308      	movs	r3, #8
 800953a:	77fb      	strb	r3, [r7, #31]
 800953c:	e004      	b.n	8009548 <UART_SetConfig+0x348>
 800953e:	2310      	movs	r3, #16
 8009540:	77fb      	strb	r3, [r7, #31]
 8009542:	e001      	b.n	8009548 <UART_SetConfig+0x348>
 8009544:	2310      	movs	r3, #16
 8009546:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	69db      	ldr	r3, [r3, #28]
 800954c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009550:	d15b      	bne.n	800960a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009552:	7ffb      	ldrb	r3, [r7, #31]
 8009554:	2b08      	cmp	r3, #8
 8009556:	d828      	bhi.n	80095aa <UART_SetConfig+0x3aa>
 8009558:	a201      	add	r2, pc, #4	@ (adr r2, 8009560 <UART_SetConfig+0x360>)
 800955a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800955e:	bf00      	nop
 8009560:	08009585 	.word	0x08009585
 8009564:	0800958d 	.word	0x0800958d
 8009568:	08009595 	.word	0x08009595
 800956c:	080095ab 	.word	0x080095ab
 8009570:	0800959b 	.word	0x0800959b
 8009574:	080095ab 	.word	0x080095ab
 8009578:	080095ab 	.word	0x080095ab
 800957c:	080095ab 	.word	0x080095ab
 8009580:	080095a3 	.word	0x080095a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009584:	f7fc fd92 	bl	80060ac <HAL_RCC_GetPCLK1Freq>
 8009588:	61b8      	str	r0, [r7, #24]
        break;
 800958a:	e013      	b.n	80095b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800958c:	f7fc fda2 	bl	80060d4 <HAL_RCC_GetPCLK2Freq>
 8009590:	61b8      	str	r0, [r7, #24]
        break;
 8009592:	e00f      	b.n	80095b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009594:	4b4b      	ldr	r3, [pc, #300]	@ (80096c4 <UART_SetConfig+0x4c4>)
 8009596:	61bb      	str	r3, [r7, #24]
        break;
 8009598:	e00c      	b.n	80095b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800959a:	f7fc fc75 	bl	8005e88 <HAL_RCC_GetSysClockFreq>
 800959e:	61b8      	str	r0, [r7, #24]
        break;
 80095a0:	e008      	b.n	80095b4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095a6:	61bb      	str	r3, [r7, #24]
        break;
 80095a8:	e004      	b.n	80095b4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80095aa:	2300      	movs	r3, #0
 80095ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80095ae:	2301      	movs	r3, #1
 80095b0:	77bb      	strb	r3, [r7, #30]
        break;
 80095b2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d074      	beq.n	80096a4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80095ba:	69bb      	ldr	r3, [r7, #24]
 80095bc:	005a      	lsls	r2, r3, #1
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	085b      	lsrs	r3, r3, #1
 80095c4:	441a      	add	r2, r3
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	685b      	ldr	r3, [r3, #4]
 80095ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80095ce:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	2b0f      	cmp	r3, #15
 80095d4:	d916      	bls.n	8009604 <UART_SetConfig+0x404>
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095dc:	d212      	bcs.n	8009604 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	b29b      	uxth	r3, r3
 80095e2:	f023 030f 	bic.w	r3, r3, #15
 80095e6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	085b      	lsrs	r3, r3, #1
 80095ec:	b29b      	uxth	r3, r3
 80095ee:	f003 0307 	and.w	r3, r3, #7
 80095f2:	b29a      	uxth	r2, r3
 80095f4:	89fb      	ldrh	r3, [r7, #14]
 80095f6:	4313      	orrs	r3, r2
 80095f8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	89fa      	ldrh	r2, [r7, #14]
 8009600:	60da      	str	r2, [r3, #12]
 8009602:	e04f      	b.n	80096a4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009604:	2301      	movs	r3, #1
 8009606:	77bb      	strb	r3, [r7, #30]
 8009608:	e04c      	b.n	80096a4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800960a:	7ffb      	ldrb	r3, [r7, #31]
 800960c:	2b08      	cmp	r3, #8
 800960e:	d828      	bhi.n	8009662 <UART_SetConfig+0x462>
 8009610:	a201      	add	r2, pc, #4	@ (adr r2, 8009618 <UART_SetConfig+0x418>)
 8009612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009616:	bf00      	nop
 8009618:	0800963d 	.word	0x0800963d
 800961c:	08009645 	.word	0x08009645
 8009620:	0800964d 	.word	0x0800964d
 8009624:	08009663 	.word	0x08009663
 8009628:	08009653 	.word	0x08009653
 800962c:	08009663 	.word	0x08009663
 8009630:	08009663 	.word	0x08009663
 8009634:	08009663 	.word	0x08009663
 8009638:	0800965b 	.word	0x0800965b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800963c:	f7fc fd36 	bl	80060ac <HAL_RCC_GetPCLK1Freq>
 8009640:	61b8      	str	r0, [r7, #24]
        break;
 8009642:	e013      	b.n	800966c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009644:	f7fc fd46 	bl	80060d4 <HAL_RCC_GetPCLK2Freq>
 8009648:	61b8      	str	r0, [r7, #24]
        break;
 800964a:	e00f      	b.n	800966c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800964c:	4b1d      	ldr	r3, [pc, #116]	@ (80096c4 <UART_SetConfig+0x4c4>)
 800964e:	61bb      	str	r3, [r7, #24]
        break;
 8009650:	e00c      	b.n	800966c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009652:	f7fc fc19 	bl	8005e88 <HAL_RCC_GetSysClockFreq>
 8009656:	61b8      	str	r0, [r7, #24]
        break;
 8009658:	e008      	b.n	800966c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800965a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800965e:	61bb      	str	r3, [r7, #24]
        break;
 8009660:	e004      	b.n	800966c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009662:	2300      	movs	r3, #0
 8009664:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009666:	2301      	movs	r3, #1
 8009668:	77bb      	strb	r3, [r7, #30]
        break;
 800966a:	bf00      	nop
    }

    if (pclk != 0U)
 800966c:	69bb      	ldr	r3, [r7, #24]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d018      	beq.n	80096a4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	085a      	lsrs	r2, r3, #1
 8009678:	69bb      	ldr	r3, [r7, #24]
 800967a:	441a      	add	r2, r3
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	fbb2 f3f3 	udiv	r3, r2, r3
 8009684:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	2b0f      	cmp	r3, #15
 800968a:	d909      	bls.n	80096a0 <UART_SetConfig+0x4a0>
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009692:	d205      	bcs.n	80096a0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	b29a      	uxth	r2, r3
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	60da      	str	r2, [r3, #12]
 800969e:	e001      	b.n	80096a4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80096a0:	2301      	movs	r3, #1
 80096a2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80096b0:	7fbb      	ldrb	r3, [r7, #30]
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3720      	adds	r7, #32
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	40007c00 	.word	0x40007c00
 80096c0:	40023800 	.word	0x40023800
 80096c4:	00f42400 	.word	0x00f42400

080096c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b083      	sub	sp, #12
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096d4:	f003 0308 	and.w	r3, r3, #8
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d00a      	beq.n	80096f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	685b      	ldr	r3, [r3, #4]
 80096e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	430a      	orrs	r2, r1
 80096f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096f6:	f003 0301 	and.w	r3, r3, #1
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d00a      	beq.n	8009714 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	430a      	orrs	r2, r1
 8009712:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009718:	f003 0302 	and.w	r3, r3, #2
 800971c:	2b00      	cmp	r3, #0
 800971e:	d00a      	beq.n	8009736 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	685b      	ldr	r3, [r3, #4]
 8009726:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	430a      	orrs	r2, r1
 8009734:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800973a:	f003 0304 	and.w	r3, r3, #4
 800973e:	2b00      	cmp	r3, #0
 8009740:	d00a      	beq.n	8009758 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	430a      	orrs	r2, r1
 8009756:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800975c:	f003 0310 	and.w	r3, r3, #16
 8009760:	2b00      	cmp	r3, #0
 8009762:	d00a      	beq.n	800977a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	430a      	orrs	r2, r1
 8009778:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800977e:	f003 0320 	and.w	r3, r3, #32
 8009782:	2b00      	cmp	r3, #0
 8009784:	d00a      	beq.n	800979c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	430a      	orrs	r2, r1
 800979a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d01a      	beq.n	80097de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	430a      	orrs	r2, r1
 80097bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097c6:	d10a      	bne.n	80097de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	685b      	ldr	r3, [r3, #4]
 80097ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	430a      	orrs	r2, r1
 80097dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d00a      	beq.n	8009800 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	430a      	orrs	r2, r1
 80097fe:	605a      	str	r2, [r3, #4]
  }
}
 8009800:	bf00      	nop
 8009802:	370c      	adds	r7, #12
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr

0800980c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b098      	sub	sp, #96	@ 0x60
 8009810:	af02      	add	r7, sp, #8
 8009812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800981c:	f7f9 fc98 	bl	8003150 <HAL_GetTick>
 8009820:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f003 0308 	and.w	r3, r3, #8
 800982c:	2b08      	cmp	r3, #8
 800982e:	d12e      	bne.n	800988e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009830:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009834:	9300      	str	r3, [sp, #0]
 8009836:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009838:	2200      	movs	r2, #0
 800983a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 f88c 	bl	800995c <UART_WaitOnFlagUntilTimeout>
 8009844:	4603      	mov	r3, r0
 8009846:	2b00      	cmp	r3, #0
 8009848:	d021      	beq.n	800988e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009852:	e853 3f00 	ldrex	r3, [r3]
 8009856:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800985a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800985e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	461a      	mov	r2, r3
 8009866:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009868:	647b      	str	r3, [r7, #68]	@ 0x44
 800986a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800986c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800986e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009870:	e841 2300 	strex	r3, r2, [r1]
 8009874:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009878:	2b00      	cmp	r3, #0
 800987a:	d1e6      	bne.n	800984a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2220      	movs	r2, #32
 8009880:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2200      	movs	r2, #0
 8009886:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800988a:	2303      	movs	r3, #3
 800988c:	e062      	b.n	8009954 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f003 0304 	and.w	r3, r3, #4
 8009898:	2b04      	cmp	r3, #4
 800989a:	d149      	bne.n	8009930 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800989c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098a0:	9300      	str	r3, [sp, #0]
 80098a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098a4:	2200      	movs	r2, #0
 80098a6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f000 f856 	bl	800995c <UART_WaitOnFlagUntilTimeout>
 80098b0:	4603      	mov	r3, r0
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d03c      	beq.n	8009930 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098be:	e853 3f00 	ldrex	r3, [r3]
 80098c2:	623b      	str	r3, [r7, #32]
   return(result);
 80098c4:	6a3b      	ldr	r3, [r7, #32]
 80098c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	461a      	mov	r2, r3
 80098d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80098d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098dc:	e841 2300 	strex	r3, r2, [r1]
 80098e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d1e6      	bne.n	80098b6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	3308      	adds	r3, #8
 80098ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	e853 3f00 	ldrex	r3, [r3]
 80098f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f023 0301 	bic.w	r3, r3, #1
 80098fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	3308      	adds	r3, #8
 8009906:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009908:	61fa      	str	r2, [r7, #28]
 800990a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990c:	69b9      	ldr	r1, [r7, #24]
 800990e:	69fa      	ldr	r2, [r7, #28]
 8009910:	e841 2300 	strex	r3, r2, [r1]
 8009914:	617b      	str	r3, [r7, #20]
   return(result);
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d1e5      	bne.n	80098e8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2220      	movs	r2, #32
 8009920:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2200      	movs	r2, #0
 8009928:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800992c:	2303      	movs	r3, #3
 800992e:	e011      	b.n	8009954 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2220      	movs	r2, #32
 8009934:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2220      	movs	r2, #32
 800993a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2200      	movs	r2, #0
 8009948:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009952:	2300      	movs	r3, #0
}
 8009954:	4618      	mov	r0, r3
 8009956:	3758      	adds	r7, #88	@ 0x58
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}

0800995c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b084      	sub	sp, #16
 8009960:	af00      	add	r7, sp, #0
 8009962:	60f8      	str	r0, [r7, #12]
 8009964:	60b9      	str	r1, [r7, #8]
 8009966:	603b      	str	r3, [r7, #0]
 8009968:	4613      	mov	r3, r2
 800996a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800996c:	e04f      	b.n	8009a0e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009974:	d04b      	beq.n	8009a0e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009976:	f7f9 fbeb 	bl	8003150 <HAL_GetTick>
 800997a:	4602      	mov	r2, r0
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	1ad3      	subs	r3, r2, r3
 8009980:	69ba      	ldr	r2, [r7, #24]
 8009982:	429a      	cmp	r2, r3
 8009984:	d302      	bcc.n	800998c <UART_WaitOnFlagUntilTimeout+0x30>
 8009986:	69bb      	ldr	r3, [r7, #24]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d101      	bne.n	8009990 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800998c:	2303      	movs	r3, #3
 800998e:	e04e      	b.n	8009a2e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f003 0304 	and.w	r3, r3, #4
 800999a:	2b00      	cmp	r3, #0
 800999c:	d037      	beq.n	8009a0e <UART_WaitOnFlagUntilTimeout+0xb2>
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	2b80      	cmp	r3, #128	@ 0x80
 80099a2:	d034      	beq.n	8009a0e <UART_WaitOnFlagUntilTimeout+0xb2>
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	2b40      	cmp	r3, #64	@ 0x40
 80099a8:	d031      	beq.n	8009a0e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	69db      	ldr	r3, [r3, #28]
 80099b0:	f003 0308 	and.w	r3, r3, #8
 80099b4:	2b08      	cmp	r3, #8
 80099b6:	d110      	bne.n	80099da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	2208      	movs	r2, #8
 80099be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099c0:	68f8      	ldr	r0, [r7, #12]
 80099c2:	f000 f8ff 	bl	8009bc4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2208      	movs	r2, #8
 80099ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	2200      	movs	r2, #0
 80099d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80099d6:	2301      	movs	r3, #1
 80099d8:	e029      	b.n	8009a2e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	69db      	ldr	r3, [r3, #28]
 80099e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099e8:	d111      	bne.n	8009a0e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099f4:	68f8      	ldr	r0, [r7, #12]
 80099f6:	f000 f8e5 	bl	8009bc4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2220      	movs	r2, #32
 80099fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	e00f      	b.n	8009a2e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	69da      	ldr	r2, [r3, #28]
 8009a14:	68bb      	ldr	r3, [r7, #8]
 8009a16:	4013      	ands	r3, r2
 8009a18:	68ba      	ldr	r2, [r7, #8]
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	bf0c      	ite	eq
 8009a1e:	2301      	moveq	r3, #1
 8009a20:	2300      	movne	r3, #0
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	461a      	mov	r2, r3
 8009a26:	79fb      	ldrb	r3, [r7, #7]
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d0a0      	beq.n	800996e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a2c:	2300      	movs	r3, #0
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}
	...

08009a38 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b097      	sub	sp, #92	@ 0x5c
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	60f8      	str	r0, [r7, #12]
 8009a40:	60b9      	str	r1, [r7, #8]
 8009a42:	4613      	mov	r3, r2
 8009a44:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	68ba      	ldr	r2, [r7, #8]
 8009a4a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	88fa      	ldrh	r2, [r7, #6]
 8009a50:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	88fa      	ldrh	r2, [r7, #6]
 8009a58:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	689b      	ldr	r3, [r3, #8]
 8009a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a6a:	d10e      	bne.n	8009a8a <UART_Start_Receive_IT+0x52>
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d105      	bne.n	8009a80 <UART_Start_Receive_IT+0x48>
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009a7a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a7e:	e02d      	b.n	8009adc <UART_Start_Receive_IT+0xa4>
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	22ff      	movs	r2, #255	@ 0xff
 8009a84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a88:	e028      	b.n	8009adc <UART_Start_Receive_IT+0xa4>
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	689b      	ldr	r3, [r3, #8]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10d      	bne.n	8009aae <UART_Start_Receive_IT+0x76>
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	691b      	ldr	r3, [r3, #16]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d104      	bne.n	8009aa4 <UART_Start_Receive_IT+0x6c>
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	22ff      	movs	r2, #255	@ 0xff
 8009a9e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009aa2:	e01b      	b.n	8009adc <UART_Start_Receive_IT+0xa4>
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	227f      	movs	r2, #127	@ 0x7f
 8009aa8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009aac:	e016      	b.n	8009adc <UART_Start_Receive_IT+0xa4>
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ab6:	d10d      	bne.n	8009ad4 <UART_Start_Receive_IT+0x9c>
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	691b      	ldr	r3, [r3, #16]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d104      	bne.n	8009aca <UART_Start_Receive_IT+0x92>
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	227f      	movs	r2, #127	@ 0x7f
 8009ac4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009ac8:	e008      	b.n	8009adc <UART_Start_Receive_IT+0xa4>
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	223f      	movs	r2, #63	@ 0x3f
 8009ace:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009ad2:	e003      	b.n	8009adc <UART_Start_Receive_IT+0xa4>
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2222      	movs	r2, #34	@ 0x22
 8009ae8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	3308      	adds	r3, #8
 8009af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009af6:	e853 3f00 	ldrex	r3, [r3]
 8009afa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009afe:	f043 0301 	orr.w	r3, r3, #1
 8009b02:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	3308      	adds	r3, #8
 8009b0a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009b0c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009b0e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b10:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b14:	e841 2300 	strex	r3, r2, [r1]
 8009b18:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009b1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d1e5      	bne.n	8009aec <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	689b      	ldr	r3, [r3, #8]
 8009b24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b28:	d107      	bne.n	8009b3a <UART_Start_Receive_IT+0x102>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	691b      	ldr	r3, [r3, #16]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d103      	bne.n	8009b3a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	4a21      	ldr	r2, [pc, #132]	@ (8009bbc <UART_Start_Receive_IT+0x184>)
 8009b36:	669a      	str	r2, [r3, #104]	@ 0x68
 8009b38:	e002      	b.n	8009b40 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	4a20      	ldr	r2, [pc, #128]	@ (8009bc0 <UART_Start_Receive_IT+0x188>)
 8009b3e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	691b      	ldr	r3, [r3, #16]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d019      	beq.n	8009b7c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b50:	e853 3f00 	ldrex	r3, [r3]
 8009b54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b58:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009b5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	461a      	mov	r2, r3
 8009b64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b66:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b68:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b6a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b6c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b6e:	e841 2300 	strex	r3, r2, [r1]
 8009b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d1e6      	bne.n	8009b48 <UART_Start_Receive_IT+0x110>
 8009b7a:	e018      	b.n	8009bae <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b82:	697b      	ldr	r3, [r7, #20]
 8009b84:	e853 3f00 	ldrex	r3, [r3]
 8009b88:	613b      	str	r3, [r7, #16]
   return(result);
 8009b8a:	693b      	ldr	r3, [r7, #16]
 8009b8c:	f043 0320 	orr.w	r3, r3, #32
 8009b90:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	461a      	mov	r2, r3
 8009b98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b9a:	623b      	str	r3, [r7, #32]
 8009b9c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b9e:	69f9      	ldr	r1, [r7, #28]
 8009ba0:	6a3a      	ldr	r2, [r7, #32]
 8009ba2:	e841 2300 	strex	r3, r2, [r1]
 8009ba6:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1e6      	bne.n	8009b7c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8009bae:	2300      	movs	r3, #0
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	375c      	adds	r7, #92	@ 0x5c
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr
 8009bbc:	08009ead 	.word	0x08009ead
 8009bc0:	08009d05 	.word	0x08009d05

08009bc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b095      	sub	sp, #84	@ 0x54
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bd4:	e853 3f00 	ldrex	r3, [r3]
 8009bd8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	461a      	mov	r2, r3
 8009be8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bea:	643b      	str	r3, [r7, #64]	@ 0x40
 8009bec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009bf0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009bf2:	e841 2300 	strex	r3, r2, [r1]
 8009bf6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d1e6      	bne.n	8009bcc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	3308      	adds	r3, #8
 8009c04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c06:	6a3b      	ldr	r3, [r7, #32]
 8009c08:	e853 3f00 	ldrex	r3, [r3]
 8009c0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c0e:	69fb      	ldr	r3, [r7, #28]
 8009c10:	f023 0301 	bic.w	r3, r3, #1
 8009c14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	3308      	adds	r3, #8
 8009c1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c20:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c22:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c26:	e841 2300 	strex	r3, r2, [r1]
 8009c2a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d1e5      	bne.n	8009bfe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c36:	2b01      	cmp	r3, #1
 8009c38:	d118      	bne.n	8009c6c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	e853 3f00 	ldrex	r3, [r3]
 8009c46:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	f023 0310 	bic.w	r3, r3, #16
 8009c4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	461a      	mov	r2, r3
 8009c56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c58:	61bb      	str	r3, [r7, #24]
 8009c5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5c:	6979      	ldr	r1, [r7, #20]
 8009c5e:	69ba      	ldr	r2, [r7, #24]
 8009c60:	e841 2300 	strex	r3, r2, [r1]
 8009c64:	613b      	str	r3, [r7, #16]
   return(result);
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d1e6      	bne.n	8009c3a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2220      	movs	r2, #32
 8009c70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2200      	movs	r2, #0
 8009c78:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009c80:	bf00      	nop
 8009c82:	3754      	adds	r7, #84	@ 0x54
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr

08009c8c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c98:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f7ff fa8c 	bl	80091c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ca8:	bf00      	nop
 8009caa:	3710      	adds	r7, #16
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}

08009cb0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b088      	sub	sp, #32
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	e853 3f00 	ldrex	r3, [r3]
 8009cc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ccc:	61fb      	str	r3, [r7, #28]
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	461a      	mov	r2, r3
 8009cd4:	69fb      	ldr	r3, [r7, #28]
 8009cd6:	61bb      	str	r3, [r7, #24]
 8009cd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cda:	6979      	ldr	r1, [r7, #20]
 8009cdc:	69ba      	ldr	r2, [r7, #24]
 8009cde:	e841 2300 	strex	r3, r2, [r1]
 8009ce2:	613b      	str	r3, [r7, #16]
   return(result);
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d1e6      	bne.n	8009cb8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2220      	movs	r2, #32
 8009cee:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f7ff fa58 	bl	80091ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cfc:	bf00      	nop
 8009cfe:	3720      	adds	r7, #32
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b09c      	sub	sp, #112	@ 0x70
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d12:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d1c:	2b22      	cmp	r3, #34	@ 0x22
 8009d1e:	f040 80b9 	bne.w	8009e94 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d28:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009d2c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009d30:	b2d9      	uxtb	r1, r3
 8009d32:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009d36:	b2da      	uxtb	r2, r3
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d3c:	400a      	ands	r2, r1
 8009d3e:	b2d2      	uxtb	r2, r2
 8009d40:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d46:	1c5a      	adds	r2, r3, #1
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	3b01      	subs	r3, #1
 8009d56:	b29a      	uxth	r2, r3
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009d64:	b29b      	uxth	r3, r3
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	f040 809c 	bne.w	8009ea4 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d74:	e853 3f00 	ldrex	r3, [r3]
 8009d78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	461a      	mov	r2, r3
 8009d88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d8c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d92:	e841 2300 	strex	r3, r2, [r1]
 8009d96:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d1e6      	bne.n	8009d6c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	3308      	adds	r3, #8
 8009da4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009da8:	e853 3f00 	ldrex	r3, [r3]
 8009dac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009db0:	f023 0301 	bic.w	r3, r3, #1
 8009db4:	667b      	str	r3, [r7, #100]	@ 0x64
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	3308      	adds	r3, #8
 8009dbc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009dbe:	647a      	str	r2, [r7, #68]	@ 0x44
 8009dc0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009dc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009dc6:	e841 2300 	strex	r3, r2, [r1]
 8009dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009dcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d1e5      	bne.n	8009d9e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2220      	movs	r2, #32
 8009dd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2200      	movs	r2, #0
 8009de4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d018      	beq.n	8009e26 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfc:	e853 3f00 	ldrex	r3, [r3]
 8009e00:	623b      	str	r3, [r7, #32]
   return(result);
 8009e02:	6a3b      	ldr	r3, [r7, #32]
 8009e04:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009e08:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	461a      	mov	r2, r3
 8009e10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e12:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e1a:	e841 2300 	strex	r3, r2, [r1]
 8009e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d1e6      	bne.n	8009df4 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d12e      	bne.n	8009e8c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	e853 3f00 	ldrex	r3, [r3]
 8009e40:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f023 0310 	bic.w	r3, r3, #16
 8009e48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	461a      	mov	r2, r3
 8009e50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e52:	61fb      	str	r3, [r7, #28]
 8009e54:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e56:	69b9      	ldr	r1, [r7, #24]
 8009e58:	69fa      	ldr	r2, [r7, #28]
 8009e5a:	e841 2300 	strex	r3, r2, [r1]
 8009e5e:	617b      	str	r3, [r7, #20]
   return(result);
 8009e60:	697b      	ldr	r3, [r7, #20]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d1e6      	bne.n	8009e34 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	69db      	ldr	r3, [r3, #28]
 8009e6c:	f003 0310 	and.w	r3, r3, #16
 8009e70:	2b10      	cmp	r3, #16
 8009e72:	d103      	bne.n	8009e7c <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2210      	movs	r2, #16
 8009e7a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009e82:	4619      	mov	r1, r3
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f7ff f9a5 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e8a:	e00b      	b.n	8009ea4 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f7f6 fe11 	bl	8000ab4 <HAL_UART_RxCpltCallback>
}
 8009e92:	e007      	b.n	8009ea4 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	699a      	ldr	r2, [r3, #24]
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f042 0208 	orr.w	r2, r2, #8
 8009ea2:	619a      	str	r2, [r3, #24]
}
 8009ea4:	bf00      	nop
 8009ea6:	3770      	adds	r7, #112	@ 0x70
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b09c      	sub	sp, #112	@ 0x70
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009eba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ec4:	2b22      	cmp	r3, #34	@ 0x22
 8009ec6:	f040 80b9 	bne.w	800a03c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ed0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ed8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009eda:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009ede:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009ee2:	4013      	ands	r3, r2
 8009ee4:	b29a      	uxth	r2, r3
 8009ee6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ee8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eee:	1c9a      	adds	r2, r3, #2
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	3b01      	subs	r3, #1
 8009efe:	b29a      	uxth	r2, r3
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009f0c:	b29b      	uxth	r3, r3
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	f040 809c 	bne.w	800a04c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f1c:	e853 3f00 	ldrex	r3, [r3]
 8009f20:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009f22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f28:	667b      	str	r3, [r7, #100]	@ 0x64
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	461a      	mov	r2, r3
 8009f30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f32:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f34:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f36:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009f38:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009f3a:	e841 2300 	strex	r3, r2, [r1]
 8009f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009f40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d1e6      	bne.n	8009f14 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	3308      	adds	r3, #8
 8009f4c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f50:	e853 3f00 	ldrex	r3, [r3]
 8009f54:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f58:	f023 0301 	bic.w	r3, r3, #1
 8009f5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	3308      	adds	r3, #8
 8009f64:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009f66:	643a      	str	r2, [r7, #64]	@ 0x40
 8009f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f6a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009f6c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009f6e:	e841 2300 	strex	r3, r2, [r1]
 8009f72:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d1e5      	bne.n	8009f46 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2220      	movs	r2, #32
 8009f7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2200      	movs	r2, #0
 8009f86:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d018      	beq.n	8009fce <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa2:	6a3b      	ldr	r3, [r7, #32]
 8009fa4:	e853 3f00 	ldrex	r3, [r3]
 8009fa8:	61fb      	str	r3, [r7, #28]
   return(result);
 8009faa:	69fb      	ldr	r3, [r7, #28]
 8009fac:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009fb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fbc:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fc2:	e841 2300 	strex	r3, r2, [r1]
 8009fc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d1e6      	bne.n	8009f9c <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d12e      	bne.n	800a034 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2200      	movs	r2, #0
 8009fda:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	e853 3f00 	ldrex	r3, [r3]
 8009fe8:	60bb      	str	r3, [r7, #8]
   return(result);
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	f023 0310 	bic.w	r3, r3, #16
 8009ff0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ffa:	61bb      	str	r3, [r7, #24]
 8009ffc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ffe:	6979      	ldr	r1, [r7, #20]
 800a000:	69ba      	ldr	r2, [r7, #24]
 800a002:	e841 2300 	strex	r3, r2, [r1]
 800a006:	613b      	str	r3, [r7, #16]
   return(result);
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d1e6      	bne.n	8009fdc <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	69db      	ldr	r3, [r3, #28]
 800a014:	f003 0310 	and.w	r3, r3, #16
 800a018:	2b10      	cmp	r3, #16
 800a01a:	d103      	bne.n	800a024 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2210      	movs	r2, #16
 800a022:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a02a:	4619      	mov	r1, r3
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f7ff f8d1 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a032:	e00b      	b.n	800a04c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f7f6 fd3d 	bl	8000ab4 <HAL_UART_RxCpltCallback>
}
 800a03a:	e007      	b.n	800a04c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	699a      	ldr	r2, [r3, #24]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f042 0208 	orr.w	r2, r2, #8
 800a04a:	619a      	str	r2, [r3, #24]
}
 800a04c:	bf00      	nop
 800a04e:	3770      	adds	r7, #112	@ 0x70
 800a050:	46bd      	mov	sp, r7
 800a052:	bd80      	pop	{r7, pc}

0800a054 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a054:	b084      	sub	sp, #16
 800a056:	b580      	push	{r7, lr}
 800a058:	b084      	sub	sp, #16
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	6078      	str	r0, [r7, #4]
 800a05e:	f107 001c 	add.w	r0, r7, #28
 800a062:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a066:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d121      	bne.n	800a0b2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a072:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	68da      	ldr	r2, [r3, #12]
 800a07e:	4b21      	ldr	r3, [pc, #132]	@ (800a104 <USB_CoreInit+0xb0>)
 800a080:	4013      	ands	r3, r2
 800a082:	687a      	ldr	r2, [r7, #4]
 800a084:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	68db      	ldr	r3, [r3, #12]
 800a08a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a092:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a096:	2b01      	cmp	r3, #1
 800a098:	d105      	bne.n	800a0a6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	68db      	ldr	r3, [r3, #12]
 800a09e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	f000 fa92 	bl	800a5d0 <USB_CoreReset>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	73fb      	strb	r3, [r7, #15]
 800a0b0:	e010      	b.n	800a0d4 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	68db      	ldr	r3, [r3, #12]
 800a0b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a0be:	6878      	ldr	r0, [r7, #4]
 800a0c0:	f000 fa86 	bl	800a5d0 <USB_CoreReset>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0cc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800a0d4:	7fbb      	ldrb	r3, [r7, #30]
 800a0d6:	2b01      	cmp	r3, #1
 800a0d8:	d10b      	bne.n	800a0f2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	689b      	ldr	r3, [r3, #8]
 800a0de:	f043 0206 	orr.w	r2, r3, #6
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	689b      	ldr	r3, [r3, #8]
 800a0ea:	f043 0220 	orr.w	r2, r3, #32
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a0f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3710      	adds	r7, #16
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a0fe:	b004      	add	sp, #16
 800a100:	4770      	bx	lr
 800a102:	bf00      	nop
 800a104:	ffbdffbf 	.word	0xffbdffbf

0800a108 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a108:	b480      	push	{r7}
 800a10a:	b083      	sub	sp, #12
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	f023 0201 	bic.w	r2, r3, #1
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a11c:	2300      	movs	r3, #0
}
 800a11e:	4618      	mov	r0, r3
 800a120:	370c      	adds	r7, #12
 800a122:	46bd      	mov	sp, r7
 800a124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a128:	4770      	bx	lr

0800a12a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a12a:	b580      	push	{r7, lr}
 800a12c:	b084      	sub	sp, #16
 800a12e:	af00      	add	r7, sp, #0
 800a130:	6078      	str	r0, [r7, #4]
 800a132:	460b      	mov	r3, r1
 800a134:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a136:	2300      	movs	r3, #0
 800a138:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	68db      	ldr	r3, [r3, #12]
 800a13e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a146:	78fb      	ldrb	r3, [r7, #3]
 800a148:	2b01      	cmp	r3, #1
 800a14a:	d115      	bne.n	800a178 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	68db      	ldr	r3, [r3, #12]
 800a150:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a158:	200a      	movs	r0, #10
 800a15a:	f7f9 f805 	bl	8003168 <HAL_Delay>
      ms += 10U;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	330a      	adds	r3, #10
 800a162:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 fa25 	bl	800a5b4 <USB_GetMode>
 800a16a:	4603      	mov	r3, r0
 800a16c:	2b01      	cmp	r3, #1
 800a16e:	d01e      	beq.n	800a1ae <USB_SetCurrentMode+0x84>
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	2bc7      	cmp	r3, #199	@ 0xc7
 800a174:	d9f0      	bls.n	800a158 <USB_SetCurrentMode+0x2e>
 800a176:	e01a      	b.n	800a1ae <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a178:	78fb      	ldrb	r3, [r7, #3]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d115      	bne.n	800a1aa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	68db      	ldr	r3, [r3, #12]
 800a182:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a18a:	200a      	movs	r0, #10
 800a18c:	f7f8 ffec 	bl	8003168 <HAL_Delay>
      ms += 10U;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	330a      	adds	r3, #10
 800a194:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 fa0c 	bl	800a5b4 <USB_GetMode>
 800a19c:	4603      	mov	r3, r0
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d005      	beq.n	800a1ae <USB_SetCurrentMode+0x84>
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2bc7      	cmp	r3, #199	@ 0xc7
 800a1a6:	d9f0      	bls.n	800a18a <USB_SetCurrentMode+0x60>
 800a1a8:	e001      	b.n	800a1ae <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	e005      	b.n	800a1ba <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	2bc8      	cmp	r3, #200	@ 0xc8
 800a1b2:	d101      	bne.n	800a1b8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	e000      	b.n	800a1ba <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3710      	adds	r7, #16
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
	...

0800a1c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1c4:	b084      	sub	sp, #16
 800a1c6:	b580      	push	{r7, lr}
 800a1c8:	b086      	sub	sp, #24
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	6078      	str	r0, [r7, #4]
 800a1ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a1d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a1de:	2300      	movs	r3, #0
 800a1e0:	613b      	str	r3, [r7, #16]
 800a1e2:	e009      	b.n	800a1f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a1e4:	687a      	ldr	r2, [r7, #4]
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	3340      	adds	r3, #64	@ 0x40
 800a1ea:	009b      	lsls	r3, r3, #2
 800a1ec:	4413      	add	r3, r2
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	613b      	str	r3, [r7, #16]
 800a1f8:	693b      	ldr	r3, [r7, #16]
 800a1fa:	2b0e      	cmp	r3, #14
 800a1fc:	d9f2      	bls.n	800a1e4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a1fe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a202:	2b00      	cmp	r3, #0
 800a204:	d11c      	bne.n	800a240 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	68fa      	ldr	r2, [r7, #12]
 800a210:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a214:	f043 0302 	orr.w	r3, r3, #2
 800a218:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a21e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	601a      	str	r2, [r3, #0]
 800a23e:	e005      	b.n	800a24c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a244:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a252:	461a      	mov	r2, r3
 800a254:	2300      	movs	r3, #0
 800a256:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a258:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a25c:	2b01      	cmp	r3, #1
 800a25e:	d10d      	bne.n	800a27c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a260:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a264:	2b00      	cmp	r3, #0
 800a266:	d104      	bne.n	800a272 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a268:	2100      	movs	r1, #0
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 f968 	bl	800a540 <USB_SetDevSpeed>
 800a270:	e008      	b.n	800a284 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a272:	2101      	movs	r1, #1
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 f963 	bl	800a540 <USB_SetDevSpeed>
 800a27a:	e003      	b.n	800a284 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a27c:	2103      	movs	r1, #3
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f000 f95e 	bl	800a540 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a284:	2110      	movs	r1, #16
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f000 f8fa 	bl	800a480 <USB_FlushTxFifo>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d001      	beq.n	800a296 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800a292:	2301      	movs	r3, #1
 800a294:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f000 f924 	bl	800a4e4 <USB_FlushRxFifo>
 800a29c:	4603      	mov	r3, r0
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d001      	beq.n	800a2a6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a2c4:	461a      	mov	r2, r3
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	613b      	str	r3, [r7, #16]
 800a2ce:	e043      	b.n	800a358 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	015a      	lsls	r2, r3, #5
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2e6:	d118      	bne.n	800a31a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d10a      	bne.n	800a304 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	015a      	lsls	r2, r3, #5
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	4413      	add	r3, r2
 800a2f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a300:	6013      	str	r3, [r2, #0]
 800a302:	e013      	b.n	800a32c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	015a      	lsls	r2, r3, #5
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	4413      	add	r3, r2
 800a30c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a310:	461a      	mov	r2, r3
 800a312:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a316:	6013      	str	r3, [r2, #0]
 800a318:	e008      	b.n	800a32c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a31a:	693b      	ldr	r3, [r7, #16]
 800a31c:	015a      	lsls	r2, r3, #5
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	4413      	add	r3, r2
 800a322:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a326:	461a      	mov	r2, r3
 800a328:	2300      	movs	r3, #0
 800a32a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	015a      	lsls	r2, r3, #5
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	4413      	add	r3, r2
 800a334:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a338:	461a      	mov	r2, r3
 800a33a:	2300      	movs	r3, #0
 800a33c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	015a      	lsls	r2, r3, #5
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	4413      	add	r3, r2
 800a346:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a34a:	461a      	mov	r2, r3
 800a34c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a350:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	3301      	adds	r3, #1
 800a356:	613b      	str	r3, [r7, #16]
 800a358:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a35c:	461a      	mov	r2, r3
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	4293      	cmp	r3, r2
 800a362:	d3b5      	bcc.n	800a2d0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a364:	2300      	movs	r3, #0
 800a366:	613b      	str	r3, [r7, #16]
 800a368:	e043      	b.n	800a3f2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	015a      	lsls	r2, r3, #5
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	4413      	add	r3, r2
 800a372:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a37c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a380:	d118      	bne.n	800a3b4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d10a      	bne.n	800a39e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	015a      	lsls	r2, r3, #5
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	4413      	add	r3, r2
 800a390:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a394:	461a      	mov	r2, r3
 800a396:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a39a:	6013      	str	r3, [r2, #0]
 800a39c:	e013      	b.n	800a3c6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	015a      	lsls	r2, r3, #5
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	4413      	add	r3, r2
 800a3a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a3b0:	6013      	str	r3, [r2, #0]
 800a3b2:	e008      	b.n	800a3c6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	015a      	lsls	r2, r3, #5
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3c0:	461a      	mov	r2, r3
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	015a      	lsls	r2, r3, #5
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	015a      	lsls	r2, r3, #5
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	4413      	add	r3, r2
 800a3e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a3ea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	613b      	str	r3, [r7, #16]
 800a3f2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d3b5      	bcc.n	800a36a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a404:	691b      	ldr	r3, [r3, #16]
 800a406:	68fa      	ldr	r2, [r7, #12]
 800a408:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a40c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a410:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a41e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a420:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a424:	2b00      	cmp	r3, #0
 800a426:	d105      	bne.n	800a434 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	699b      	ldr	r3, [r3, #24]
 800a42c:	f043 0210 	orr.w	r2, r3, #16
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	699a      	ldr	r2, [r3, #24]
 800a438:	4b0f      	ldr	r3, [pc, #60]	@ (800a478 <USB_DevInit+0x2b4>)
 800a43a:	4313      	orrs	r3, r2
 800a43c:	687a      	ldr	r2, [r7, #4]
 800a43e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a440:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a444:	2b00      	cmp	r3, #0
 800a446:	d005      	beq.n	800a454 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	699b      	ldr	r3, [r3, #24]
 800a44c:	f043 0208 	orr.w	r2, r3, #8
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a454:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d105      	bne.n	800a468 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	699a      	ldr	r2, [r3, #24]
 800a460:	4b06      	ldr	r3, [pc, #24]	@ (800a47c <USB_DevInit+0x2b8>)
 800a462:	4313      	orrs	r3, r2
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a468:	7dfb      	ldrb	r3, [r7, #23]
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3718      	adds	r7, #24
 800a46e:	46bd      	mov	sp, r7
 800a470:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a474:	b004      	add	sp, #16
 800a476:	4770      	bx	lr
 800a478:	803c3800 	.word	0x803c3800
 800a47c:	40000004 	.word	0x40000004

0800a480 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a480:	b480      	push	{r7}
 800a482:	b085      	sub	sp, #20
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
 800a488:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a48a:	2300      	movs	r3, #0
 800a48c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	3301      	adds	r3, #1
 800a492:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a49a:	d901      	bls.n	800a4a0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a49c:	2303      	movs	r3, #3
 800a49e:	e01b      	b.n	800a4d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	691b      	ldr	r3, [r3, #16]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	daf2      	bge.n	800a48e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	019b      	lsls	r3, r3, #6
 800a4b0:	f043 0220 	orr.w	r2, r3, #32
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a4c4:	d901      	bls.n	800a4ca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a4c6:	2303      	movs	r3, #3
 800a4c8:	e006      	b.n	800a4d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	691b      	ldr	r3, [r3, #16]
 800a4ce:	f003 0320 	and.w	r3, r3, #32
 800a4d2:	2b20      	cmp	r3, #32
 800a4d4:	d0f0      	beq.n	800a4b8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a4d6:	2300      	movs	r3, #0
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3714      	adds	r7, #20
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b085      	sub	sp, #20
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	3301      	adds	r3, #1
 800a4f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a4fc:	d901      	bls.n	800a502 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a4fe:	2303      	movs	r3, #3
 800a500:	e018      	b.n	800a534 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	2b00      	cmp	r3, #0
 800a508:	daf2      	bge.n	800a4f0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a50a:	2300      	movs	r3, #0
 800a50c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2210      	movs	r2, #16
 800a512:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	3301      	adds	r3, #1
 800a518:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a520:	d901      	bls.n	800a526 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a522:	2303      	movs	r3, #3
 800a524:	e006      	b.n	800a534 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	691b      	ldr	r3, [r3, #16]
 800a52a:	f003 0310 	and.w	r3, r3, #16
 800a52e:	2b10      	cmp	r3, #16
 800a530:	d0f0      	beq.n	800a514 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a532:	2300      	movs	r3, #0
}
 800a534:	4618      	mov	r0, r3
 800a536:	3714      	adds	r7, #20
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a540:	b480      	push	{r7}
 800a542:	b085      	sub	sp, #20
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	460b      	mov	r3, r1
 800a54a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	78fb      	ldrb	r3, [r7, #3]
 800a55a:	68f9      	ldr	r1, [r7, #12]
 800a55c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a560:	4313      	orrs	r3, r2
 800a562:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a564:	2300      	movs	r3, #0
}
 800a566:	4618      	mov	r0, r3
 800a568:	3714      	adds	r7, #20
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr

0800a572 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a572:	b480      	push	{r7}
 800a574:	b085      	sub	sp, #20
 800a576:	af00      	add	r7, sp, #0
 800a578:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	68fa      	ldr	r2, [r7, #12]
 800a588:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a58c:	f023 0303 	bic.w	r3, r3, #3
 800a590:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a598:	685b      	ldr	r3, [r3, #4]
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5a0:	f043 0302 	orr.w	r3, r3, #2
 800a5a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a5a6:	2300      	movs	r3, #0
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3714      	adds	r7, #20
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b2:	4770      	bx	lr

0800a5b4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a5b4:	b480      	push	{r7}
 800a5b6:	b083      	sub	sp, #12
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	695b      	ldr	r3, [r3, #20]
 800a5c0:	f003 0301 	and.w	r3, r3, #1
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b085      	sub	sp, #20
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	3301      	adds	r3, #1
 800a5e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5e8:	d901      	bls.n	800a5ee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a5ea:	2303      	movs	r3, #3
 800a5ec:	e022      	b.n	800a634 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	691b      	ldr	r3, [r3, #16]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	daf2      	bge.n	800a5dc <USB_CoreReset+0xc>

  count = 10U;
 800a5f6:	230a      	movs	r3, #10
 800a5f8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a5fa:	e002      	b.n	800a602 <USB_CoreReset+0x32>
  {
    count--;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	3b01      	subs	r3, #1
 800a600:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d1f9      	bne.n	800a5fc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	691b      	ldr	r3, [r3, #16]
 800a60c:	f043 0201 	orr.w	r2, r3, #1
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	3301      	adds	r3, #1
 800a618:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a620:	d901      	bls.n	800a626 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a622:	2303      	movs	r3, #3
 800a624:	e006      	b.n	800a634 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	691b      	ldr	r3, [r3, #16]
 800a62a:	f003 0301 	and.w	r3, r3, #1
 800a62e:	2b01      	cmp	r3, #1
 800a630:	d0f0      	beq.n	800a614 <USB_CoreReset+0x44>

  return HAL_OK;
 800a632:	2300      	movs	r3, #0
}
 800a634:	4618      	mov	r0, r3
 800a636:	3714      	adds	r7, #20
 800a638:	46bd      	mov	sp, r7
 800a63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63e:	4770      	bx	lr

0800a640 <atof>:
 800a640:	2100      	movs	r1, #0
 800a642:	f000 bdb7 	b.w	800b1b4 <strtod>

0800a646 <sulp>:
 800a646:	b570      	push	{r4, r5, r6, lr}
 800a648:	4604      	mov	r4, r0
 800a64a:	460d      	mov	r5, r1
 800a64c:	4616      	mov	r6, r2
 800a64e:	ec45 4b10 	vmov	d0, r4, r5
 800a652:	f003 f95f 	bl	800d914 <__ulp>
 800a656:	b17e      	cbz	r6, 800a678 <sulp+0x32>
 800a658:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a65c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a660:	2b00      	cmp	r3, #0
 800a662:	dd09      	ble.n	800a678 <sulp+0x32>
 800a664:	051b      	lsls	r3, r3, #20
 800a666:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a66a:	2000      	movs	r0, #0
 800a66c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a670:	ec41 0b17 	vmov	d7, r0, r1
 800a674:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a678:	bd70      	pop	{r4, r5, r6, pc}
 800a67a:	0000      	movs	r0, r0
 800a67c:	0000      	movs	r0, r0
	...

0800a680 <_strtod_l>:
 800a680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a684:	ed2d 8b0a 	vpush	{d8-d12}
 800a688:	b097      	sub	sp, #92	@ 0x5c
 800a68a:	4688      	mov	r8, r1
 800a68c:	920e      	str	r2, [sp, #56]	@ 0x38
 800a68e:	2200      	movs	r2, #0
 800a690:	9212      	str	r2, [sp, #72]	@ 0x48
 800a692:	9005      	str	r0, [sp, #20]
 800a694:	f04f 0a00 	mov.w	sl, #0
 800a698:	f04f 0b00 	mov.w	fp, #0
 800a69c:	460a      	mov	r2, r1
 800a69e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a6a0:	7811      	ldrb	r1, [r2, #0]
 800a6a2:	292b      	cmp	r1, #43	@ 0x2b
 800a6a4:	d04c      	beq.n	800a740 <_strtod_l+0xc0>
 800a6a6:	d839      	bhi.n	800a71c <_strtod_l+0x9c>
 800a6a8:	290d      	cmp	r1, #13
 800a6aa:	d833      	bhi.n	800a714 <_strtod_l+0x94>
 800a6ac:	2908      	cmp	r1, #8
 800a6ae:	d833      	bhi.n	800a718 <_strtod_l+0x98>
 800a6b0:	2900      	cmp	r1, #0
 800a6b2:	d03c      	beq.n	800a72e <_strtod_l+0xae>
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	9208      	str	r2, [sp, #32]
 800a6b8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a6ba:	782a      	ldrb	r2, [r5, #0]
 800a6bc:	2a30      	cmp	r2, #48	@ 0x30
 800a6be:	f040 80b7 	bne.w	800a830 <_strtod_l+0x1b0>
 800a6c2:	786a      	ldrb	r2, [r5, #1]
 800a6c4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a6c8:	2a58      	cmp	r2, #88	@ 0x58
 800a6ca:	d170      	bne.n	800a7ae <_strtod_l+0x12e>
 800a6cc:	9302      	str	r3, [sp, #8]
 800a6ce:	9b08      	ldr	r3, [sp, #32]
 800a6d0:	9301      	str	r3, [sp, #4]
 800a6d2:	ab12      	add	r3, sp, #72	@ 0x48
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	4a90      	ldr	r2, [pc, #576]	@ (800a918 <_strtod_l+0x298>)
 800a6d8:	9805      	ldr	r0, [sp, #20]
 800a6da:	ab13      	add	r3, sp, #76	@ 0x4c
 800a6dc:	a911      	add	r1, sp, #68	@ 0x44
 800a6de:	f002 fa13 	bl	800cb08 <__gethex>
 800a6e2:	f010 060f 	ands.w	r6, r0, #15
 800a6e6:	4604      	mov	r4, r0
 800a6e8:	d005      	beq.n	800a6f6 <_strtod_l+0x76>
 800a6ea:	2e06      	cmp	r6, #6
 800a6ec:	d12a      	bne.n	800a744 <_strtod_l+0xc4>
 800a6ee:	3501      	adds	r5, #1
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	9511      	str	r5, [sp, #68]	@ 0x44
 800a6f4:	9308      	str	r3, [sp, #32]
 800a6f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	f040 8537 	bne.w	800b16c <_strtod_l+0xaec>
 800a6fe:	9b08      	ldr	r3, [sp, #32]
 800a700:	ec4b ab10 	vmov	d0, sl, fp
 800a704:	b1cb      	cbz	r3, 800a73a <_strtod_l+0xba>
 800a706:	eeb1 0b40 	vneg.f64	d0, d0
 800a70a:	b017      	add	sp, #92	@ 0x5c
 800a70c:	ecbd 8b0a 	vpop	{d8-d12}
 800a710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a714:	2920      	cmp	r1, #32
 800a716:	d1cd      	bne.n	800a6b4 <_strtod_l+0x34>
 800a718:	3201      	adds	r2, #1
 800a71a:	e7c0      	b.n	800a69e <_strtod_l+0x1e>
 800a71c:	292d      	cmp	r1, #45	@ 0x2d
 800a71e:	d1c9      	bne.n	800a6b4 <_strtod_l+0x34>
 800a720:	2101      	movs	r1, #1
 800a722:	9108      	str	r1, [sp, #32]
 800a724:	1c51      	adds	r1, r2, #1
 800a726:	9111      	str	r1, [sp, #68]	@ 0x44
 800a728:	7852      	ldrb	r2, [r2, #1]
 800a72a:	2a00      	cmp	r2, #0
 800a72c:	d1c4      	bne.n	800a6b8 <_strtod_l+0x38>
 800a72e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a730:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a734:	2b00      	cmp	r3, #0
 800a736:	f040 8517 	bne.w	800b168 <_strtod_l+0xae8>
 800a73a:	ec4b ab10 	vmov	d0, sl, fp
 800a73e:	e7e4      	b.n	800a70a <_strtod_l+0x8a>
 800a740:	2100      	movs	r1, #0
 800a742:	e7ee      	b.n	800a722 <_strtod_l+0xa2>
 800a744:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a746:	b13a      	cbz	r2, 800a758 <_strtod_l+0xd8>
 800a748:	2135      	movs	r1, #53	@ 0x35
 800a74a:	a814      	add	r0, sp, #80	@ 0x50
 800a74c:	f003 f9d9 	bl	800db02 <__copybits>
 800a750:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a752:	9805      	ldr	r0, [sp, #20]
 800a754:	f002 fdb2 	bl	800d2bc <_Bfree>
 800a758:	1e73      	subs	r3, r6, #1
 800a75a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a75c:	2b04      	cmp	r3, #4
 800a75e:	d806      	bhi.n	800a76e <_strtod_l+0xee>
 800a760:	e8df f003 	tbb	[pc, r3]
 800a764:	201d0314 	.word	0x201d0314
 800a768:	14          	.byte	0x14
 800a769:	00          	.byte	0x00
 800a76a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a76e:	05e3      	lsls	r3, r4, #23
 800a770:	bf48      	it	mi
 800a772:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a776:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a77a:	0d1b      	lsrs	r3, r3, #20
 800a77c:	051b      	lsls	r3, r3, #20
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d1b9      	bne.n	800a6f6 <_strtod_l+0x76>
 800a782:	f001 fae3 	bl	800bd4c <__errno>
 800a786:	2322      	movs	r3, #34	@ 0x22
 800a788:	6003      	str	r3, [r0, #0]
 800a78a:	e7b4      	b.n	800a6f6 <_strtod_l+0x76>
 800a78c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a790:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a794:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a798:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a79c:	e7e7      	b.n	800a76e <_strtod_l+0xee>
 800a79e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a920 <_strtod_l+0x2a0>
 800a7a2:	e7e4      	b.n	800a76e <_strtod_l+0xee>
 800a7a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a7a8:	f04f 3aff 	mov.w	sl, #4294967295
 800a7ac:	e7df      	b.n	800a76e <_strtod_l+0xee>
 800a7ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7b0:	1c5a      	adds	r2, r3, #1
 800a7b2:	9211      	str	r2, [sp, #68]	@ 0x44
 800a7b4:	785b      	ldrb	r3, [r3, #1]
 800a7b6:	2b30      	cmp	r3, #48	@ 0x30
 800a7b8:	d0f9      	beq.n	800a7ae <_strtod_l+0x12e>
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d09b      	beq.n	800a6f6 <_strtod_l+0x76>
 800a7be:	2301      	movs	r3, #1
 800a7c0:	9307      	str	r3, [sp, #28]
 800a7c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7c4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	9306      	str	r3, [sp, #24]
 800a7ca:	4699      	mov	r9, r3
 800a7cc:	461d      	mov	r5, r3
 800a7ce:	220a      	movs	r2, #10
 800a7d0:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a7d2:	7804      	ldrb	r4, [r0, #0]
 800a7d4:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a7d8:	b2d9      	uxtb	r1, r3
 800a7da:	2909      	cmp	r1, #9
 800a7dc:	d92a      	bls.n	800a834 <_strtod_l+0x1b4>
 800a7de:	494f      	ldr	r1, [pc, #316]	@ (800a91c <_strtod_l+0x29c>)
 800a7e0:	2201      	movs	r2, #1
 800a7e2:	f001 fa56 	bl	800bc92 <strncmp>
 800a7e6:	b398      	cbz	r0, 800a850 <_strtod_l+0x1d0>
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	4622      	mov	r2, r4
 800a7ec:	462b      	mov	r3, r5
 800a7ee:	4607      	mov	r7, r0
 800a7f0:	4601      	mov	r1, r0
 800a7f2:	2a65      	cmp	r2, #101	@ 0x65
 800a7f4:	d001      	beq.n	800a7fa <_strtod_l+0x17a>
 800a7f6:	2a45      	cmp	r2, #69	@ 0x45
 800a7f8:	d118      	bne.n	800a82c <_strtod_l+0x1ac>
 800a7fa:	b91b      	cbnz	r3, 800a804 <_strtod_l+0x184>
 800a7fc:	9b07      	ldr	r3, [sp, #28]
 800a7fe:	4303      	orrs	r3, r0
 800a800:	d095      	beq.n	800a72e <_strtod_l+0xae>
 800a802:	2300      	movs	r3, #0
 800a804:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a808:	f108 0201 	add.w	r2, r8, #1
 800a80c:	9211      	str	r2, [sp, #68]	@ 0x44
 800a80e:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a812:	2a2b      	cmp	r2, #43	@ 0x2b
 800a814:	d074      	beq.n	800a900 <_strtod_l+0x280>
 800a816:	2a2d      	cmp	r2, #45	@ 0x2d
 800a818:	d07a      	beq.n	800a910 <_strtod_l+0x290>
 800a81a:	f04f 0e00 	mov.w	lr, #0
 800a81e:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a822:	2c09      	cmp	r4, #9
 800a824:	f240 8082 	bls.w	800a92c <_strtod_l+0x2ac>
 800a828:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a82c:	2400      	movs	r4, #0
 800a82e:	e09d      	b.n	800a96c <_strtod_l+0x2ec>
 800a830:	2300      	movs	r3, #0
 800a832:	e7c5      	b.n	800a7c0 <_strtod_l+0x140>
 800a834:	2d08      	cmp	r5, #8
 800a836:	bfc8      	it	gt
 800a838:	9906      	ldrgt	r1, [sp, #24]
 800a83a:	f100 0001 	add.w	r0, r0, #1
 800a83e:	bfca      	itet	gt
 800a840:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a844:	fb02 3909 	mlale	r9, r2, r9, r3
 800a848:	9306      	strgt	r3, [sp, #24]
 800a84a:	3501      	adds	r5, #1
 800a84c:	9011      	str	r0, [sp, #68]	@ 0x44
 800a84e:	e7bf      	b.n	800a7d0 <_strtod_l+0x150>
 800a850:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a852:	1c5a      	adds	r2, r3, #1
 800a854:	9211      	str	r2, [sp, #68]	@ 0x44
 800a856:	785a      	ldrb	r2, [r3, #1]
 800a858:	b3bd      	cbz	r5, 800a8ca <_strtod_l+0x24a>
 800a85a:	4607      	mov	r7, r0
 800a85c:	462b      	mov	r3, r5
 800a85e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a862:	2909      	cmp	r1, #9
 800a864:	d912      	bls.n	800a88c <_strtod_l+0x20c>
 800a866:	2101      	movs	r1, #1
 800a868:	e7c3      	b.n	800a7f2 <_strtod_l+0x172>
 800a86a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a86c:	1c5a      	adds	r2, r3, #1
 800a86e:	9211      	str	r2, [sp, #68]	@ 0x44
 800a870:	785a      	ldrb	r2, [r3, #1]
 800a872:	3001      	adds	r0, #1
 800a874:	2a30      	cmp	r2, #48	@ 0x30
 800a876:	d0f8      	beq.n	800a86a <_strtod_l+0x1ea>
 800a878:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a87c:	2b08      	cmp	r3, #8
 800a87e:	f200 847a 	bhi.w	800b176 <_strtod_l+0xaf6>
 800a882:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a884:	930a      	str	r3, [sp, #40]	@ 0x28
 800a886:	4607      	mov	r7, r0
 800a888:	2000      	movs	r0, #0
 800a88a:	4603      	mov	r3, r0
 800a88c:	3a30      	subs	r2, #48	@ 0x30
 800a88e:	f100 0101 	add.w	r1, r0, #1
 800a892:	d014      	beq.n	800a8be <_strtod_l+0x23e>
 800a894:	440f      	add	r7, r1
 800a896:	469c      	mov	ip, r3
 800a898:	f04f 0e0a 	mov.w	lr, #10
 800a89c:	f10c 0401 	add.w	r4, ip, #1
 800a8a0:	1ae6      	subs	r6, r4, r3
 800a8a2:	42b1      	cmp	r1, r6
 800a8a4:	dc13      	bgt.n	800a8ce <_strtod_l+0x24e>
 800a8a6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a8aa:	1819      	adds	r1, r3, r0
 800a8ac:	2908      	cmp	r1, #8
 800a8ae:	f103 0301 	add.w	r3, r3, #1
 800a8b2:	4403      	add	r3, r0
 800a8b4:	dc19      	bgt.n	800a8ea <_strtod_l+0x26a>
 800a8b6:	210a      	movs	r1, #10
 800a8b8:	fb01 2909 	mla	r9, r1, r9, r2
 800a8bc:	2100      	movs	r1, #0
 800a8be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a8c0:	1c50      	adds	r0, r2, #1
 800a8c2:	9011      	str	r0, [sp, #68]	@ 0x44
 800a8c4:	7852      	ldrb	r2, [r2, #1]
 800a8c6:	4608      	mov	r0, r1
 800a8c8:	e7c9      	b.n	800a85e <_strtod_l+0x1de>
 800a8ca:	4628      	mov	r0, r5
 800a8cc:	e7d2      	b.n	800a874 <_strtod_l+0x1f4>
 800a8ce:	f1bc 0f08 	cmp.w	ip, #8
 800a8d2:	dc03      	bgt.n	800a8dc <_strtod_l+0x25c>
 800a8d4:	fb0e f909 	mul.w	r9, lr, r9
 800a8d8:	46a4      	mov	ip, r4
 800a8da:	e7df      	b.n	800a89c <_strtod_l+0x21c>
 800a8dc:	2c10      	cmp	r4, #16
 800a8de:	bfde      	ittt	le
 800a8e0:	9e06      	ldrle	r6, [sp, #24]
 800a8e2:	fb0e f606 	mulle.w	r6, lr, r6
 800a8e6:	9606      	strle	r6, [sp, #24]
 800a8e8:	e7f6      	b.n	800a8d8 <_strtod_l+0x258>
 800a8ea:	290f      	cmp	r1, #15
 800a8ec:	bfdf      	itttt	le
 800a8ee:	9806      	ldrle	r0, [sp, #24]
 800a8f0:	210a      	movle	r1, #10
 800a8f2:	fb01 2200 	mlale	r2, r1, r0, r2
 800a8f6:	9206      	strle	r2, [sp, #24]
 800a8f8:	e7e0      	b.n	800a8bc <_strtod_l+0x23c>
 800a8fa:	2700      	movs	r7, #0
 800a8fc:	2101      	movs	r1, #1
 800a8fe:	e77d      	b.n	800a7fc <_strtod_l+0x17c>
 800a900:	f04f 0e00 	mov.w	lr, #0
 800a904:	f108 0202 	add.w	r2, r8, #2
 800a908:	9211      	str	r2, [sp, #68]	@ 0x44
 800a90a:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a90e:	e786      	b.n	800a81e <_strtod_l+0x19e>
 800a910:	f04f 0e01 	mov.w	lr, #1
 800a914:	e7f6      	b.n	800a904 <_strtod_l+0x284>
 800a916:	bf00      	nop
 800a918:	0800e8ec 	.word	0x0800e8ec
 800a91c:	0800e704 	.word	0x0800e704
 800a920:	7ff00000 	.word	0x7ff00000
 800a924:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a926:	1c54      	adds	r4, r2, #1
 800a928:	9411      	str	r4, [sp, #68]	@ 0x44
 800a92a:	7852      	ldrb	r2, [r2, #1]
 800a92c:	2a30      	cmp	r2, #48	@ 0x30
 800a92e:	d0f9      	beq.n	800a924 <_strtod_l+0x2a4>
 800a930:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a934:	2c08      	cmp	r4, #8
 800a936:	f63f af79 	bhi.w	800a82c <_strtod_l+0x1ac>
 800a93a:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a93e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a940:	9209      	str	r2, [sp, #36]	@ 0x24
 800a942:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a944:	1c54      	adds	r4, r2, #1
 800a946:	9411      	str	r4, [sp, #68]	@ 0x44
 800a948:	7852      	ldrb	r2, [r2, #1]
 800a94a:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a94e:	2e09      	cmp	r6, #9
 800a950:	d937      	bls.n	800a9c2 <_strtod_l+0x342>
 800a952:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a954:	1ba4      	subs	r4, r4, r6
 800a956:	2c08      	cmp	r4, #8
 800a958:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a95c:	dc02      	bgt.n	800a964 <_strtod_l+0x2e4>
 800a95e:	4564      	cmp	r4, ip
 800a960:	bfa8      	it	ge
 800a962:	4664      	movge	r4, ip
 800a964:	f1be 0f00 	cmp.w	lr, #0
 800a968:	d000      	beq.n	800a96c <_strtod_l+0x2ec>
 800a96a:	4264      	negs	r4, r4
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d14d      	bne.n	800aa0c <_strtod_l+0x38c>
 800a970:	9b07      	ldr	r3, [sp, #28]
 800a972:	4318      	orrs	r0, r3
 800a974:	f47f aebf 	bne.w	800a6f6 <_strtod_l+0x76>
 800a978:	2900      	cmp	r1, #0
 800a97a:	f47f aed8 	bne.w	800a72e <_strtod_l+0xae>
 800a97e:	2a69      	cmp	r2, #105	@ 0x69
 800a980:	d027      	beq.n	800a9d2 <_strtod_l+0x352>
 800a982:	dc24      	bgt.n	800a9ce <_strtod_l+0x34e>
 800a984:	2a49      	cmp	r2, #73	@ 0x49
 800a986:	d024      	beq.n	800a9d2 <_strtod_l+0x352>
 800a988:	2a4e      	cmp	r2, #78	@ 0x4e
 800a98a:	f47f aed0 	bne.w	800a72e <_strtod_l+0xae>
 800a98e:	4997      	ldr	r1, [pc, #604]	@ (800abec <_strtod_l+0x56c>)
 800a990:	a811      	add	r0, sp, #68	@ 0x44
 800a992:	f002 fadb 	bl	800cf4c <__match>
 800a996:	2800      	cmp	r0, #0
 800a998:	f43f aec9 	beq.w	800a72e <_strtod_l+0xae>
 800a99c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	2b28      	cmp	r3, #40	@ 0x28
 800a9a2:	d12d      	bne.n	800aa00 <_strtod_l+0x380>
 800a9a4:	4992      	ldr	r1, [pc, #584]	@ (800abf0 <_strtod_l+0x570>)
 800a9a6:	aa14      	add	r2, sp, #80	@ 0x50
 800a9a8:	a811      	add	r0, sp, #68	@ 0x44
 800a9aa:	f002 fae3 	bl	800cf74 <__hexnan>
 800a9ae:	2805      	cmp	r0, #5
 800a9b0:	d126      	bne.n	800aa00 <_strtod_l+0x380>
 800a9b2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a9b4:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a9b8:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a9bc:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a9c0:	e699      	b.n	800a6f6 <_strtod_l+0x76>
 800a9c2:	240a      	movs	r4, #10
 800a9c4:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a9c8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a9cc:	e7b9      	b.n	800a942 <_strtod_l+0x2c2>
 800a9ce:	2a6e      	cmp	r2, #110	@ 0x6e
 800a9d0:	e7db      	b.n	800a98a <_strtod_l+0x30a>
 800a9d2:	4988      	ldr	r1, [pc, #544]	@ (800abf4 <_strtod_l+0x574>)
 800a9d4:	a811      	add	r0, sp, #68	@ 0x44
 800a9d6:	f002 fab9 	bl	800cf4c <__match>
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	f43f aea7 	beq.w	800a72e <_strtod_l+0xae>
 800a9e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a9e2:	4985      	ldr	r1, [pc, #532]	@ (800abf8 <_strtod_l+0x578>)
 800a9e4:	3b01      	subs	r3, #1
 800a9e6:	a811      	add	r0, sp, #68	@ 0x44
 800a9e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a9ea:	f002 faaf 	bl	800cf4c <__match>
 800a9ee:	b910      	cbnz	r0, 800a9f6 <_strtod_l+0x376>
 800a9f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	9311      	str	r3, [sp, #68]	@ 0x44
 800a9f6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800ac0c <_strtod_l+0x58c>
 800a9fa:	f04f 0a00 	mov.w	sl, #0
 800a9fe:	e67a      	b.n	800a6f6 <_strtod_l+0x76>
 800aa00:	487e      	ldr	r0, [pc, #504]	@ (800abfc <_strtod_l+0x57c>)
 800aa02:	f001 f9e1 	bl	800bdc8 <nan>
 800aa06:	ec5b ab10 	vmov	sl, fp, d0
 800aa0a:	e674      	b.n	800a6f6 <_strtod_l+0x76>
 800aa0c:	ee07 9a90 	vmov	s15, r9
 800aa10:	1be2      	subs	r2, r4, r7
 800aa12:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800aa16:	2d00      	cmp	r5, #0
 800aa18:	bf08      	it	eq
 800aa1a:	461d      	moveq	r5, r3
 800aa1c:	2b10      	cmp	r3, #16
 800aa1e:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa20:	461a      	mov	r2, r3
 800aa22:	bfa8      	it	ge
 800aa24:	2210      	movge	r2, #16
 800aa26:	2b09      	cmp	r3, #9
 800aa28:	ec5b ab17 	vmov	sl, fp, d7
 800aa2c:	dc15      	bgt.n	800aa5a <_strtod_l+0x3da>
 800aa2e:	1be1      	subs	r1, r4, r7
 800aa30:	2900      	cmp	r1, #0
 800aa32:	f43f ae60 	beq.w	800a6f6 <_strtod_l+0x76>
 800aa36:	eba4 0107 	sub.w	r1, r4, r7
 800aa3a:	dd72      	ble.n	800ab22 <_strtod_l+0x4a2>
 800aa3c:	2916      	cmp	r1, #22
 800aa3e:	dc59      	bgt.n	800aaf4 <_strtod_l+0x474>
 800aa40:	4b6f      	ldr	r3, [pc, #444]	@ (800ac00 <_strtod_l+0x580>)
 800aa42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa48:	ed93 7b00 	vldr	d7, [r3]
 800aa4c:	ec4b ab16 	vmov	d6, sl, fp
 800aa50:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aa54:	ec5b ab17 	vmov	sl, fp, d7
 800aa58:	e64d      	b.n	800a6f6 <_strtod_l+0x76>
 800aa5a:	4969      	ldr	r1, [pc, #420]	@ (800ac00 <_strtod_l+0x580>)
 800aa5c:	eddd 6a06 	vldr	s13, [sp, #24]
 800aa60:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800aa64:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800aa68:	2b0f      	cmp	r3, #15
 800aa6a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800aa6e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800aa72:	ec5b ab16 	vmov	sl, fp, d6
 800aa76:	ddda      	ble.n	800aa2e <_strtod_l+0x3ae>
 800aa78:	1a9a      	subs	r2, r3, r2
 800aa7a:	1be1      	subs	r1, r4, r7
 800aa7c:	440a      	add	r2, r1
 800aa7e:	2a00      	cmp	r2, #0
 800aa80:	f340 8094 	ble.w	800abac <_strtod_l+0x52c>
 800aa84:	f012 000f 	ands.w	r0, r2, #15
 800aa88:	d00a      	beq.n	800aaa0 <_strtod_l+0x420>
 800aa8a:	495d      	ldr	r1, [pc, #372]	@ (800ac00 <_strtod_l+0x580>)
 800aa8c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800aa90:	ed91 7b00 	vldr	d7, [r1]
 800aa94:	ec4b ab16 	vmov	d6, sl, fp
 800aa98:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aa9c:	ec5b ab17 	vmov	sl, fp, d7
 800aaa0:	f032 020f 	bics.w	r2, r2, #15
 800aaa4:	d073      	beq.n	800ab8e <_strtod_l+0x50e>
 800aaa6:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800aaaa:	dd47      	ble.n	800ab3c <_strtod_l+0x4bc>
 800aaac:	2400      	movs	r4, #0
 800aaae:	4625      	mov	r5, r4
 800aab0:	9407      	str	r4, [sp, #28]
 800aab2:	4626      	mov	r6, r4
 800aab4:	9a05      	ldr	r2, [sp, #20]
 800aab6:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ac0c <_strtod_l+0x58c>
 800aaba:	2322      	movs	r3, #34	@ 0x22
 800aabc:	6013      	str	r3, [r2, #0]
 800aabe:	f04f 0a00 	mov.w	sl, #0
 800aac2:	9b07      	ldr	r3, [sp, #28]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	f43f ae16 	beq.w	800a6f6 <_strtod_l+0x76>
 800aaca:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aacc:	9805      	ldr	r0, [sp, #20]
 800aace:	f002 fbf5 	bl	800d2bc <_Bfree>
 800aad2:	9805      	ldr	r0, [sp, #20]
 800aad4:	4631      	mov	r1, r6
 800aad6:	f002 fbf1 	bl	800d2bc <_Bfree>
 800aada:	9805      	ldr	r0, [sp, #20]
 800aadc:	4629      	mov	r1, r5
 800aade:	f002 fbed 	bl	800d2bc <_Bfree>
 800aae2:	9907      	ldr	r1, [sp, #28]
 800aae4:	9805      	ldr	r0, [sp, #20]
 800aae6:	f002 fbe9 	bl	800d2bc <_Bfree>
 800aaea:	9805      	ldr	r0, [sp, #20]
 800aaec:	4621      	mov	r1, r4
 800aaee:	f002 fbe5 	bl	800d2bc <_Bfree>
 800aaf2:	e600      	b.n	800a6f6 <_strtod_l+0x76>
 800aaf4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800aaf8:	1be0      	subs	r0, r4, r7
 800aafa:	4281      	cmp	r1, r0
 800aafc:	dbbc      	blt.n	800aa78 <_strtod_l+0x3f8>
 800aafe:	4a40      	ldr	r2, [pc, #256]	@ (800ac00 <_strtod_l+0x580>)
 800ab00:	f1c3 030f 	rsb	r3, r3, #15
 800ab04:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800ab08:	ed91 7b00 	vldr	d7, [r1]
 800ab0c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab0e:	ec4b ab16 	vmov	d6, sl, fp
 800ab12:	1acb      	subs	r3, r1, r3
 800ab14:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800ab18:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ab1c:	ed92 6b00 	vldr	d6, [r2]
 800ab20:	e796      	b.n	800aa50 <_strtod_l+0x3d0>
 800ab22:	3116      	adds	r1, #22
 800ab24:	dba8      	blt.n	800aa78 <_strtod_l+0x3f8>
 800ab26:	4b36      	ldr	r3, [pc, #216]	@ (800ac00 <_strtod_l+0x580>)
 800ab28:	1b3c      	subs	r4, r7, r4
 800ab2a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800ab2e:	ed94 7b00 	vldr	d7, [r4]
 800ab32:	ec4b ab16 	vmov	d6, sl, fp
 800ab36:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ab3a:	e78b      	b.n	800aa54 <_strtod_l+0x3d4>
 800ab3c:	2000      	movs	r0, #0
 800ab3e:	ec4b ab17 	vmov	d7, sl, fp
 800ab42:	4e30      	ldr	r6, [pc, #192]	@ (800ac04 <_strtod_l+0x584>)
 800ab44:	1112      	asrs	r2, r2, #4
 800ab46:	4601      	mov	r1, r0
 800ab48:	2a01      	cmp	r2, #1
 800ab4a:	dc23      	bgt.n	800ab94 <_strtod_l+0x514>
 800ab4c:	b108      	cbz	r0, 800ab52 <_strtod_l+0x4d2>
 800ab4e:	ec5b ab17 	vmov	sl, fp, d7
 800ab52:	4a2c      	ldr	r2, [pc, #176]	@ (800ac04 <_strtod_l+0x584>)
 800ab54:	482c      	ldr	r0, [pc, #176]	@ (800ac08 <_strtod_l+0x588>)
 800ab56:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ab5a:	ed92 7b00 	vldr	d7, [r2]
 800ab5e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ab62:	ec4b ab16 	vmov	d6, sl, fp
 800ab66:	4a29      	ldr	r2, [pc, #164]	@ (800ac0c <_strtod_l+0x58c>)
 800ab68:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ab6c:	ee17 1a90 	vmov	r1, s15
 800ab70:	400a      	ands	r2, r1
 800ab72:	4282      	cmp	r2, r0
 800ab74:	ec5b ab17 	vmov	sl, fp, d7
 800ab78:	d898      	bhi.n	800aaac <_strtod_l+0x42c>
 800ab7a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800ab7e:	4282      	cmp	r2, r0
 800ab80:	bf86      	itte	hi
 800ab82:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800ac10 <_strtod_l+0x590>
 800ab86:	f04f 3aff 	movhi.w	sl, #4294967295
 800ab8a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800ab8e:	2200      	movs	r2, #0
 800ab90:	9206      	str	r2, [sp, #24]
 800ab92:	e076      	b.n	800ac82 <_strtod_l+0x602>
 800ab94:	f012 0f01 	tst.w	r2, #1
 800ab98:	d004      	beq.n	800aba4 <_strtod_l+0x524>
 800ab9a:	ed96 6b00 	vldr	d6, [r6]
 800ab9e:	2001      	movs	r0, #1
 800aba0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aba4:	3101      	adds	r1, #1
 800aba6:	1052      	asrs	r2, r2, #1
 800aba8:	3608      	adds	r6, #8
 800abaa:	e7cd      	b.n	800ab48 <_strtod_l+0x4c8>
 800abac:	d0ef      	beq.n	800ab8e <_strtod_l+0x50e>
 800abae:	4252      	negs	r2, r2
 800abb0:	f012 000f 	ands.w	r0, r2, #15
 800abb4:	d00a      	beq.n	800abcc <_strtod_l+0x54c>
 800abb6:	4912      	ldr	r1, [pc, #72]	@ (800ac00 <_strtod_l+0x580>)
 800abb8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800abbc:	ed91 7b00 	vldr	d7, [r1]
 800abc0:	ec4b ab16 	vmov	d6, sl, fp
 800abc4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800abc8:	ec5b ab17 	vmov	sl, fp, d7
 800abcc:	1112      	asrs	r2, r2, #4
 800abce:	d0de      	beq.n	800ab8e <_strtod_l+0x50e>
 800abd0:	2a1f      	cmp	r2, #31
 800abd2:	dd1f      	ble.n	800ac14 <_strtod_l+0x594>
 800abd4:	2400      	movs	r4, #0
 800abd6:	4625      	mov	r5, r4
 800abd8:	9407      	str	r4, [sp, #28]
 800abda:	4626      	mov	r6, r4
 800abdc:	9a05      	ldr	r2, [sp, #20]
 800abde:	2322      	movs	r3, #34	@ 0x22
 800abe0:	f04f 0a00 	mov.w	sl, #0
 800abe4:	f04f 0b00 	mov.w	fp, #0
 800abe8:	6013      	str	r3, [r2, #0]
 800abea:	e76a      	b.n	800aac2 <_strtod_l+0x442>
 800abec:	0800e713 	.word	0x0800e713
 800abf0:	0800e8d8 	.word	0x0800e8d8
 800abf4:	0800e70b 	.word	0x0800e70b
 800abf8:	0800e745 	.word	0x0800e745
 800abfc:	0800e8d4 	.word	0x0800e8d4
 800ac00:	0800e960 	.word	0x0800e960
 800ac04:	0800e938 	.word	0x0800e938
 800ac08:	7ca00000 	.word	0x7ca00000
 800ac0c:	7ff00000 	.word	0x7ff00000
 800ac10:	7fefffff 	.word	0x7fefffff
 800ac14:	f012 0110 	ands.w	r1, r2, #16
 800ac18:	bf18      	it	ne
 800ac1a:	216a      	movne	r1, #106	@ 0x6a
 800ac1c:	9106      	str	r1, [sp, #24]
 800ac1e:	ec4b ab17 	vmov	d7, sl, fp
 800ac22:	49af      	ldr	r1, [pc, #700]	@ (800aee0 <_strtod_l+0x860>)
 800ac24:	2000      	movs	r0, #0
 800ac26:	07d6      	lsls	r6, r2, #31
 800ac28:	d504      	bpl.n	800ac34 <_strtod_l+0x5b4>
 800ac2a:	ed91 6b00 	vldr	d6, [r1]
 800ac2e:	2001      	movs	r0, #1
 800ac30:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ac34:	1052      	asrs	r2, r2, #1
 800ac36:	f101 0108 	add.w	r1, r1, #8
 800ac3a:	d1f4      	bne.n	800ac26 <_strtod_l+0x5a6>
 800ac3c:	b108      	cbz	r0, 800ac42 <_strtod_l+0x5c2>
 800ac3e:	ec5b ab17 	vmov	sl, fp, d7
 800ac42:	9a06      	ldr	r2, [sp, #24]
 800ac44:	b1b2      	cbz	r2, 800ac74 <_strtod_l+0x5f4>
 800ac46:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800ac4a:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800ac4e:	2a00      	cmp	r2, #0
 800ac50:	4658      	mov	r0, fp
 800ac52:	dd0f      	ble.n	800ac74 <_strtod_l+0x5f4>
 800ac54:	2a1f      	cmp	r2, #31
 800ac56:	dd55      	ble.n	800ad04 <_strtod_l+0x684>
 800ac58:	2a34      	cmp	r2, #52	@ 0x34
 800ac5a:	bfde      	ittt	le
 800ac5c:	f04f 32ff 	movle.w	r2, #4294967295
 800ac60:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800ac64:	408a      	lslle	r2, r1
 800ac66:	f04f 0a00 	mov.w	sl, #0
 800ac6a:	bfcc      	ite	gt
 800ac6c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ac70:	ea02 0b00 	andle.w	fp, r2, r0
 800ac74:	ec4b ab17 	vmov	d7, sl, fp
 800ac78:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ac7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac80:	d0a8      	beq.n	800abd4 <_strtod_l+0x554>
 800ac82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ac84:	9805      	ldr	r0, [sp, #20]
 800ac86:	f8cd 9000 	str.w	r9, [sp]
 800ac8a:	462a      	mov	r2, r5
 800ac8c:	f002 fb7e 	bl	800d38c <__s2b>
 800ac90:	9007      	str	r0, [sp, #28]
 800ac92:	2800      	cmp	r0, #0
 800ac94:	f43f af0a 	beq.w	800aaac <_strtod_l+0x42c>
 800ac98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac9a:	1b3f      	subs	r7, r7, r4
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	bfb4      	ite	lt
 800aca0:	463b      	movlt	r3, r7
 800aca2:	2300      	movge	r3, #0
 800aca4:	930a      	str	r3, [sp, #40]	@ 0x28
 800aca6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aca8:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800aed0 <_strtod_l+0x850>
 800acac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800acb0:	2400      	movs	r4, #0
 800acb2:	930d      	str	r3, [sp, #52]	@ 0x34
 800acb4:	4625      	mov	r5, r4
 800acb6:	9b07      	ldr	r3, [sp, #28]
 800acb8:	9805      	ldr	r0, [sp, #20]
 800acba:	6859      	ldr	r1, [r3, #4]
 800acbc:	f002 fabe 	bl	800d23c <_Balloc>
 800acc0:	4606      	mov	r6, r0
 800acc2:	2800      	cmp	r0, #0
 800acc4:	f43f aef6 	beq.w	800aab4 <_strtod_l+0x434>
 800acc8:	9b07      	ldr	r3, [sp, #28]
 800acca:	691a      	ldr	r2, [r3, #16]
 800accc:	ec4b ab19 	vmov	d9, sl, fp
 800acd0:	3202      	adds	r2, #2
 800acd2:	f103 010c 	add.w	r1, r3, #12
 800acd6:	0092      	lsls	r2, r2, #2
 800acd8:	300c      	adds	r0, #12
 800acda:	f001 f864 	bl	800bda6 <memcpy>
 800acde:	eeb0 0b49 	vmov.f64	d0, d9
 800ace2:	9805      	ldr	r0, [sp, #20]
 800ace4:	aa14      	add	r2, sp, #80	@ 0x50
 800ace6:	a913      	add	r1, sp, #76	@ 0x4c
 800ace8:	f002 fe84 	bl	800d9f4 <__d2b>
 800acec:	9012      	str	r0, [sp, #72]	@ 0x48
 800acee:	2800      	cmp	r0, #0
 800acf0:	f43f aee0 	beq.w	800aab4 <_strtod_l+0x434>
 800acf4:	9805      	ldr	r0, [sp, #20]
 800acf6:	2101      	movs	r1, #1
 800acf8:	f002 fbde 	bl	800d4b8 <__i2b>
 800acfc:	4605      	mov	r5, r0
 800acfe:	b940      	cbnz	r0, 800ad12 <_strtod_l+0x692>
 800ad00:	2500      	movs	r5, #0
 800ad02:	e6d7      	b.n	800aab4 <_strtod_l+0x434>
 800ad04:	f04f 31ff 	mov.w	r1, #4294967295
 800ad08:	fa01 f202 	lsl.w	r2, r1, r2
 800ad0c:	ea02 0a0a 	and.w	sl, r2, sl
 800ad10:	e7b0      	b.n	800ac74 <_strtod_l+0x5f4>
 800ad12:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800ad14:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ad16:	2f00      	cmp	r7, #0
 800ad18:	bfab      	itete	ge
 800ad1a:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800ad1c:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800ad1e:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800ad22:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800ad26:	bfac      	ite	ge
 800ad28:	eb07 0903 	addge.w	r9, r7, r3
 800ad2c:	eba3 0807 	sublt.w	r8, r3, r7
 800ad30:	9b06      	ldr	r3, [sp, #24]
 800ad32:	1aff      	subs	r7, r7, r3
 800ad34:	4417      	add	r7, r2
 800ad36:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800ad3a:	4a6a      	ldr	r2, [pc, #424]	@ (800aee4 <_strtod_l+0x864>)
 800ad3c:	3f01      	subs	r7, #1
 800ad3e:	4297      	cmp	r7, r2
 800ad40:	da51      	bge.n	800ade6 <_strtod_l+0x766>
 800ad42:	1bd1      	subs	r1, r2, r7
 800ad44:	291f      	cmp	r1, #31
 800ad46:	eba3 0301 	sub.w	r3, r3, r1
 800ad4a:	f04f 0201 	mov.w	r2, #1
 800ad4e:	dc3e      	bgt.n	800adce <_strtod_l+0x74e>
 800ad50:	408a      	lsls	r2, r1
 800ad52:	920c      	str	r2, [sp, #48]	@ 0x30
 800ad54:	2200      	movs	r2, #0
 800ad56:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ad58:	eb09 0703 	add.w	r7, r9, r3
 800ad5c:	4498      	add	r8, r3
 800ad5e:	9b06      	ldr	r3, [sp, #24]
 800ad60:	45b9      	cmp	r9, r7
 800ad62:	4498      	add	r8, r3
 800ad64:	464b      	mov	r3, r9
 800ad66:	bfa8      	it	ge
 800ad68:	463b      	movge	r3, r7
 800ad6a:	4543      	cmp	r3, r8
 800ad6c:	bfa8      	it	ge
 800ad6e:	4643      	movge	r3, r8
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	bfc2      	ittt	gt
 800ad74:	1aff      	subgt	r7, r7, r3
 800ad76:	eba8 0803 	subgt.w	r8, r8, r3
 800ad7a:	eba9 0903 	subgt.w	r9, r9, r3
 800ad7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	dd16      	ble.n	800adb2 <_strtod_l+0x732>
 800ad84:	4629      	mov	r1, r5
 800ad86:	9805      	ldr	r0, [sp, #20]
 800ad88:	461a      	mov	r2, r3
 800ad8a:	f002 fc4d 	bl	800d628 <__pow5mult>
 800ad8e:	4605      	mov	r5, r0
 800ad90:	2800      	cmp	r0, #0
 800ad92:	d0b5      	beq.n	800ad00 <_strtod_l+0x680>
 800ad94:	4601      	mov	r1, r0
 800ad96:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ad98:	9805      	ldr	r0, [sp, #20]
 800ad9a:	f002 fba3 	bl	800d4e4 <__multiply>
 800ad9e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ada0:	2800      	cmp	r0, #0
 800ada2:	f43f ae87 	beq.w	800aab4 <_strtod_l+0x434>
 800ada6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ada8:	9805      	ldr	r0, [sp, #20]
 800adaa:	f002 fa87 	bl	800d2bc <_Bfree>
 800adae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adb0:	9312      	str	r3, [sp, #72]	@ 0x48
 800adb2:	2f00      	cmp	r7, #0
 800adb4:	dc1b      	bgt.n	800adee <_strtod_l+0x76e>
 800adb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adb8:	2b00      	cmp	r3, #0
 800adba:	dd21      	ble.n	800ae00 <_strtod_l+0x780>
 800adbc:	4631      	mov	r1, r6
 800adbe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800adc0:	9805      	ldr	r0, [sp, #20]
 800adc2:	f002 fc31 	bl	800d628 <__pow5mult>
 800adc6:	4606      	mov	r6, r0
 800adc8:	b9d0      	cbnz	r0, 800ae00 <_strtod_l+0x780>
 800adca:	2600      	movs	r6, #0
 800adcc:	e672      	b.n	800aab4 <_strtod_l+0x434>
 800adce:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800add2:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800add6:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800adda:	37e2      	adds	r7, #226	@ 0xe2
 800addc:	fa02 f107 	lsl.w	r1, r2, r7
 800ade0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ade2:	920c      	str	r2, [sp, #48]	@ 0x30
 800ade4:	e7b8      	b.n	800ad58 <_strtod_l+0x6d8>
 800ade6:	2200      	movs	r2, #0
 800ade8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800adea:	2201      	movs	r2, #1
 800adec:	e7f9      	b.n	800ade2 <_strtod_l+0x762>
 800adee:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800adf0:	9805      	ldr	r0, [sp, #20]
 800adf2:	463a      	mov	r2, r7
 800adf4:	f002 fc72 	bl	800d6dc <__lshift>
 800adf8:	9012      	str	r0, [sp, #72]	@ 0x48
 800adfa:	2800      	cmp	r0, #0
 800adfc:	d1db      	bne.n	800adb6 <_strtod_l+0x736>
 800adfe:	e659      	b.n	800aab4 <_strtod_l+0x434>
 800ae00:	f1b8 0f00 	cmp.w	r8, #0
 800ae04:	dd07      	ble.n	800ae16 <_strtod_l+0x796>
 800ae06:	4631      	mov	r1, r6
 800ae08:	9805      	ldr	r0, [sp, #20]
 800ae0a:	4642      	mov	r2, r8
 800ae0c:	f002 fc66 	bl	800d6dc <__lshift>
 800ae10:	4606      	mov	r6, r0
 800ae12:	2800      	cmp	r0, #0
 800ae14:	d0d9      	beq.n	800adca <_strtod_l+0x74a>
 800ae16:	f1b9 0f00 	cmp.w	r9, #0
 800ae1a:	dd08      	ble.n	800ae2e <_strtod_l+0x7ae>
 800ae1c:	4629      	mov	r1, r5
 800ae1e:	9805      	ldr	r0, [sp, #20]
 800ae20:	464a      	mov	r2, r9
 800ae22:	f002 fc5b 	bl	800d6dc <__lshift>
 800ae26:	4605      	mov	r5, r0
 800ae28:	2800      	cmp	r0, #0
 800ae2a:	f43f ae43 	beq.w	800aab4 <_strtod_l+0x434>
 800ae2e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ae30:	9805      	ldr	r0, [sp, #20]
 800ae32:	4632      	mov	r2, r6
 800ae34:	f002 fcda 	bl	800d7ec <__mdiff>
 800ae38:	4604      	mov	r4, r0
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	f43f ae3a 	beq.w	800aab4 <_strtod_l+0x434>
 800ae40:	2300      	movs	r3, #0
 800ae42:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800ae46:	60c3      	str	r3, [r0, #12]
 800ae48:	4629      	mov	r1, r5
 800ae4a:	f002 fcb3 	bl	800d7b4 <__mcmp>
 800ae4e:	2800      	cmp	r0, #0
 800ae50:	da4c      	bge.n	800aeec <_strtod_l+0x86c>
 800ae52:	ea58 080a 	orrs.w	r8, r8, sl
 800ae56:	d172      	bne.n	800af3e <_strtod_l+0x8be>
 800ae58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d16e      	bne.n	800af3e <_strtod_l+0x8be>
 800ae60:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae64:	0d1b      	lsrs	r3, r3, #20
 800ae66:	051b      	lsls	r3, r3, #20
 800ae68:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ae6c:	d967      	bls.n	800af3e <_strtod_l+0x8be>
 800ae6e:	6963      	ldr	r3, [r4, #20]
 800ae70:	b913      	cbnz	r3, 800ae78 <_strtod_l+0x7f8>
 800ae72:	6923      	ldr	r3, [r4, #16]
 800ae74:	2b01      	cmp	r3, #1
 800ae76:	dd62      	ble.n	800af3e <_strtod_l+0x8be>
 800ae78:	4621      	mov	r1, r4
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	9805      	ldr	r0, [sp, #20]
 800ae7e:	f002 fc2d 	bl	800d6dc <__lshift>
 800ae82:	4629      	mov	r1, r5
 800ae84:	4604      	mov	r4, r0
 800ae86:	f002 fc95 	bl	800d7b4 <__mcmp>
 800ae8a:	2800      	cmp	r0, #0
 800ae8c:	dd57      	ble.n	800af3e <_strtod_l+0x8be>
 800ae8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ae92:	9a06      	ldr	r2, [sp, #24]
 800ae94:	0d1b      	lsrs	r3, r3, #20
 800ae96:	051b      	lsls	r3, r3, #20
 800ae98:	2a00      	cmp	r2, #0
 800ae9a:	d06e      	beq.n	800af7a <_strtod_l+0x8fa>
 800ae9c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aea0:	d86b      	bhi.n	800af7a <_strtod_l+0x8fa>
 800aea2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800aea6:	f67f ae99 	bls.w	800abdc <_strtod_l+0x55c>
 800aeaa:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800aed8 <_strtod_l+0x858>
 800aeae:	ec4b ab16 	vmov	d6, sl, fp
 800aeb2:	4b0d      	ldr	r3, [pc, #52]	@ (800aee8 <_strtod_l+0x868>)
 800aeb4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800aeb8:	ee17 2a90 	vmov	r2, s15
 800aebc:	4013      	ands	r3, r2
 800aebe:	ec5b ab17 	vmov	sl, fp, d7
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	f47f ae01 	bne.w	800aaca <_strtod_l+0x44a>
 800aec8:	9a05      	ldr	r2, [sp, #20]
 800aeca:	2322      	movs	r3, #34	@ 0x22
 800aecc:	6013      	str	r3, [r2, #0]
 800aece:	e5fc      	b.n	800aaca <_strtod_l+0x44a>
 800aed0:	ffc00000 	.word	0xffc00000
 800aed4:	41dfffff 	.word	0x41dfffff
 800aed8:	00000000 	.word	0x00000000
 800aedc:	39500000 	.word	0x39500000
 800aee0:	0800e900 	.word	0x0800e900
 800aee4:	fffffc02 	.word	0xfffffc02
 800aee8:	7ff00000 	.word	0x7ff00000
 800aeec:	46d9      	mov	r9, fp
 800aeee:	d15d      	bne.n	800afac <_strtod_l+0x92c>
 800aef0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aef4:	f1b8 0f00 	cmp.w	r8, #0
 800aef8:	d02a      	beq.n	800af50 <_strtod_l+0x8d0>
 800aefa:	4aa9      	ldr	r2, [pc, #676]	@ (800b1a0 <_strtod_l+0xb20>)
 800aefc:	4293      	cmp	r3, r2
 800aefe:	d12a      	bne.n	800af56 <_strtod_l+0x8d6>
 800af00:	9b06      	ldr	r3, [sp, #24]
 800af02:	4652      	mov	r2, sl
 800af04:	b1fb      	cbz	r3, 800af46 <_strtod_l+0x8c6>
 800af06:	4ba7      	ldr	r3, [pc, #668]	@ (800b1a4 <_strtod_l+0xb24>)
 800af08:	ea0b 0303 	and.w	r3, fp, r3
 800af0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800af10:	f04f 31ff 	mov.w	r1, #4294967295
 800af14:	d81a      	bhi.n	800af4c <_strtod_l+0x8cc>
 800af16:	0d1b      	lsrs	r3, r3, #20
 800af18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800af1c:	fa01 f303 	lsl.w	r3, r1, r3
 800af20:	429a      	cmp	r2, r3
 800af22:	d118      	bne.n	800af56 <_strtod_l+0x8d6>
 800af24:	4ba0      	ldr	r3, [pc, #640]	@ (800b1a8 <_strtod_l+0xb28>)
 800af26:	4599      	cmp	r9, r3
 800af28:	d102      	bne.n	800af30 <_strtod_l+0x8b0>
 800af2a:	3201      	adds	r2, #1
 800af2c:	f43f adc2 	beq.w	800aab4 <_strtod_l+0x434>
 800af30:	4b9c      	ldr	r3, [pc, #624]	@ (800b1a4 <_strtod_l+0xb24>)
 800af32:	ea09 0303 	and.w	r3, r9, r3
 800af36:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800af3a:	f04f 0a00 	mov.w	sl, #0
 800af3e:	9b06      	ldr	r3, [sp, #24]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d1b2      	bne.n	800aeaa <_strtod_l+0x82a>
 800af44:	e5c1      	b.n	800aaca <_strtod_l+0x44a>
 800af46:	f04f 33ff 	mov.w	r3, #4294967295
 800af4a:	e7e9      	b.n	800af20 <_strtod_l+0x8a0>
 800af4c:	460b      	mov	r3, r1
 800af4e:	e7e7      	b.n	800af20 <_strtod_l+0x8a0>
 800af50:	ea53 030a 	orrs.w	r3, r3, sl
 800af54:	d09b      	beq.n	800ae8e <_strtod_l+0x80e>
 800af56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af58:	b1c3      	cbz	r3, 800af8c <_strtod_l+0x90c>
 800af5a:	ea13 0f09 	tst.w	r3, r9
 800af5e:	d0ee      	beq.n	800af3e <_strtod_l+0x8be>
 800af60:	9a06      	ldr	r2, [sp, #24]
 800af62:	4650      	mov	r0, sl
 800af64:	4659      	mov	r1, fp
 800af66:	f1b8 0f00 	cmp.w	r8, #0
 800af6a:	d013      	beq.n	800af94 <_strtod_l+0x914>
 800af6c:	f7ff fb6b 	bl	800a646 <sulp>
 800af70:	ee39 7b00 	vadd.f64	d7, d9, d0
 800af74:	ec5b ab17 	vmov	sl, fp, d7
 800af78:	e7e1      	b.n	800af3e <_strtod_l+0x8be>
 800af7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800af7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800af82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800af86:	f04f 3aff 	mov.w	sl, #4294967295
 800af8a:	e7d8      	b.n	800af3e <_strtod_l+0x8be>
 800af8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af8e:	ea13 0f0a 	tst.w	r3, sl
 800af92:	e7e4      	b.n	800af5e <_strtod_l+0x8de>
 800af94:	f7ff fb57 	bl	800a646 <sulp>
 800af98:	ee39 0b40 	vsub.f64	d0, d9, d0
 800af9c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800afa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afa4:	ec5b ab10 	vmov	sl, fp, d0
 800afa8:	d1c9      	bne.n	800af3e <_strtod_l+0x8be>
 800afaa:	e617      	b.n	800abdc <_strtod_l+0x55c>
 800afac:	4629      	mov	r1, r5
 800afae:	4620      	mov	r0, r4
 800afb0:	f002 fd78 	bl	800daa4 <__ratio>
 800afb4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800afb8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800afbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afc0:	d85d      	bhi.n	800b07e <_strtod_l+0x9fe>
 800afc2:	f1b8 0f00 	cmp.w	r8, #0
 800afc6:	d164      	bne.n	800b092 <_strtod_l+0xa12>
 800afc8:	f1ba 0f00 	cmp.w	sl, #0
 800afcc:	d14b      	bne.n	800b066 <_strtod_l+0x9e6>
 800afce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800afd2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d160      	bne.n	800b09c <_strtod_l+0xa1c>
 800afda:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800afde:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800afe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afe6:	d401      	bmi.n	800afec <_strtod_l+0x96c>
 800afe8:	ee20 8b08 	vmul.f64	d8, d0, d8
 800afec:	eeb1 ab48 	vneg.f64	d10, d8
 800aff0:	486c      	ldr	r0, [pc, #432]	@ (800b1a4 <_strtod_l+0xb24>)
 800aff2:	496e      	ldr	r1, [pc, #440]	@ (800b1ac <_strtod_l+0xb2c>)
 800aff4:	ea09 0700 	and.w	r7, r9, r0
 800aff8:	428f      	cmp	r7, r1
 800affa:	ec53 2b1a 	vmov	r2, r3, d10
 800affe:	d17d      	bne.n	800b0fc <_strtod_l+0xa7c>
 800b000:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800b004:	ec4b ab1c 	vmov	d12, sl, fp
 800b008:	eeb0 0b4c 	vmov.f64	d0, d12
 800b00c:	f002 fc82 	bl	800d914 <__ulp>
 800b010:	4864      	ldr	r0, [pc, #400]	@ (800b1a4 <_strtod_l+0xb24>)
 800b012:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800b016:	ee1c 3a90 	vmov	r3, s25
 800b01a:	4a65      	ldr	r2, [pc, #404]	@ (800b1b0 <_strtod_l+0xb30>)
 800b01c:	ea03 0100 	and.w	r1, r3, r0
 800b020:	4291      	cmp	r1, r2
 800b022:	ec5b ab1c 	vmov	sl, fp, d12
 800b026:	d93c      	bls.n	800b0a2 <_strtod_l+0xa22>
 800b028:	ee19 2a90 	vmov	r2, s19
 800b02c:	4b5e      	ldr	r3, [pc, #376]	@ (800b1a8 <_strtod_l+0xb28>)
 800b02e:	429a      	cmp	r2, r3
 800b030:	d104      	bne.n	800b03c <_strtod_l+0x9bc>
 800b032:	ee19 3a10 	vmov	r3, s18
 800b036:	3301      	adds	r3, #1
 800b038:	f43f ad3c 	beq.w	800aab4 <_strtod_l+0x434>
 800b03c:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800b1a8 <_strtod_l+0xb28>
 800b040:	f04f 3aff 	mov.w	sl, #4294967295
 800b044:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b046:	9805      	ldr	r0, [sp, #20]
 800b048:	f002 f938 	bl	800d2bc <_Bfree>
 800b04c:	9805      	ldr	r0, [sp, #20]
 800b04e:	4631      	mov	r1, r6
 800b050:	f002 f934 	bl	800d2bc <_Bfree>
 800b054:	9805      	ldr	r0, [sp, #20]
 800b056:	4629      	mov	r1, r5
 800b058:	f002 f930 	bl	800d2bc <_Bfree>
 800b05c:	9805      	ldr	r0, [sp, #20]
 800b05e:	4621      	mov	r1, r4
 800b060:	f002 f92c 	bl	800d2bc <_Bfree>
 800b064:	e627      	b.n	800acb6 <_strtod_l+0x636>
 800b066:	f1ba 0f01 	cmp.w	sl, #1
 800b06a:	d103      	bne.n	800b074 <_strtod_l+0x9f4>
 800b06c:	f1bb 0f00 	cmp.w	fp, #0
 800b070:	f43f adb4 	beq.w	800abdc <_strtod_l+0x55c>
 800b074:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800b078:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800b07c:	e7b8      	b.n	800aff0 <_strtod_l+0x970>
 800b07e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800b082:	ee20 8b08 	vmul.f64	d8, d0, d8
 800b086:	f1b8 0f00 	cmp.w	r8, #0
 800b08a:	d0af      	beq.n	800afec <_strtod_l+0x96c>
 800b08c:	eeb0 ab48 	vmov.f64	d10, d8
 800b090:	e7ae      	b.n	800aff0 <_strtod_l+0x970>
 800b092:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800b096:	eeb0 8b4a 	vmov.f64	d8, d10
 800b09a:	e7a9      	b.n	800aff0 <_strtod_l+0x970>
 800b09c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800b0a0:	e7a6      	b.n	800aff0 <_strtod_l+0x970>
 800b0a2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b0a6:	9b06      	ldr	r3, [sp, #24]
 800b0a8:	46d9      	mov	r9, fp
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d1ca      	bne.n	800b044 <_strtod_l+0x9c4>
 800b0ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b0b2:	0d1b      	lsrs	r3, r3, #20
 800b0b4:	051b      	lsls	r3, r3, #20
 800b0b6:	429f      	cmp	r7, r3
 800b0b8:	d1c4      	bne.n	800b044 <_strtod_l+0x9c4>
 800b0ba:	ec51 0b18 	vmov	r0, r1, d8
 800b0be:	f7f5 faeb 	bl	8000698 <__aeabi_d2lz>
 800b0c2:	f7f5 faa3 	bl	800060c <__aeabi_l2d>
 800b0c6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800b0ca:	ec41 0b17 	vmov	d7, r0, r1
 800b0ce:	ea49 090a 	orr.w	r9, r9, sl
 800b0d2:	ea59 0908 	orrs.w	r9, r9, r8
 800b0d6:	ee38 8b47 	vsub.f64	d8, d8, d7
 800b0da:	d03c      	beq.n	800b156 <_strtod_l+0xad6>
 800b0dc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800b188 <_strtod_l+0xb08>
 800b0e0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0e8:	f53f acef 	bmi.w	800aaca <_strtod_l+0x44a>
 800b0ec:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800b190 <_strtod_l+0xb10>
 800b0f0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b0f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0f8:	dda4      	ble.n	800b044 <_strtod_l+0x9c4>
 800b0fa:	e4e6      	b.n	800aaca <_strtod_l+0x44a>
 800b0fc:	9906      	ldr	r1, [sp, #24]
 800b0fe:	b1e1      	cbz	r1, 800b13a <_strtod_l+0xaba>
 800b100:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800b104:	d819      	bhi.n	800b13a <_strtod_l+0xaba>
 800b106:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800b10a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b10e:	d811      	bhi.n	800b134 <_strtod_l+0xab4>
 800b110:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800b114:	ee18 3a10 	vmov	r3, s16
 800b118:	2b01      	cmp	r3, #1
 800b11a:	bf38      	it	cc
 800b11c:	2301      	movcc	r3, #1
 800b11e:	ee08 3a10 	vmov	s16, r3
 800b122:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800b126:	f1b8 0f00 	cmp.w	r8, #0
 800b12a:	d111      	bne.n	800b150 <_strtod_l+0xad0>
 800b12c:	eeb1 7b48 	vneg.f64	d7, d8
 800b130:	ec53 2b17 	vmov	r2, r3, d7
 800b134:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800b138:	1bcb      	subs	r3, r1, r7
 800b13a:	eeb0 0b49 	vmov.f64	d0, d9
 800b13e:	ec43 2b1a 	vmov	d10, r2, r3
 800b142:	f002 fbe7 	bl	800d914 <__ulp>
 800b146:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800b14a:	ec5b ab19 	vmov	sl, fp, d9
 800b14e:	e7aa      	b.n	800b0a6 <_strtod_l+0xa26>
 800b150:	eeb0 7b48 	vmov.f64	d7, d8
 800b154:	e7ec      	b.n	800b130 <_strtod_l+0xab0>
 800b156:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800b198 <_strtod_l+0xb18>
 800b15a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b15e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b162:	f57f af6f 	bpl.w	800b044 <_strtod_l+0x9c4>
 800b166:	e4b0      	b.n	800aaca <_strtod_l+0x44a>
 800b168:	2300      	movs	r3, #0
 800b16a:	9308      	str	r3, [sp, #32]
 800b16c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b16e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b170:	6013      	str	r3, [r2, #0]
 800b172:	f7ff bac4 	b.w	800a6fe <_strtod_l+0x7e>
 800b176:	2a65      	cmp	r2, #101	@ 0x65
 800b178:	f43f abbf 	beq.w	800a8fa <_strtod_l+0x27a>
 800b17c:	2a45      	cmp	r2, #69	@ 0x45
 800b17e:	f43f abbc 	beq.w	800a8fa <_strtod_l+0x27a>
 800b182:	2101      	movs	r1, #1
 800b184:	f7ff bbf4 	b.w	800a970 <_strtod_l+0x2f0>
 800b188:	94a03595 	.word	0x94a03595
 800b18c:	3fdfffff 	.word	0x3fdfffff
 800b190:	35afe535 	.word	0x35afe535
 800b194:	3fe00000 	.word	0x3fe00000
 800b198:	94a03595 	.word	0x94a03595
 800b19c:	3fcfffff 	.word	0x3fcfffff
 800b1a0:	000fffff 	.word	0x000fffff
 800b1a4:	7ff00000 	.word	0x7ff00000
 800b1a8:	7fefffff 	.word	0x7fefffff
 800b1ac:	7fe00000 	.word	0x7fe00000
 800b1b0:	7c9fffff 	.word	0x7c9fffff

0800b1b4 <strtod>:
 800b1b4:	460a      	mov	r2, r1
 800b1b6:	4601      	mov	r1, r0
 800b1b8:	4802      	ldr	r0, [pc, #8]	@ (800b1c4 <strtod+0x10>)
 800b1ba:	4b03      	ldr	r3, [pc, #12]	@ (800b1c8 <strtod+0x14>)
 800b1bc:	6800      	ldr	r0, [r0, #0]
 800b1be:	f7ff ba5f 	b.w	800a680 <_strtod_l>
 800b1c2:	bf00      	nop
 800b1c4:	200001e0 	.word	0x200001e0
 800b1c8:	20000074 	.word	0x20000074

0800b1cc <__cvt>:
 800b1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1ce:	ed2d 8b02 	vpush	{d8}
 800b1d2:	eeb0 8b40 	vmov.f64	d8, d0
 800b1d6:	b085      	sub	sp, #20
 800b1d8:	4617      	mov	r7, r2
 800b1da:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800b1dc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b1de:	ee18 2a90 	vmov	r2, s17
 800b1e2:	f025 0520 	bic.w	r5, r5, #32
 800b1e6:	2a00      	cmp	r2, #0
 800b1e8:	bfb6      	itet	lt
 800b1ea:	222d      	movlt	r2, #45	@ 0x2d
 800b1ec:	2200      	movge	r2, #0
 800b1ee:	eeb1 8b40 	vneglt.f64	d8, d0
 800b1f2:	2d46      	cmp	r5, #70	@ 0x46
 800b1f4:	460c      	mov	r4, r1
 800b1f6:	701a      	strb	r2, [r3, #0]
 800b1f8:	d004      	beq.n	800b204 <__cvt+0x38>
 800b1fa:	2d45      	cmp	r5, #69	@ 0x45
 800b1fc:	d100      	bne.n	800b200 <__cvt+0x34>
 800b1fe:	3401      	adds	r4, #1
 800b200:	2102      	movs	r1, #2
 800b202:	e000      	b.n	800b206 <__cvt+0x3a>
 800b204:	2103      	movs	r1, #3
 800b206:	ab03      	add	r3, sp, #12
 800b208:	9301      	str	r3, [sp, #4]
 800b20a:	ab02      	add	r3, sp, #8
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	4622      	mov	r2, r4
 800b210:	4633      	mov	r3, r6
 800b212:	eeb0 0b48 	vmov.f64	d0, d8
 800b216:	f000 fe67 	bl	800bee8 <_dtoa_r>
 800b21a:	2d47      	cmp	r5, #71	@ 0x47
 800b21c:	d114      	bne.n	800b248 <__cvt+0x7c>
 800b21e:	07fb      	lsls	r3, r7, #31
 800b220:	d50a      	bpl.n	800b238 <__cvt+0x6c>
 800b222:	1902      	adds	r2, r0, r4
 800b224:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b22c:	bf08      	it	eq
 800b22e:	9203      	streq	r2, [sp, #12]
 800b230:	2130      	movs	r1, #48	@ 0x30
 800b232:	9b03      	ldr	r3, [sp, #12]
 800b234:	4293      	cmp	r3, r2
 800b236:	d319      	bcc.n	800b26c <__cvt+0xa0>
 800b238:	9b03      	ldr	r3, [sp, #12]
 800b23a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b23c:	1a1b      	subs	r3, r3, r0
 800b23e:	6013      	str	r3, [r2, #0]
 800b240:	b005      	add	sp, #20
 800b242:	ecbd 8b02 	vpop	{d8}
 800b246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b248:	2d46      	cmp	r5, #70	@ 0x46
 800b24a:	eb00 0204 	add.w	r2, r0, r4
 800b24e:	d1e9      	bne.n	800b224 <__cvt+0x58>
 800b250:	7803      	ldrb	r3, [r0, #0]
 800b252:	2b30      	cmp	r3, #48	@ 0x30
 800b254:	d107      	bne.n	800b266 <__cvt+0x9a>
 800b256:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b25a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b25e:	bf1c      	itt	ne
 800b260:	f1c4 0401 	rsbne	r4, r4, #1
 800b264:	6034      	strne	r4, [r6, #0]
 800b266:	6833      	ldr	r3, [r6, #0]
 800b268:	441a      	add	r2, r3
 800b26a:	e7db      	b.n	800b224 <__cvt+0x58>
 800b26c:	1c5c      	adds	r4, r3, #1
 800b26e:	9403      	str	r4, [sp, #12]
 800b270:	7019      	strb	r1, [r3, #0]
 800b272:	e7de      	b.n	800b232 <__cvt+0x66>

0800b274 <__exponent>:
 800b274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b276:	2900      	cmp	r1, #0
 800b278:	bfba      	itte	lt
 800b27a:	4249      	neglt	r1, r1
 800b27c:	232d      	movlt	r3, #45	@ 0x2d
 800b27e:	232b      	movge	r3, #43	@ 0x2b
 800b280:	2909      	cmp	r1, #9
 800b282:	7002      	strb	r2, [r0, #0]
 800b284:	7043      	strb	r3, [r0, #1]
 800b286:	dd29      	ble.n	800b2dc <__exponent+0x68>
 800b288:	f10d 0307 	add.w	r3, sp, #7
 800b28c:	461d      	mov	r5, r3
 800b28e:	270a      	movs	r7, #10
 800b290:	461a      	mov	r2, r3
 800b292:	fbb1 f6f7 	udiv	r6, r1, r7
 800b296:	fb07 1416 	mls	r4, r7, r6, r1
 800b29a:	3430      	adds	r4, #48	@ 0x30
 800b29c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b2a0:	460c      	mov	r4, r1
 800b2a2:	2c63      	cmp	r4, #99	@ 0x63
 800b2a4:	f103 33ff 	add.w	r3, r3, #4294967295
 800b2a8:	4631      	mov	r1, r6
 800b2aa:	dcf1      	bgt.n	800b290 <__exponent+0x1c>
 800b2ac:	3130      	adds	r1, #48	@ 0x30
 800b2ae:	1e94      	subs	r4, r2, #2
 800b2b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b2b4:	1c41      	adds	r1, r0, #1
 800b2b6:	4623      	mov	r3, r4
 800b2b8:	42ab      	cmp	r3, r5
 800b2ba:	d30a      	bcc.n	800b2d2 <__exponent+0x5e>
 800b2bc:	f10d 0309 	add.w	r3, sp, #9
 800b2c0:	1a9b      	subs	r3, r3, r2
 800b2c2:	42ac      	cmp	r4, r5
 800b2c4:	bf88      	it	hi
 800b2c6:	2300      	movhi	r3, #0
 800b2c8:	3302      	adds	r3, #2
 800b2ca:	4403      	add	r3, r0
 800b2cc:	1a18      	subs	r0, r3, r0
 800b2ce:	b003      	add	sp, #12
 800b2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2d2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b2d6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b2da:	e7ed      	b.n	800b2b8 <__exponent+0x44>
 800b2dc:	2330      	movs	r3, #48	@ 0x30
 800b2de:	3130      	adds	r1, #48	@ 0x30
 800b2e0:	7083      	strb	r3, [r0, #2]
 800b2e2:	70c1      	strb	r1, [r0, #3]
 800b2e4:	1d03      	adds	r3, r0, #4
 800b2e6:	e7f1      	b.n	800b2cc <__exponent+0x58>

0800b2e8 <_printf_float>:
 800b2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ec:	b08d      	sub	sp, #52	@ 0x34
 800b2ee:	460c      	mov	r4, r1
 800b2f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b2f4:	4616      	mov	r6, r2
 800b2f6:	461f      	mov	r7, r3
 800b2f8:	4605      	mov	r5, r0
 800b2fa:	f000 fcdd 	bl	800bcb8 <_localeconv_r>
 800b2fe:	f8d0 b000 	ldr.w	fp, [r0]
 800b302:	4658      	mov	r0, fp
 800b304:	f7f4 ffec 	bl	80002e0 <strlen>
 800b308:	2300      	movs	r3, #0
 800b30a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b30c:	f8d8 3000 	ldr.w	r3, [r8]
 800b310:	f894 9018 	ldrb.w	r9, [r4, #24]
 800b314:	6822      	ldr	r2, [r4, #0]
 800b316:	9005      	str	r0, [sp, #20]
 800b318:	3307      	adds	r3, #7
 800b31a:	f023 0307 	bic.w	r3, r3, #7
 800b31e:	f103 0108 	add.w	r1, r3, #8
 800b322:	f8c8 1000 	str.w	r1, [r8]
 800b326:	ed93 0b00 	vldr	d0, [r3]
 800b32a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800b588 <_printf_float+0x2a0>
 800b32e:	eeb0 7bc0 	vabs.f64	d7, d0
 800b332:	eeb4 7b46 	vcmp.f64	d7, d6
 800b336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b33a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800b33e:	dd24      	ble.n	800b38a <_printf_float+0xa2>
 800b340:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b348:	d502      	bpl.n	800b350 <_printf_float+0x68>
 800b34a:	232d      	movs	r3, #45	@ 0x2d
 800b34c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b350:	498f      	ldr	r1, [pc, #572]	@ (800b590 <_printf_float+0x2a8>)
 800b352:	4b90      	ldr	r3, [pc, #576]	@ (800b594 <_printf_float+0x2ac>)
 800b354:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800b358:	bf8c      	ite	hi
 800b35a:	4688      	movhi	r8, r1
 800b35c:	4698      	movls	r8, r3
 800b35e:	f022 0204 	bic.w	r2, r2, #4
 800b362:	2303      	movs	r3, #3
 800b364:	6123      	str	r3, [r4, #16]
 800b366:	6022      	str	r2, [r4, #0]
 800b368:	f04f 0a00 	mov.w	sl, #0
 800b36c:	9700      	str	r7, [sp, #0]
 800b36e:	4633      	mov	r3, r6
 800b370:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b372:	4621      	mov	r1, r4
 800b374:	4628      	mov	r0, r5
 800b376:	f000 f9d1 	bl	800b71c <_printf_common>
 800b37a:	3001      	adds	r0, #1
 800b37c:	f040 8089 	bne.w	800b492 <_printf_float+0x1aa>
 800b380:	f04f 30ff 	mov.w	r0, #4294967295
 800b384:	b00d      	add	sp, #52	@ 0x34
 800b386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b38a:	eeb4 0b40 	vcmp.f64	d0, d0
 800b38e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b392:	d709      	bvc.n	800b3a8 <_printf_float+0xc0>
 800b394:	ee10 3a90 	vmov	r3, s1
 800b398:	2b00      	cmp	r3, #0
 800b39a:	bfbc      	itt	lt
 800b39c:	232d      	movlt	r3, #45	@ 0x2d
 800b39e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b3a2:	497d      	ldr	r1, [pc, #500]	@ (800b598 <_printf_float+0x2b0>)
 800b3a4:	4b7d      	ldr	r3, [pc, #500]	@ (800b59c <_printf_float+0x2b4>)
 800b3a6:	e7d5      	b.n	800b354 <_printf_float+0x6c>
 800b3a8:	6863      	ldr	r3, [r4, #4]
 800b3aa:	1c59      	adds	r1, r3, #1
 800b3ac:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800b3b0:	d139      	bne.n	800b426 <_printf_float+0x13e>
 800b3b2:	2306      	movs	r3, #6
 800b3b4:	6063      	str	r3, [r4, #4]
 800b3b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	6022      	str	r2, [r4, #0]
 800b3be:	9303      	str	r3, [sp, #12]
 800b3c0:	ab0a      	add	r3, sp, #40	@ 0x28
 800b3c2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800b3c6:	ab09      	add	r3, sp, #36	@ 0x24
 800b3c8:	9300      	str	r3, [sp, #0]
 800b3ca:	6861      	ldr	r1, [r4, #4]
 800b3cc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b3d0:	4628      	mov	r0, r5
 800b3d2:	f7ff fefb 	bl	800b1cc <__cvt>
 800b3d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b3da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b3dc:	4680      	mov	r8, r0
 800b3de:	d129      	bne.n	800b434 <_printf_float+0x14c>
 800b3e0:	1cc8      	adds	r0, r1, #3
 800b3e2:	db02      	blt.n	800b3ea <_printf_float+0x102>
 800b3e4:	6863      	ldr	r3, [r4, #4]
 800b3e6:	4299      	cmp	r1, r3
 800b3e8:	dd41      	ble.n	800b46e <_printf_float+0x186>
 800b3ea:	f1a9 0902 	sub.w	r9, r9, #2
 800b3ee:	fa5f f989 	uxtb.w	r9, r9
 800b3f2:	3901      	subs	r1, #1
 800b3f4:	464a      	mov	r2, r9
 800b3f6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b3fa:	9109      	str	r1, [sp, #36]	@ 0x24
 800b3fc:	f7ff ff3a 	bl	800b274 <__exponent>
 800b400:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b402:	1813      	adds	r3, r2, r0
 800b404:	2a01      	cmp	r2, #1
 800b406:	4682      	mov	sl, r0
 800b408:	6123      	str	r3, [r4, #16]
 800b40a:	dc02      	bgt.n	800b412 <_printf_float+0x12a>
 800b40c:	6822      	ldr	r2, [r4, #0]
 800b40e:	07d2      	lsls	r2, r2, #31
 800b410:	d501      	bpl.n	800b416 <_printf_float+0x12e>
 800b412:	3301      	adds	r3, #1
 800b414:	6123      	str	r3, [r4, #16]
 800b416:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d0a6      	beq.n	800b36c <_printf_float+0x84>
 800b41e:	232d      	movs	r3, #45	@ 0x2d
 800b420:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b424:	e7a2      	b.n	800b36c <_printf_float+0x84>
 800b426:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b42a:	d1c4      	bne.n	800b3b6 <_printf_float+0xce>
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d1c2      	bne.n	800b3b6 <_printf_float+0xce>
 800b430:	2301      	movs	r3, #1
 800b432:	e7bf      	b.n	800b3b4 <_printf_float+0xcc>
 800b434:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b438:	d9db      	bls.n	800b3f2 <_printf_float+0x10a>
 800b43a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800b43e:	d118      	bne.n	800b472 <_printf_float+0x18a>
 800b440:	2900      	cmp	r1, #0
 800b442:	6863      	ldr	r3, [r4, #4]
 800b444:	dd0b      	ble.n	800b45e <_printf_float+0x176>
 800b446:	6121      	str	r1, [r4, #16]
 800b448:	b913      	cbnz	r3, 800b450 <_printf_float+0x168>
 800b44a:	6822      	ldr	r2, [r4, #0]
 800b44c:	07d0      	lsls	r0, r2, #31
 800b44e:	d502      	bpl.n	800b456 <_printf_float+0x16e>
 800b450:	3301      	adds	r3, #1
 800b452:	440b      	add	r3, r1
 800b454:	6123      	str	r3, [r4, #16]
 800b456:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b458:	f04f 0a00 	mov.w	sl, #0
 800b45c:	e7db      	b.n	800b416 <_printf_float+0x12e>
 800b45e:	b913      	cbnz	r3, 800b466 <_printf_float+0x17e>
 800b460:	6822      	ldr	r2, [r4, #0]
 800b462:	07d2      	lsls	r2, r2, #31
 800b464:	d501      	bpl.n	800b46a <_printf_float+0x182>
 800b466:	3302      	adds	r3, #2
 800b468:	e7f4      	b.n	800b454 <_printf_float+0x16c>
 800b46a:	2301      	movs	r3, #1
 800b46c:	e7f2      	b.n	800b454 <_printf_float+0x16c>
 800b46e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800b472:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b474:	4299      	cmp	r1, r3
 800b476:	db05      	blt.n	800b484 <_printf_float+0x19c>
 800b478:	6823      	ldr	r3, [r4, #0]
 800b47a:	6121      	str	r1, [r4, #16]
 800b47c:	07d8      	lsls	r0, r3, #31
 800b47e:	d5ea      	bpl.n	800b456 <_printf_float+0x16e>
 800b480:	1c4b      	adds	r3, r1, #1
 800b482:	e7e7      	b.n	800b454 <_printf_float+0x16c>
 800b484:	2900      	cmp	r1, #0
 800b486:	bfd4      	ite	le
 800b488:	f1c1 0202 	rsble	r2, r1, #2
 800b48c:	2201      	movgt	r2, #1
 800b48e:	4413      	add	r3, r2
 800b490:	e7e0      	b.n	800b454 <_printf_float+0x16c>
 800b492:	6823      	ldr	r3, [r4, #0]
 800b494:	055a      	lsls	r2, r3, #21
 800b496:	d407      	bmi.n	800b4a8 <_printf_float+0x1c0>
 800b498:	6923      	ldr	r3, [r4, #16]
 800b49a:	4642      	mov	r2, r8
 800b49c:	4631      	mov	r1, r6
 800b49e:	4628      	mov	r0, r5
 800b4a0:	47b8      	blx	r7
 800b4a2:	3001      	adds	r0, #1
 800b4a4:	d12a      	bne.n	800b4fc <_printf_float+0x214>
 800b4a6:	e76b      	b.n	800b380 <_printf_float+0x98>
 800b4a8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800b4ac:	f240 80e0 	bls.w	800b670 <_printf_float+0x388>
 800b4b0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b4b4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b4b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4bc:	d133      	bne.n	800b526 <_printf_float+0x23e>
 800b4be:	4a38      	ldr	r2, [pc, #224]	@ (800b5a0 <_printf_float+0x2b8>)
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	4631      	mov	r1, r6
 800b4c4:	4628      	mov	r0, r5
 800b4c6:	47b8      	blx	r7
 800b4c8:	3001      	adds	r0, #1
 800b4ca:	f43f af59 	beq.w	800b380 <_printf_float+0x98>
 800b4ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b4d2:	4543      	cmp	r3, r8
 800b4d4:	db02      	blt.n	800b4dc <_printf_float+0x1f4>
 800b4d6:	6823      	ldr	r3, [r4, #0]
 800b4d8:	07d8      	lsls	r0, r3, #31
 800b4da:	d50f      	bpl.n	800b4fc <_printf_float+0x214>
 800b4dc:	9b05      	ldr	r3, [sp, #20]
 800b4de:	465a      	mov	r2, fp
 800b4e0:	4631      	mov	r1, r6
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	47b8      	blx	r7
 800b4e6:	3001      	adds	r0, #1
 800b4e8:	f43f af4a 	beq.w	800b380 <_printf_float+0x98>
 800b4ec:	f04f 0900 	mov.w	r9, #0
 800b4f0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4f4:	f104 0a1a 	add.w	sl, r4, #26
 800b4f8:	45c8      	cmp	r8, r9
 800b4fa:	dc09      	bgt.n	800b510 <_printf_float+0x228>
 800b4fc:	6823      	ldr	r3, [r4, #0]
 800b4fe:	079b      	lsls	r3, r3, #30
 800b500:	f100 8107 	bmi.w	800b712 <_printf_float+0x42a>
 800b504:	68e0      	ldr	r0, [r4, #12]
 800b506:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b508:	4298      	cmp	r0, r3
 800b50a:	bfb8      	it	lt
 800b50c:	4618      	movlt	r0, r3
 800b50e:	e739      	b.n	800b384 <_printf_float+0x9c>
 800b510:	2301      	movs	r3, #1
 800b512:	4652      	mov	r2, sl
 800b514:	4631      	mov	r1, r6
 800b516:	4628      	mov	r0, r5
 800b518:	47b8      	blx	r7
 800b51a:	3001      	adds	r0, #1
 800b51c:	f43f af30 	beq.w	800b380 <_printf_float+0x98>
 800b520:	f109 0901 	add.w	r9, r9, #1
 800b524:	e7e8      	b.n	800b4f8 <_printf_float+0x210>
 800b526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b528:	2b00      	cmp	r3, #0
 800b52a:	dc3b      	bgt.n	800b5a4 <_printf_float+0x2bc>
 800b52c:	4a1c      	ldr	r2, [pc, #112]	@ (800b5a0 <_printf_float+0x2b8>)
 800b52e:	2301      	movs	r3, #1
 800b530:	4631      	mov	r1, r6
 800b532:	4628      	mov	r0, r5
 800b534:	47b8      	blx	r7
 800b536:	3001      	adds	r0, #1
 800b538:	f43f af22 	beq.w	800b380 <_printf_float+0x98>
 800b53c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b540:	ea59 0303 	orrs.w	r3, r9, r3
 800b544:	d102      	bne.n	800b54c <_printf_float+0x264>
 800b546:	6823      	ldr	r3, [r4, #0]
 800b548:	07d9      	lsls	r1, r3, #31
 800b54a:	d5d7      	bpl.n	800b4fc <_printf_float+0x214>
 800b54c:	9b05      	ldr	r3, [sp, #20]
 800b54e:	465a      	mov	r2, fp
 800b550:	4631      	mov	r1, r6
 800b552:	4628      	mov	r0, r5
 800b554:	47b8      	blx	r7
 800b556:	3001      	adds	r0, #1
 800b558:	f43f af12 	beq.w	800b380 <_printf_float+0x98>
 800b55c:	f04f 0a00 	mov.w	sl, #0
 800b560:	f104 0b1a 	add.w	fp, r4, #26
 800b564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b566:	425b      	negs	r3, r3
 800b568:	4553      	cmp	r3, sl
 800b56a:	dc01      	bgt.n	800b570 <_printf_float+0x288>
 800b56c:	464b      	mov	r3, r9
 800b56e:	e794      	b.n	800b49a <_printf_float+0x1b2>
 800b570:	2301      	movs	r3, #1
 800b572:	465a      	mov	r2, fp
 800b574:	4631      	mov	r1, r6
 800b576:	4628      	mov	r0, r5
 800b578:	47b8      	blx	r7
 800b57a:	3001      	adds	r0, #1
 800b57c:	f43f af00 	beq.w	800b380 <_printf_float+0x98>
 800b580:	f10a 0a01 	add.w	sl, sl, #1
 800b584:	e7ee      	b.n	800b564 <_printf_float+0x27c>
 800b586:	bf00      	nop
 800b588:	ffffffff 	.word	0xffffffff
 800b58c:	7fefffff 	.word	0x7fefffff
 800b590:	0800e70a 	.word	0x0800e70a
 800b594:	0800e706 	.word	0x0800e706
 800b598:	0800e712 	.word	0x0800e712
 800b59c:	0800e70e 	.word	0x0800e70e
 800b5a0:	0800e716 	.word	0x0800e716
 800b5a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b5a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b5aa:	4553      	cmp	r3, sl
 800b5ac:	bfa8      	it	ge
 800b5ae:	4653      	movge	r3, sl
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	4699      	mov	r9, r3
 800b5b4:	dc37      	bgt.n	800b626 <_printf_float+0x33e>
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	9307      	str	r3, [sp, #28]
 800b5ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5be:	f104 021a 	add.w	r2, r4, #26
 800b5c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b5c4:	9907      	ldr	r1, [sp, #28]
 800b5c6:	9306      	str	r3, [sp, #24]
 800b5c8:	eba3 0309 	sub.w	r3, r3, r9
 800b5cc:	428b      	cmp	r3, r1
 800b5ce:	dc31      	bgt.n	800b634 <_printf_float+0x34c>
 800b5d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5d2:	459a      	cmp	sl, r3
 800b5d4:	dc3b      	bgt.n	800b64e <_printf_float+0x366>
 800b5d6:	6823      	ldr	r3, [r4, #0]
 800b5d8:	07da      	lsls	r2, r3, #31
 800b5da:	d438      	bmi.n	800b64e <_printf_float+0x366>
 800b5dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5de:	ebaa 0903 	sub.w	r9, sl, r3
 800b5e2:	9b06      	ldr	r3, [sp, #24]
 800b5e4:	ebaa 0303 	sub.w	r3, sl, r3
 800b5e8:	4599      	cmp	r9, r3
 800b5ea:	bfa8      	it	ge
 800b5ec:	4699      	movge	r9, r3
 800b5ee:	f1b9 0f00 	cmp.w	r9, #0
 800b5f2:	dc34      	bgt.n	800b65e <_printf_float+0x376>
 800b5f4:	f04f 0800 	mov.w	r8, #0
 800b5f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5fc:	f104 0b1a 	add.w	fp, r4, #26
 800b600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b602:	ebaa 0303 	sub.w	r3, sl, r3
 800b606:	eba3 0309 	sub.w	r3, r3, r9
 800b60a:	4543      	cmp	r3, r8
 800b60c:	f77f af76 	ble.w	800b4fc <_printf_float+0x214>
 800b610:	2301      	movs	r3, #1
 800b612:	465a      	mov	r2, fp
 800b614:	4631      	mov	r1, r6
 800b616:	4628      	mov	r0, r5
 800b618:	47b8      	blx	r7
 800b61a:	3001      	adds	r0, #1
 800b61c:	f43f aeb0 	beq.w	800b380 <_printf_float+0x98>
 800b620:	f108 0801 	add.w	r8, r8, #1
 800b624:	e7ec      	b.n	800b600 <_printf_float+0x318>
 800b626:	4642      	mov	r2, r8
 800b628:	4631      	mov	r1, r6
 800b62a:	4628      	mov	r0, r5
 800b62c:	47b8      	blx	r7
 800b62e:	3001      	adds	r0, #1
 800b630:	d1c1      	bne.n	800b5b6 <_printf_float+0x2ce>
 800b632:	e6a5      	b.n	800b380 <_printf_float+0x98>
 800b634:	2301      	movs	r3, #1
 800b636:	4631      	mov	r1, r6
 800b638:	4628      	mov	r0, r5
 800b63a:	9206      	str	r2, [sp, #24]
 800b63c:	47b8      	blx	r7
 800b63e:	3001      	adds	r0, #1
 800b640:	f43f ae9e 	beq.w	800b380 <_printf_float+0x98>
 800b644:	9b07      	ldr	r3, [sp, #28]
 800b646:	9a06      	ldr	r2, [sp, #24]
 800b648:	3301      	adds	r3, #1
 800b64a:	9307      	str	r3, [sp, #28]
 800b64c:	e7b9      	b.n	800b5c2 <_printf_float+0x2da>
 800b64e:	9b05      	ldr	r3, [sp, #20]
 800b650:	465a      	mov	r2, fp
 800b652:	4631      	mov	r1, r6
 800b654:	4628      	mov	r0, r5
 800b656:	47b8      	blx	r7
 800b658:	3001      	adds	r0, #1
 800b65a:	d1bf      	bne.n	800b5dc <_printf_float+0x2f4>
 800b65c:	e690      	b.n	800b380 <_printf_float+0x98>
 800b65e:	9a06      	ldr	r2, [sp, #24]
 800b660:	464b      	mov	r3, r9
 800b662:	4442      	add	r2, r8
 800b664:	4631      	mov	r1, r6
 800b666:	4628      	mov	r0, r5
 800b668:	47b8      	blx	r7
 800b66a:	3001      	adds	r0, #1
 800b66c:	d1c2      	bne.n	800b5f4 <_printf_float+0x30c>
 800b66e:	e687      	b.n	800b380 <_printf_float+0x98>
 800b670:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800b674:	f1b9 0f01 	cmp.w	r9, #1
 800b678:	dc01      	bgt.n	800b67e <_printf_float+0x396>
 800b67a:	07db      	lsls	r3, r3, #31
 800b67c:	d536      	bpl.n	800b6ec <_printf_float+0x404>
 800b67e:	2301      	movs	r3, #1
 800b680:	4642      	mov	r2, r8
 800b682:	4631      	mov	r1, r6
 800b684:	4628      	mov	r0, r5
 800b686:	47b8      	blx	r7
 800b688:	3001      	adds	r0, #1
 800b68a:	f43f ae79 	beq.w	800b380 <_printf_float+0x98>
 800b68e:	9b05      	ldr	r3, [sp, #20]
 800b690:	465a      	mov	r2, fp
 800b692:	4631      	mov	r1, r6
 800b694:	4628      	mov	r0, r5
 800b696:	47b8      	blx	r7
 800b698:	3001      	adds	r0, #1
 800b69a:	f43f ae71 	beq.w	800b380 <_printf_float+0x98>
 800b69e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800b6a2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6aa:	f109 39ff 	add.w	r9, r9, #4294967295
 800b6ae:	d018      	beq.n	800b6e2 <_printf_float+0x3fa>
 800b6b0:	464b      	mov	r3, r9
 800b6b2:	f108 0201 	add.w	r2, r8, #1
 800b6b6:	4631      	mov	r1, r6
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	47b8      	blx	r7
 800b6bc:	3001      	adds	r0, #1
 800b6be:	d10c      	bne.n	800b6da <_printf_float+0x3f2>
 800b6c0:	e65e      	b.n	800b380 <_printf_float+0x98>
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	465a      	mov	r2, fp
 800b6c6:	4631      	mov	r1, r6
 800b6c8:	4628      	mov	r0, r5
 800b6ca:	47b8      	blx	r7
 800b6cc:	3001      	adds	r0, #1
 800b6ce:	f43f ae57 	beq.w	800b380 <_printf_float+0x98>
 800b6d2:	f108 0801 	add.w	r8, r8, #1
 800b6d6:	45c8      	cmp	r8, r9
 800b6d8:	dbf3      	blt.n	800b6c2 <_printf_float+0x3da>
 800b6da:	4653      	mov	r3, sl
 800b6dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b6e0:	e6dc      	b.n	800b49c <_printf_float+0x1b4>
 800b6e2:	f04f 0800 	mov.w	r8, #0
 800b6e6:	f104 0b1a 	add.w	fp, r4, #26
 800b6ea:	e7f4      	b.n	800b6d6 <_printf_float+0x3ee>
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	4642      	mov	r2, r8
 800b6f0:	e7e1      	b.n	800b6b6 <_printf_float+0x3ce>
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	464a      	mov	r2, r9
 800b6f6:	4631      	mov	r1, r6
 800b6f8:	4628      	mov	r0, r5
 800b6fa:	47b8      	blx	r7
 800b6fc:	3001      	adds	r0, #1
 800b6fe:	f43f ae3f 	beq.w	800b380 <_printf_float+0x98>
 800b702:	f108 0801 	add.w	r8, r8, #1
 800b706:	68e3      	ldr	r3, [r4, #12]
 800b708:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b70a:	1a5b      	subs	r3, r3, r1
 800b70c:	4543      	cmp	r3, r8
 800b70e:	dcf0      	bgt.n	800b6f2 <_printf_float+0x40a>
 800b710:	e6f8      	b.n	800b504 <_printf_float+0x21c>
 800b712:	f04f 0800 	mov.w	r8, #0
 800b716:	f104 0919 	add.w	r9, r4, #25
 800b71a:	e7f4      	b.n	800b706 <_printf_float+0x41e>

0800b71c <_printf_common>:
 800b71c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b720:	4616      	mov	r6, r2
 800b722:	4698      	mov	r8, r3
 800b724:	688a      	ldr	r2, [r1, #8]
 800b726:	690b      	ldr	r3, [r1, #16]
 800b728:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b72c:	4293      	cmp	r3, r2
 800b72e:	bfb8      	it	lt
 800b730:	4613      	movlt	r3, r2
 800b732:	6033      	str	r3, [r6, #0]
 800b734:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b738:	4607      	mov	r7, r0
 800b73a:	460c      	mov	r4, r1
 800b73c:	b10a      	cbz	r2, 800b742 <_printf_common+0x26>
 800b73e:	3301      	adds	r3, #1
 800b740:	6033      	str	r3, [r6, #0]
 800b742:	6823      	ldr	r3, [r4, #0]
 800b744:	0699      	lsls	r1, r3, #26
 800b746:	bf42      	ittt	mi
 800b748:	6833      	ldrmi	r3, [r6, #0]
 800b74a:	3302      	addmi	r3, #2
 800b74c:	6033      	strmi	r3, [r6, #0]
 800b74e:	6825      	ldr	r5, [r4, #0]
 800b750:	f015 0506 	ands.w	r5, r5, #6
 800b754:	d106      	bne.n	800b764 <_printf_common+0x48>
 800b756:	f104 0a19 	add.w	sl, r4, #25
 800b75a:	68e3      	ldr	r3, [r4, #12]
 800b75c:	6832      	ldr	r2, [r6, #0]
 800b75e:	1a9b      	subs	r3, r3, r2
 800b760:	42ab      	cmp	r3, r5
 800b762:	dc26      	bgt.n	800b7b2 <_printf_common+0x96>
 800b764:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b768:	6822      	ldr	r2, [r4, #0]
 800b76a:	3b00      	subs	r3, #0
 800b76c:	bf18      	it	ne
 800b76e:	2301      	movne	r3, #1
 800b770:	0692      	lsls	r2, r2, #26
 800b772:	d42b      	bmi.n	800b7cc <_printf_common+0xb0>
 800b774:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b778:	4641      	mov	r1, r8
 800b77a:	4638      	mov	r0, r7
 800b77c:	47c8      	blx	r9
 800b77e:	3001      	adds	r0, #1
 800b780:	d01e      	beq.n	800b7c0 <_printf_common+0xa4>
 800b782:	6823      	ldr	r3, [r4, #0]
 800b784:	6922      	ldr	r2, [r4, #16]
 800b786:	f003 0306 	and.w	r3, r3, #6
 800b78a:	2b04      	cmp	r3, #4
 800b78c:	bf02      	ittt	eq
 800b78e:	68e5      	ldreq	r5, [r4, #12]
 800b790:	6833      	ldreq	r3, [r6, #0]
 800b792:	1aed      	subeq	r5, r5, r3
 800b794:	68a3      	ldr	r3, [r4, #8]
 800b796:	bf0c      	ite	eq
 800b798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b79c:	2500      	movne	r5, #0
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	bfc4      	itt	gt
 800b7a2:	1a9b      	subgt	r3, r3, r2
 800b7a4:	18ed      	addgt	r5, r5, r3
 800b7a6:	2600      	movs	r6, #0
 800b7a8:	341a      	adds	r4, #26
 800b7aa:	42b5      	cmp	r5, r6
 800b7ac:	d11a      	bne.n	800b7e4 <_printf_common+0xc8>
 800b7ae:	2000      	movs	r0, #0
 800b7b0:	e008      	b.n	800b7c4 <_printf_common+0xa8>
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	4652      	mov	r2, sl
 800b7b6:	4641      	mov	r1, r8
 800b7b8:	4638      	mov	r0, r7
 800b7ba:	47c8      	blx	r9
 800b7bc:	3001      	adds	r0, #1
 800b7be:	d103      	bne.n	800b7c8 <_printf_common+0xac>
 800b7c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b7c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7c8:	3501      	adds	r5, #1
 800b7ca:	e7c6      	b.n	800b75a <_printf_common+0x3e>
 800b7cc:	18e1      	adds	r1, r4, r3
 800b7ce:	1c5a      	adds	r2, r3, #1
 800b7d0:	2030      	movs	r0, #48	@ 0x30
 800b7d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b7d6:	4422      	add	r2, r4
 800b7d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b7dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b7e0:	3302      	adds	r3, #2
 800b7e2:	e7c7      	b.n	800b774 <_printf_common+0x58>
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	4622      	mov	r2, r4
 800b7e8:	4641      	mov	r1, r8
 800b7ea:	4638      	mov	r0, r7
 800b7ec:	47c8      	blx	r9
 800b7ee:	3001      	adds	r0, #1
 800b7f0:	d0e6      	beq.n	800b7c0 <_printf_common+0xa4>
 800b7f2:	3601      	adds	r6, #1
 800b7f4:	e7d9      	b.n	800b7aa <_printf_common+0x8e>
	...

0800b7f8 <_printf_i>:
 800b7f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7fc:	7e0f      	ldrb	r7, [r1, #24]
 800b7fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b800:	2f78      	cmp	r7, #120	@ 0x78
 800b802:	4691      	mov	r9, r2
 800b804:	4680      	mov	r8, r0
 800b806:	460c      	mov	r4, r1
 800b808:	469a      	mov	sl, r3
 800b80a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b80e:	d807      	bhi.n	800b820 <_printf_i+0x28>
 800b810:	2f62      	cmp	r7, #98	@ 0x62
 800b812:	d80a      	bhi.n	800b82a <_printf_i+0x32>
 800b814:	2f00      	cmp	r7, #0
 800b816:	f000 80d1 	beq.w	800b9bc <_printf_i+0x1c4>
 800b81a:	2f58      	cmp	r7, #88	@ 0x58
 800b81c:	f000 80b8 	beq.w	800b990 <_printf_i+0x198>
 800b820:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b824:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b828:	e03a      	b.n	800b8a0 <_printf_i+0xa8>
 800b82a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b82e:	2b15      	cmp	r3, #21
 800b830:	d8f6      	bhi.n	800b820 <_printf_i+0x28>
 800b832:	a101      	add	r1, pc, #4	@ (adr r1, 800b838 <_printf_i+0x40>)
 800b834:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b838:	0800b891 	.word	0x0800b891
 800b83c:	0800b8a5 	.word	0x0800b8a5
 800b840:	0800b821 	.word	0x0800b821
 800b844:	0800b821 	.word	0x0800b821
 800b848:	0800b821 	.word	0x0800b821
 800b84c:	0800b821 	.word	0x0800b821
 800b850:	0800b8a5 	.word	0x0800b8a5
 800b854:	0800b821 	.word	0x0800b821
 800b858:	0800b821 	.word	0x0800b821
 800b85c:	0800b821 	.word	0x0800b821
 800b860:	0800b821 	.word	0x0800b821
 800b864:	0800b9a3 	.word	0x0800b9a3
 800b868:	0800b8cf 	.word	0x0800b8cf
 800b86c:	0800b95d 	.word	0x0800b95d
 800b870:	0800b821 	.word	0x0800b821
 800b874:	0800b821 	.word	0x0800b821
 800b878:	0800b9c5 	.word	0x0800b9c5
 800b87c:	0800b821 	.word	0x0800b821
 800b880:	0800b8cf 	.word	0x0800b8cf
 800b884:	0800b821 	.word	0x0800b821
 800b888:	0800b821 	.word	0x0800b821
 800b88c:	0800b965 	.word	0x0800b965
 800b890:	6833      	ldr	r3, [r6, #0]
 800b892:	1d1a      	adds	r2, r3, #4
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	6032      	str	r2, [r6, #0]
 800b898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b89c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	e09c      	b.n	800b9de <_printf_i+0x1e6>
 800b8a4:	6833      	ldr	r3, [r6, #0]
 800b8a6:	6820      	ldr	r0, [r4, #0]
 800b8a8:	1d19      	adds	r1, r3, #4
 800b8aa:	6031      	str	r1, [r6, #0]
 800b8ac:	0606      	lsls	r6, r0, #24
 800b8ae:	d501      	bpl.n	800b8b4 <_printf_i+0xbc>
 800b8b0:	681d      	ldr	r5, [r3, #0]
 800b8b2:	e003      	b.n	800b8bc <_printf_i+0xc4>
 800b8b4:	0645      	lsls	r5, r0, #25
 800b8b6:	d5fb      	bpl.n	800b8b0 <_printf_i+0xb8>
 800b8b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b8bc:	2d00      	cmp	r5, #0
 800b8be:	da03      	bge.n	800b8c8 <_printf_i+0xd0>
 800b8c0:	232d      	movs	r3, #45	@ 0x2d
 800b8c2:	426d      	negs	r5, r5
 800b8c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8c8:	4858      	ldr	r0, [pc, #352]	@ (800ba2c <_printf_i+0x234>)
 800b8ca:	230a      	movs	r3, #10
 800b8cc:	e011      	b.n	800b8f2 <_printf_i+0xfa>
 800b8ce:	6821      	ldr	r1, [r4, #0]
 800b8d0:	6833      	ldr	r3, [r6, #0]
 800b8d2:	0608      	lsls	r0, r1, #24
 800b8d4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b8d8:	d402      	bmi.n	800b8e0 <_printf_i+0xe8>
 800b8da:	0649      	lsls	r1, r1, #25
 800b8dc:	bf48      	it	mi
 800b8de:	b2ad      	uxthmi	r5, r5
 800b8e0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b8e2:	4852      	ldr	r0, [pc, #328]	@ (800ba2c <_printf_i+0x234>)
 800b8e4:	6033      	str	r3, [r6, #0]
 800b8e6:	bf14      	ite	ne
 800b8e8:	230a      	movne	r3, #10
 800b8ea:	2308      	moveq	r3, #8
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b8f2:	6866      	ldr	r6, [r4, #4]
 800b8f4:	60a6      	str	r6, [r4, #8]
 800b8f6:	2e00      	cmp	r6, #0
 800b8f8:	db05      	blt.n	800b906 <_printf_i+0x10e>
 800b8fa:	6821      	ldr	r1, [r4, #0]
 800b8fc:	432e      	orrs	r6, r5
 800b8fe:	f021 0104 	bic.w	r1, r1, #4
 800b902:	6021      	str	r1, [r4, #0]
 800b904:	d04b      	beq.n	800b99e <_printf_i+0x1a6>
 800b906:	4616      	mov	r6, r2
 800b908:	fbb5 f1f3 	udiv	r1, r5, r3
 800b90c:	fb03 5711 	mls	r7, r3, r1, r5
 800b910:	5dc7      	ldrb	r7, [r0, r7]
 800b912:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b916:	462f      	mov	r7, r5
 800b918:	42bb      	cmp	r3, r7
 800b91a:	460d      	mov	r5, r1
 800b91c:	d9f4      	bls.n	800b908 <_printf_i+0x110>
 800b91e:	2b08      	cmp	r3, #8
 800b920:	d10b      	bne.n	800b93a <_printf_i+0x142>
 800b922:	6823      	ldr	r3, [r4, #0]
 800b924:	07df      	lsls	r7, r3, #31
 800b926:	d508      	bpl.n	800b93a <_printf_i+0x142>
 800b928:	6923      	ldr	r3, [r4, #16]
 800b92a:	6861      	ldr	r1, [r4, #4]
 800b92c:	4299      	cmp	r1, r3
 800b92e:	bfde      	ittt	le
 800b930:	2330      	movle	r3, #48	@ 0x30
 800b932:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b936:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b93a:	1b92      	subs	r2, r2, r6
 800b93c:	6122      	str	r2, [r4, #16]
 800b93e:	f8cd a000 	str.w	sl, [sp]
 800b942:	464b      	mov	r3, r9
 800b944:	aa03      	add	r2, sp, #12
 800b946:	4621      	mov	r1, r4
 800b948:	4640      	mov	r0, r8
 800b94a:	f7ff fee7 	bl	800b71c <_printf_common>
 800b94e:	3001      	adds	r0, #1
 800b950:	d14a      	bne.n	800b9e8 <_printf_i+0x1f0>
 800b952:	f04f 30ff 	mov.w	r0, #4294967295
 800b956:	b004      	add	sp, #16
 800b958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b95c:	6823      	ldr	r3, [r4, #0]
 800b95e:	f043 0320 	orr.w	r3, r3, #32
 800b962:	6023      	str	r3, [r4, #0]
 800b964:	4832      	ldr	r0, [pc, #200]	@ (800ba30 <_printf_i+0x238>)
 800b966:	2778      	movs	r7, #120	@ 0x78
 800b968:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b96c:	6823      	ldr	r3, [r4, #0]
 800b96e:	6831      	ldr	r1, [r6, #0]
 800b970:	061f      	lsls	r7, r3, #24
 800b972:	f851 5b04 	ldr.w	r5, [r1], #4
 800b976:	d402      	bmi.n	800b97e <_printf_i+0x186>
 800b978:	065f      	lsls	r7, r3, #25
 800b97a:	bf48      	it	mi
 800b97c:	b2ad      	uxthmi	r5, r5
 800b97e:	6031      	str	r1, [r6, #0]
 800b980:	07d9      	lsls	r1, r3, #31
 800b982:	bf44      	itt	mi
 800b984:	f043 0320 	orrmi.w	r3, r3, #32
 800b988:	6023      	strmi	r3, [r4, #0]
 800b98a:	b11d      	cbz	r5, 800b994 <_printf_i+0x19c>
 800b98c:	2310      	movs	r3, #16
 800b98e:	e7ad      	b.n	800b8ec <_printf_i+0xf4>
 800b990:	4826      	ldr	r0, [pc, #152]	@ (800ba2c <_printf_i+0x234>)
 800b992:	e7e9      	b.n	800b968 <_printf_i+0x170>
 800b994:	6823      	ldr	r3, [r4, #0]
 800b996:	f023 0320 	bic.w	r3, r3, #32
 800b99a:	6023      	str	r3, [r4, #0]
 800b99c:	e7f6      	b.n	800b98c <_printf_i+0x194>
 800b99e:	4616      	mov	r6, r2
 800b9a0:	e7bd      	b.n	800b91e <_printf_i+0x126>
 800b9a2:	6833      	ldr	r3, [r6, #0]
 800b9a4:	6825      	ldr	r5, [r4, #0]
 800b9a6:	6961      	ldr	r1, [r4, #20]
 800b9a8:	1d18      	adds	r0, r3, #4
 800b9aa:	6030      	str	r0, [r6, #0]
 800b9ac:	062e      	lsls	r6, r5, #24
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	d501      	bpl.n	800b9b6 <_printf_i+0x1be>
 800b9b2:	6019      	str	r1, [r3, #0]
 800b9b4:	e002      	b.n	800b9bc <_printf_i+0x1c4>
 800b9b6:	0668      	lsls	r0, r5, #25
 800b9b8:	d5fb      	bpl.n	800b9b2 <_printf_i+0x1ba>
 800b9ba:	8019      	strh	r1, [r3, #0]
 800b9bc:	2300      	movs	r3, #0
 800b9be:	6123      	str	r3, [r4, #16]
 800b9c0:	4616      	mov	r6, r2
 800b9c2:	e7bc      	b.n	800b93e <_printf_i+0x146>
 800b9c4:	6833      	ldr	r3, [r6, #0]
 800b9c6:	1d1a      	adds	r2, r3, #4
 800b9c8:	6032      	str	r2, [r6, #0]
 800b9ca:	681e      	ldr	r6, [r3, #0]
 800b9cc:	6862      	ldr	r2, [r4, #4]
 800b9ce:	2100      	movs	r1, #0
 800b9d0:	4630      	mov	r0, r6
 800b9d2:	f7f4 fc35 	bl	8000240 <memchr>
 800b9d6:	b108      	cbz	r0, 800b9dc <_printf_i+0x1e4>
 800b9d8:	1b80      	subs	r0, r0, r6
 800b9da:	6060      	str	r0, [r4, #4]
 800b9dc:	6863      	ldr	r3, [r4, #4]
 800b9de:	6123      	str	r3, [r4, #16]
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9e6:	e7aa      	b.n	800b93e <_printf_i+0x146>
 800b9e8:	6923      	ldr	r3, [r4, #16]
 800b9ea:	4632      	mov	r2, r6
 800b9ec:	4649      	mov	r1, r9
 800b9ee:	4640      	mov	r0, r8
 800b9f0:	47d0      	blx	sl
 800b9f2:	3001      	adds	r0, #1
 800b9f4:	d0ad      	beq.n	800b952 <_printf_i+0x15a>
 800b9f6:	6823      	ldr	r3, [r4, #0]
 800b9f8:	079b      	lsls	r3, r3, #30
 800b9fa:	d413      	bmi.n	800ba24 <_printf_i+0x22c>
 800b9fc:	68e0      	ldr	r0, [r4, #12]
 800b9fe:	9b03      	ldr	r3, [sp, #12]
 800ba00:	4298      	cmp	r0, r3
 800ba02:	bfb8      	it	lt
 800ba04:	4618      	movlt	r0, r3
 800ba06:	e7a6      	b.n	800b956 <_printf_i+0x15e>
 800ba08:	2301      	movs	r3, #1
 800ba0a:	4632      	mov	r2, r6
 800ba0c:	4649      	mov	r1, r9
 800ba0e:	4640      	mov	r0, r8
 800ba10:	47d0      	blx	sl
 800ba12:	3001      	adds	r0, #1
 800ba14:	d09d      	beq.n	800b952 <_printf_i+0x15a>
 800ba16:	3501      	adds	r5, #1
 800ba18:	68e3      	ldr	r3, [r4, #12]
 800ba1a:	9903      	ldr	r1, [sp, #12]
 800ba1c:	1a5b      	subs	r3, r3, r1
 800ba1e:	42ab      	cmp	r3, r5
 800ba20:	dcf2      	bgt.n	800ba08 <_printf_i+0x210>
 800ba22:	e7eb      	b.n	800b9fc <_printf_i+0x204>
 800ba24:	2500      	movs	r5, #0
 800ba26:	f104 0619 	add.w	r6, r4, #25
 800ba2a:	e7f5      	b.n	800ba18 <_printf_i+0x220>
 800ba2c:	0800e718 	.word	0x0800e718
 800ba30:	0800e729 	.word	0x0800e729

0800ba34 <std>:
 800ba34:	2300      	movs	r3, #0
 800ba36:	b510      	push	{r4, lr}
 800ba38:	4604      	mov	r4, r0
 800ba3a:	e9c0 3300 	strd	r3, r3, [r0]
 800ba3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba42:	6083      	str	r3, [r0, #8]
 800ba44:	8181      	strh	r1, [r0, #12]
 800ba46:	6643      	str	r3, [r0, #100]	@ 0x64
 800ba48:	81c2      	strh	r2, [r0, #14]
 800ba4a:	6183      	str	r3, [r0, #24]
 800ba4c:	4619      	mov	r1, r3
 800ba4e:	2208      	movs	r2, #8
 800ba50:	305c      	adds	r0, #92	@ 0x5c
 800ba52:	f000 f916 	bl	800bc82 <memset>
 800ba56:	4b0d      	ldr	r3, [pc, #52]	@ (800ba8c <std+0x58>)
 800ba58:	6263      	str	r3, [r4, #36]	@ 0x24
 800ba5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ba90 <std+0x5c>)
 800ba5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ba5e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba94 <std+0x60>)
 800ba60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ba62:	4b0d      	ldr	r3, [pc, #52]	@ (800ba98 <std+0x64>)
 800ba64:	6323      	str	r3, [r4, #48]	@ 0x30
 800ba66:	4b0d      	ldr	r3, [pc, #52]	@ (800ba9c <std+0x68>)
 800ba68:	6224      	str	r4, [r4, #32]
 800ba6a:	429c      	cmp	r4, r3
 800ba6c:	d006      	beq.n	800ba7c <std+0x48>
 800ba6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ba72:	4294      	cmp	r4, r2
 800ba74:	d002      	beq.n	800ba7c <std+0x48>
 800ba76:	33d0      	adds	r3, #208	@ 0xd0
 800ba78:	429c      	cmp	r4, r3
 800ba7a:	d105      	bne.n	800ba88 <std+0x54>
 800ba7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ba80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba84:	f000 b98c 	b.w	800bda0 <__retarget_lock_init_recursive>
 800ba88:	bd10      	pop	{r4, pc}
 800ba8a:	bf00      	nop
 800ba8c:	0800bbfd 	.word	0x0800bbfd
 800ba90:	0800bc1f 	.word	0x0800bc1f
 800ba94:	0800bc57 	.word	0x0800bc57
 800ba98:	0800bc7b 	.word	0x0800bc7b
 800ba9c:	20000b80 	.word	0x20000b80

0800baa0 <stdio_exit_handler>:
 800baa0:	4a02      	ldr	r2, [pc, #8]	@ (800baac <stdio_exit_handler+0xc>)
 800baa2:	4903      	ldr	r1, [pc, #12]	@ (800bab0 <stdio_exit_handler+0x10>)
 800baa4:	4803      	ldr	r0, [pc, #12]	@ (800bab4 <stdio_exit_handler+0x14>)
 800baa6:	f000 b869 	b.w	800bb7c <_fwalk_sglue>
 800baaa:	bf00      	nop
 800baac:	20000068 	.word	0x20000068
 800bab0:	0800df5d 	.word	0x0800df5d
 800bab4:	200001e4 	.word	0x200001e4

0800bab8 <cleanup_stdio>:
 800bab8:	6841      	ldr	r1, [r0, #4]
 800baba:	4b0c      	ldr	r3, [pc, #48]	@ (800baec <cleanup_stdio+0x34>)
 800babc:	4299      	cmp	r1, r3
 800babe:	b510      	push	{r4, lr}
 800bac0:	4604      	mov	r4, r0
 800bac2:	d001      	beq.n	800bac8 <cleanup_stdio+0x10>
 800bac4:	f002 fa4a 	bl	800df5c <_fflush_r>
 800bac8:	68a1      	ldr	r1, [r4, #8]
 800baca:	4b09      	ldr	r3, [pc, #36]	@ (800baf0 <cleanup_stdio+0x38>)
 800bacc:	4299      	cmp	r1, r3
 800bace:	d002      	beq.n	800bad6 <cleanup_stdio+0x1e>
 800bad0:	4620      	mov	r0, r4
 800bad2:	f002 fa43 	bl	800df5c <_fflush_r>
 800bad6:	68e1      	ldr	r1, [r4, #12]
 800bad8:	4b06      	ldr	r3, [pc, #24]	@ (800baf4 <cleanup_stdio+0x3c>)
 800bada:	4299      	cmp	r1, r3
 800badc:	d004      	beq.n	800bae8 <cleanup_stdio+0x30>
 800bade:	4620      	mov	r0, r4
 800bae0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bae4:	f002 ba3a 	b.w	800df5c <_fflush_r>
 800bae8:	bd10      	pop	{r4, pc}
 800baea:	bf00      	nop
 800baec:	20000b80 	.word	0x20000b80
 800baf0:	20000be8 	.word	0x20000be8
 800baf4:	20000c50 	.word	0x20000c50

0800baf8 <global_stdio_init.part.0>:
 800baf8:	b510      	push	{r4, lr}
 800bafa:	4b0b      	ldr	r3, [pc, #44]	@ (800bb28 <global_stdio_init.part.0+0x30>)
 800bafc:	4c0b      	ldr	r4, [pc, #44]	@ (800bb2c <global_stdio_init.part.0+0x34>)
 800bafe:	4a0c      	ldr	r2, [pc, #48]	@ (800bb30 <global_stdio_init.part.0+0x38>)
 800bb00:	601a      	str	r2, [r3, #0]
 800bb02:	4620      	mov	r0, r4
 800bb04:	2200      	movs	r2, #0
 800bb06:	2104      	movs	r1, #4
 800bb08:	f7ff ff94 	bl	800ba34 <std>
 800bb0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bb10:	2201      	movs	r2, #1
 800bb12:	2109      	movs	r1, #9
 800bb14:	f7ff ff8e 	bl	800ba34 <std>
 800bb18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bb1c:	2202      	movs	r2, #2
 800bb1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb22:	2112      	movs	r1, #18
 800bb24:	f7ff bf86 	b.w	800ba34 <std>
 800bb28:	20000cb8 	.word	0x20000cb8
 800bb2c:	20000b80 	.word	0x20000b80
 800bb30:	0800baa1 	.word	0x0800baa1

0800bb34 <__sfp_lock_acquire>:
 800bb34:	4801      	ldr	r0, [pc, #4]	@ (800bb3c <__sfp_lock_acquire+0x8>)
 800bb36:	f000 b934 	b.w	800bda2 <__retarget_lock_acquire_recursive>
 800bb3a:	bf00      	nop
 800bb3c:	20000cc1 	.word	0x20000cc1

0800bb40 <__sfp_lock_release>:
 800bb40:	4801      	ldr	r0, [pc, #4]	@ (800bb48 <__sfp_lock_release+0x8>)
 800bb42:	f000 b92f 	b.w	800bda4 <__retarget_lock_release_recursive>
 800bb46:	bf00      	nop
 800bb48:	20000cc1 	.word	0x20000cc1

0800bb4c <__sinit>:
 800bb4c:	b510      	push	{r4, lr}
 800bb4e:	4604      	mov	r4, r0
 800bb50:	f7ff fff0 	bl	800bb34 <__sfp_lock_acquire>
 800bb54:	6a23      	ldr	r3, [r4, #32]
 800bb56:	b11b      	cbz	r3, 800bb60 <__sinit+0x14>
 800bb58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb5c:	f7ff bff0 	b.w	800bb40 <__sfp_lock_release>
 800bb60:	4b04      	ldr	r3, [pc, #16]	@ (800bb74 <__sinit+0x28>)
 800bb62:	6223      	str	r3, [r4, #32]
 800bb64:	4b04      	ldr	r3, [pc, #16]	@ (800bb78 <__sinit+0x2c>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d1f5      	bne.n	800bb58 <__sinit+0xc>
 800bb6c:	f7ff ffc4 	bl	800baf8 <global_stdio_init.part.0>
 800bb70:	e7f2      	b.n	800bb58 <__sinit+0xc>
 800bb72:	bf00      	nop
 800bb74:	0800bab9 	.word	0x0800bab9
 800bb78:	20000cb8 	.word	0x20000cb8

0800bb7c <_fwalk_sglue>:
 800bb7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb80:	4607      	mov	r7, r0
 800bb82:	4688      	mov	r8, r1
 800bb84:	4614      	mov	r4, r2
 800bb86:	2600      	movs	r6, #0
 800bb88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb8c:	f1b9 0901 	subs.w	r9, r9, #1
 800bb90:	d505      	bpl.n	800bb9e <_fwalk_sglue+0x22>
 800bb92:	6824      	ldr	r4, [r4, #0]
 800bb94:	2c00      	cmp	r4, #0
 800bb96:	d1f7      	bne.n	800bb88 <_fwalk_sglue+0xc>
 800bb98:	4630      	mov	r0, r6
 800bb9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb9e:	89ab      	ldrh	r3, [r5, #12]
 800bba0:	2b01      	cmp	r3, #1
 800bba2:	d907      	bls.n	800bbb4 <_fwalk_sglue+0x38>
 800bba4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bba8:	3301      	adds	r3, #1
 800bbaa:	d003      	beq.n	800bbb4 <_fwalk_sglue+0x38>
 800bbac:	4629      	mov	r1, r5
 800bbae:	4638      	mov	r0, r7
 800bbb0:	47c0      	blx	r8
 800bbb2:	4306      	orrs	r6, r0
 800bbb4:	3568      	adds	r5, #104	@ 0x68
 800bbb6:	e7e9      	b.n	800bb8c <_fwalk_sglue+0x10>

0800bbb8 <siprintf>:
 800bbb8:	b40e      	push	{r1, r2, r3}
 800bbba:	b510      	push	{r4, lr}
 800bbbc:	b09d      	sub	sp, #116	@ 0x74
 800bbbe:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bbc0:	9002      	str	r0, [sp, #8]
 800bbc2:	9006      	str	r0, [sp, #24]
 800bbc4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bbc8:	480a      	ldr	r0, [pc, #40]	@ (800bbf4 <siprintf+0x3c>)
 800bbca:	9107      	str	r1, [sp, #28]
 800bbcc:	9104      	str	r1, [sp, #16]
 800bbce:	490a      	ldr	r1, [pc, #40]	@ (800bbf8 <siprintf+0x40>)
 800bbd0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbd4:	9105      	str	r1, [sp, #20]
 800bbd6:	2400      	movs	r4, #0
 800bbd8:	a902      	add	r1, sp, #8
 800bbda:	6800      	ldr	r0, [r0, #0]
 800bbdc:	9301      	str	r3, [sp, #4]
 800bbde:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bbe0:	f002 f83c 	bl	800dc5c <_svfiprintf_r>
 800bbe4:	9b02      	ldr	r3, [sp, #8]
 800bbe6:	701c      	strb	r4, [r3, #0]
 800bbe8:	b01d      	add	sp, #116	@ 0x74
 800bbea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbee:	b003      	add	sp, #12
 800bbf0:	4770      	bx	lr
 800bbf2:	bf00      	nop
 800bbf4:	200001e0 	.word	0x200001e0
 800bbf8:	ffff0208 	.word	0xffff0208

0800bbfc <__sread>:
 800bbfc:	b510      	push	{r4, lr}
 800bbfe:	460c      	mov	r4, r1
 800bc00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc04:	f000 f87e 	bl	800bd04 <_read_r>
 800bc08:	2800      	cmp	r0, #0
 800bc0a:	bfab      	itete	ge
 800bc0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bc0e:	89a3      	ldrhlt	r3, [r4, #12]
 800bc10:	181b      	addge	r3, r3, r0
 800bc12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bc16:	bfac      	ite	ge
 800bc18:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bc1a:	81a3      	strhlt	r3, [r4, #12]
 800bc1c:	bd10      	pop	{r4, pc}

0800bc1e <__swrite>:
 800bc1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc22:	461f      	mov	r7, r3
 800bc24:	898b      	ldrh	r3, [r1, #12]
 800bc26:	05db      	lsls	r3, r3, #23
 800bc28:	4605      	mov	r5, r0
 800bc2a:	460c      	mov	r4, r1
 800bc2c:	4616      	mov	r6, r2
 800bc2e:	d505      	bpl.n	800bc3c <__swrite+0x1e>
 800bc30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc34:	2302      	movs	r3, #2
 800bc36:	2200      	movs	r2, #0
 800bc38:	f000 f852 	bl	800bce0 <_lseek_r>
 800bc3c:	89a3      	ldrh	r3, [r4, #12]
 800bc3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc46:	81a3      	strh	r3, [r4, #12]
 800bc48:	4632      	mov	r2, r6
 800bc4a:	463b      	mov	r3, r7
 800bc4c:	4628      	mov	r0, r5
 800bc4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc52:	f000 b869 	b.w	800bd28 <_write_r>

0800bc56 <__sseek>:
 800bc56:	b510      	push	{r4, lr}
 800bc58:	460c      	mov	r4, r1
 800bc5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc5e:	f000 f83f 	bl	800bce0 <_lseek_r>
 800bc62:	1c43      	adds	r3, r0, #1
 800bc64:	89a3      	ldrh	r3, [r4, #12]
 800bc66:	bf15      	itete	ne
 800bc68:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bc6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bc6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bc72:	81a3      	strheq	r3, [r4, #12]
 800bc74:	bf18      	it	ne
 800bc76:	81a3      	strhne	r3, [r4, #12]
 800bc78:	bd10      	pop	{r4, pc}

0800bc7a <__sclose>:
 800bc7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc7e:	f000 b81f 	b.w	800bcc0 <_close_r>

0800bc82 <memset>:
 800bc82:	4402      	add	r2, r0
 800bc84:	4603      	mov	r3, r0
 800bc86:	4293      	cmp	r3, r2
 800bc88:	d100      	bne.n	800bc8c <memset+0xa>
 800bc8a:	4770      	bx	lr
 800bc8c:	f803 1b01 	strb.w	r1, [r3], #1
 800bc90:	e7f9      	b.n	800bc86 <memset+0x4>

0800bc92 <strncmp>:
 800bc92:	b510      	push	{r4, lr}
 800bc94:	b16a      	cbz	r2, 800bcb2 <strncmp+0x20>
 800bc96:	3901      	subs	r1, #1
 800bc98:	1884      	adds	r4, r0, r2
 800bc9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc9e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bca2:	429a      	cmp	r2, r3
 800bca4:	d103      	bne.n	800bcae <strncmp+0x1c>
 800bca6:	42a0      	cmp	r0, r4
 800bca8:	d001      	beq.n	800bcae <strncmp+0x1c>
 800bcaa:	2a00      	cmp	r2, #0
 800bcac:	d1f5      	bne.n	800bc9a <strncmp+0x8>
 800bcae:	1ad0      	subs	r0, r2, r3
 800bcb0:	bd10      	pop	{r4, pc}
 800bcb2:	4610      	mov	r0, r2
 800bcb4:	e7fc      	b.n	800bcb0 <strncmp+0x1e>
	...

0800bcb8 <_localeconv_r>:
 800bcb8:	4800      	ldr	r0, [pc, #0]	@ (800bcbc <_localeconv_r+0x4>)
 800bcba:	4770      	bx	lr
 800bcbc:	20000164 	.word	0x20000164

0800bcc0 <_close_r>:
 800bcc0:	b538      	push	{r3, r4, r5, lr}
 800bcc2:	4d06      	ldr	r5, [pc, #24]	@ (800bcdc <_close_r+0x1c>)
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	4608      	mov	r0, r1
 800bcca:	602b      	str	r3, [r5, #0]
 800bccc:	f7f7 f94a 	bl	8002f64 <_close>
 800bcd0:	1c43      	adds	r3, r0, #1
 800bcd2:	d102      	bne.n	800bcda <_close_r+0x1a>
 800bcd4:	682b      	ldr	r3, [r5, #0]
 800bcd6:	b103      	cbz	r3, 800bcda <_close_r+0x1a>
 800bcd8:	6023      	str	r3, [r4, #0]
 800bcda:	bd38      	pop	{r3, r4, r5, pc}
 800bcdc:	20000cbc 	.word	0x20000cbc

0800bce0 <_lseek_r>:
 800bce0:	b538      	push	{r3, r4, r5, lr}
 800bce2:	4d07      	ldr	r5, [pc, #28]	@ (800bd00 <_lseek_r+0x20>)
 800bce4:	4604      	mov	r4, r0
 800bce6:	4608      	mov	r0, r1
 800bce8:	4611      	mov	r1, r2
 800bcea:	2200      	movs	r2, #0
 800bcec:	602a      	str	r2, [r5, #0]
 800bcee:	461a      	mov	r2, r3
 800bcf0:	f7f7 f95f 	bl	8002fb2 <_lseek>
 800bcf4:	1c43      	adds	r3, r0, #1
 800bcf6:	d102      	bne.n	800bcfe <_lseek_r+0x1e>
 800bcf8:	682b      	ldr	r3, [r5, #0]
 800bcfa:	b103      	cbz	r3, 800bcfe <_lseek_r+0x1e>
 800bcfc:	6023      	str	r3, [r4, #0]
 800bcfe:	bd38      	pop	{r3, r4, r5, pc}
 800bd00:	20000cbc 	.word	0x20000cbc

0800bd04 <_read_r>:
 800bd04:	b538      	push	{r3, r4, r5, lr}
 800bd06:	4d07      	ldr	r5, [pc, #28]	@ (800bd24 <_read_r+0x20>)
 800bd08:	4604      	mov	r4, r0
 800bd0a:	4608      	mov	r0, r1
 800bd0c:	4611      	mov	r1, r2
 800bd0e:	2200      	movs	r2, #0
 800bd10:	602a      	str	r2, [r5, #0]
 800bd12:	461a      	mov	r2, r3
 800bd14:	f7f7 f8ed 	bl	8002ef2 <_read>
 800bd18:	1c43      	adds	r3, r0, #1
 800bd1a:	d102      	bne.n	800bd22 <_read_r+0x1e>
 800bd1c:	682b      	ldr	r3, [r5, #0]
 800bd1e:	b103      	cbz	r3, 800bd22 <_read_r+0x1e>
 800bd20:	6023      	str	r3, [r4, #0]
 800bd22:	bd38      	pop	{r3, r4, r5, pc}
 800bd24:	20000cbc 	.word	0x20000cbc

0800bd28 <_write_r>:
 800bd28:	b538      	push	{r3, r4, r5, lr}
 800bd2a:	4d07      	ldr	r5, [pc, #28]	@ (800bd48 <_write_r+0x20>)
 800bd2c:	4604      	mov	r4, r0
 800bd2e:	4608      	mov	r0, r1
 800bd30:	4611      	mov	r1, r2
 800bd32:	2200      	movs	r2, #0
 800bd34:	602a      	str	r2, [r5, #0]
 800bd36:	461a      	mov	r2, r3
 800bd38:	f7f7 f8f8 	bl	8002f2c <_write>
 800bd3c:	1c43      	adds	r3, r0, #1
 800bd3e:	d102      	bne.n	800bd46 <_write_r+0x1e>
 800bd40:	682b      	ldr	r3, [r5, #0]
 800bd42:	b103      	cbz	r3, 800bd46 <_write_r+0x1e>
 800bd44:	6023      	str	r3, [r4, #0]
 800bd46:	bd38      	pop	{r3, r4, r5, pc}
 800bd48:	20000cbc 	.word	0x20000cbc

0800bd4c <__errno>:
 800bd4c:	4b01      	ldr	r3, [pc, #4]	@ (800bd54 <__errno+0x8>)
 800bd4e:	6818      	ldr	r0, [r3, #0]
 800bd50:	4770      	bx	lr
 800bd52:	bf00      	nop
 800bd54:	200001e0 	.word	0x200001e0

0800bd58 <__libc_init_array>:
 800bd58:	b570      	push	{r4, r5, r6, lr}
 800bd5a:	4d0d      	ldr	r5, [pc, #52]	@ (800bd90 <__libc_init_array+0x38>)
 800bd5c:	4c0d      	ldr	r4, [pc, #52]	@ (800bd94 <__libc_init_array+0x3c>)
 800bd5e:	1b64      	subs	r4, r4, r5
 800bd60:	10a4      	asrs	r4, r4, #2
 800bd62:	2600      	movs	r6, #0
 800bd64:	42a6      	cmp	r6, r4
 800bd66:	d109      	bne.n	800bd7c <__libc_init_array+0x24>
 800bd68:	4d0b      	ldr	r5, [pc, #44]	@ (800bd98 <__libc_init_array+0x40>)
 800bd6a:	4c0c      	ldr	r4, [pc, #48]	@ (800bd9c <__libc_init_array+0x44>)
 800bd6c:	f002 fc66 	bl	800e63c <_init>
 800bd70:	1b64      	subs	r4, r4, r5
 800bd72:	10a4      	asrs	r4, r4, #2
 800bd74:	2600      	movs	r6, #0
 800bd76:	42a6      	cmp	r6, r4
 800bd78:	d105      	bne.n	800bd86 <__libc_init_array+0x2e>
 800bd7a:	bd70      	pop	{r4, r5, r6, pc}
 800bd7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd80:	4798      	blx	r3
 800bd82:	3601      	adds	r6, #1
 800bd84:	e7ee      	b.n	800bd64 <__libc_init_array+0xc>
 800bd86:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd8a:	4798      	blx	r3
 800bd8c:	3601      	adds	r6, #1
 800bd8e:	e7f2      	b.n	800bd76 <__libc_init_array+0x1e>
 800bd90:	0800eb34 	.word	0x0800eb34
 800bd94:	0800eb34 	.word	0x0800eb34
 800bd98:	0800eb34 	.word	0x0800eb34
 800bd9c:	0800eb38 	.word	0x0800eb38

0800bda0 <__retarget_lock_init_recursive>:
 800bda0:	4770      	bx	lr

0800bda2 <__retarget_lock_acquire_recursive>:
 800bda2:	4770      	bx	lr

0800bda4 <__retarget_lock_release_recursive>:
 800bda4:	4770      	bx	lr

0800bda6 <memcpy>:
 800bda6:	440a      	add	r2, r1
 800bda8:	4291      	cmp	r1, r2
 800bdaa:	f100 33ff 	add.w	r3, r0, #4294967295
 800bdae:	d100      	bne.n	800bdb2 <memcpy+0xc>
 800bdb0:	4770      	bx	lr
 800bdb2:	b510      	push	{r4, lr}
 800bdb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bdbc:	4291      	cmp	r1, r2
 800bdbe:	d1f9      	bne.n	800bdb4 <memcpy+0xe>
 800bdc0:	bd10      	pop	{r4, pc}
 800bdc2:	0000      	movs	r0, r0
 800bdc4:	0000      	movs	r0, r0
	...

0800bdc8 <nan>:
 800bdc8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bdd0 <nan+0x8>
 800bdcc:	4770      	bx	lr
 800bdce:	bf00      	nop
 800bdd0:	00000000 	.word	0x00000000
 800bdd4:	7ff80000 	.word	0x7ff80000

0800bdd8 <quorem>:
 800bdd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bddc:	6903      	ldr	r3, [r0, #16]
 800bdde:	690c      	ldr	r4, [r1, #16]
 800bde0:	42a3      	cmp	r3, r4
 800bde2:	4607      	mov	r7, r0
 800bde4:	db7e      	blt.n	800bee4 <quorem+0x10c>
 800bde6:	3c01      	subs	r4, #1
 800bde8:	f101 0814 	add.w	r8, r1, #20
 800bdec:	00a3      	lsls	r3, r4, #2
 800bdee:	f100 0514 	add.w	r5, r0, #20
 800bdf2:	9300      	str	r3, [sp, #0]
 800bdf4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bdf8:	9301      	str	r3, [sp, #4]
 800bdfa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bdfe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be02:	3301      	adds	r3, #1
 800be04:	429a      	cmp	r2, r3
 800be06:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800be0a:	fbb2 f6f3 	udiv	r6, r2, r3
 800be0e:	d32e      	bcc.n	800be6e <quorem+0x96>
 800be10:	f04f 0a00 	mov.w	sl, #0
 800be14:	46c4      	mov	ip, r8
 800be16:	46ae      	mov	lr, r5
 800be18:	46d3      	mov	fp, sl
 800be1a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800be1e:	b298      	uxth	r0, r3
 800be20:	fb06 a000 	mla	r0, r6, r0, sl
 800be24:	0c02      	lsrs	r2, r0, #16
 800be26:	0c1b      	lsrs	r3, r3, #16
 800be28:	fb06 2303 	mla	r3, r6, r3, r2
 800be2c:	f8de 2000 	ldr.w	r2, [lr]
 800be30:	b280      	uxth	r0, r0
 800be32:	b292      	uxth	r2, r2
 800be34:	1a12      	subs	r2, r2, r0
 800be36:	445a      	add	r2, fp
 800be38:	f8de 0000 	ldr.w	r0, [lr]
 800be3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be40:	b29b      	uxth	r3, r3
 800be42:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800be46:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800be4a:	b292      	uxth	r2, r2
 800be4c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800be50:	45e1      	cmp	r9, ip
 800be52:	f84e 2b04 	str.w	r2, [lr], #4
 800be56:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800be5a:	d2de      	bcs.n	800be1a <quorem+0x42>
 800be5c:	9b00      	ldr	r3, [sp, #0]
 800be5e:	58eb      	ldr	r3, [r5, r3]
 800be60:	b92b      	cbnz	r3, 800be6e <quorem+0x96>
 800be62:	9b01      	ldr	r3, [sp, #4]
 800be64:	3b04      	subs	r3, #4
 800be66:	429d      	cmp	r5, r3
 800be68:	461a      	mov	r2, r3
 800be6a:	d32f      	bcc.n	800becc <quorem+0xf4>
 800be6c:	613c      	str	r4, [r7, #16]
 800be6e:	4638      	mov	r0, r7
 800be70:	f001 fca0 	bl	800d7b4 <__mcmp>
 800be74:	2800      	cmp	r0, #0
 800be76:	db25      	blt.n	800bec4 <quorem+0xec>
 800be78:	4629      	mov	r1, r5
 800be7a:	2000      	movs	r0, #0
 800be7c:	f858 2b04 	ldr.w	r2, [r8], #4
 800be80:	f8d1 c000 	ldr.w	ip, [r1]
 800be84:	fa1f fe82 	uxth.w	lr, r2
 800be88:	fa1f f38c 	uxth.w	r3, ip
 800be8c:	eba3 030e 	sub.w	r3, r3, lr
 800be90:	4403      	add	r3, r0
 800be92:	0c12      	lsrs	r2, r2, #16
 800be94:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800be98:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800be9c:	b29b      	uxth	r3, r3
 800be9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bea2:	45c1      	cmp	r9, r8
 800bea4:	f841 3b04 	str.w	r3, [r1], #4
 800bea8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800beac:	d2e6      	bcs.n	800be7c <quorem+0xa4>
 800beae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800beb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800beb6:	b922      	cbnz	r2, 800bec2 <quorem+0xea>
 800beb8:	3b04      	subs	r3, #4
 800beba:	429d      	cmp	r5, r3
 800bebc:	461a      	mov	r2, r3
 800bebe:	d30b      	bcc.n	800bed8 <quorem+0x100>
 800bec0:	613c      	str	r4, [r7, #16]
 800bec2:	3601      	adds	r6, #1
 800bec4:	4630      	mov	r0, r6
 800bec6:	b003      	add	sp, #12
 800bec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800becc:	6812      	ldr	r2, [r2, #0]
 800bece:	3b04      	subs	r3, #4
 800bed0:	2a00      	cmp	r2, #0
 800bed2:	d1cb      	bne.n	800be6c <quorem+0x94>
 800bed4:	3c01      	subs	r4, #1
 800bed6:	e7c6      	b.n	800be66 <quorem+0x8e>
 800bed8:	6812      	ldr	r2, [r2, #0]
 800beda:	3b04      	subs	r3, #4
 800bedc:	2a00      	cmp	r2, #0
 800bede:	d1ef      	bne.n	800bec0 <quorem+0xe8>
 800bee0:	3c01      	subs	r4, #1
 800bee2:	e7ea      	b.n	800beba <quorem+0xe2>
 800bee4:	2000      	movs	r0, #0
 800bee6:	e7ee      	b.n	800bec6 <quorem+0xee>

0800bee8 <_dtoa_r>:
 800bee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beec:	ed2d 8b02 	vpush	{d8}
 800bef0:	69c7      	ldr	r7, [r0, #28]
 800bef2:	b091      	sub	sp, #68	@ 0x44
 800bef4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bef8:	ec55 4b10 	vmov	r4, r5, d0
 800befc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800befe:	9107      	str	r1, [sp, #28]
 800bf00:	4681      	mov	r9, r0
 800bf02:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf04:	930d      	str	r3, [sp, #52]	@ 0x34
 800bf06:	b97f      	cbnz	r7, 800bf28 <_dtoa_r+0x40>
 800bf08:	2010      	movs	r0, #16
 800bf0a:	f001 f8cf 	bl	800d0ac <malloc>
 800bf0e:	4602      	mov	r2, r0
 800bf10:	f8c9 001c 	str.w	r0, [r9, #28]
 800bf14:	b920      	cbnz	r0, 800bf20 <_dtoa_r+0x38>
 800bf16:	4ba0      	ldr	r3, [pc, #640]	@ (800c198 <_dtoa_r+0x2b0>)
 800bf18:	21ef      	movs	r1, #239	@ 0xef
 800bf1a:	48a0      	ldr	r0, [pc, #640]	@ (800c19c <_dtoa_r+0x2b4>)
 800bf1c:	f002 f870 	bl	800e000 <__assert_func>
 800bf20:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bf24:	6007      	str	r7, [r0, #0]
 800bf26:	60c7      	str	r7, [r0, #12]
 800bf28:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf2c:	6819      	ldr	r1, [r3, #0]
 800bf2e:	b159      	cbz	r1, 800bf48 <_dtoa_r+0x60>
 800bf30:	685a      	ldr	r2, [r3, #4]
 800bf32:	604a      	str	r2, [r1, #4]
 800bf34:	2301      	movs	r3, #1
 800bf36:	4093      	lsls	r3, r2
 800bf38:	608b      	str	r3, [r1, #8]
 800bf3a:	4648      	mov	r0, r9
 800bf3c:	f001 f9be 	bl	800d2bc <_Bfree>
 800bf40:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf44:	2200      	movs	r2, #0
 800bf46:	601a      	str	r2, [r3, #0]
 800bf48:	1e2b      	subs	r3, r5, #0
 800bf4a:	bfbb      	ittet	lt
 800bf4c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bf50:	9303      	strlt	r3, [sp, #12]
 800bf52:	2300      	movge	r3, #0
 800bf54:	2201      	movlt	r2, #1
 800bf56:	bfac      	ite	ge
 800bf58:	6033      	strge	r3, [r6, #0]
 800bf5a:	6032      	strlt	r2, [r6, #0]
 800bf5c:	4b90      	ldr	r3, [pc, #576]	@ (800c1a0 <_dtoa_r+0x2b8>)
 800bf5e:	9e03      	ldr	r6, [sp, #12]
 800bf60:	43b3      	bics	r3, r6
 800bf62:	d110      	bne.n	800bf86 <_dtoa_r+0x9e>
 800bf64:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bf66:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bf6a:	6013      	str	r3, [r2, #0]
 800bf6c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800bf70:	4323      	orrs	r3, r4
 800bf72:	f000 84e6 	beq.w	800c942 <_dtoa_r+0xa5a>
 800bf76:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bf78:	4f8a      	ldr	r7, [pc, #552]	@ (800c1a4 <_dtoa_r+0x2bc>)
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	f000 84e8 	beq.w	800c950 <_dtoa_r+0xa68>
 800bf80:	1cfb      	adds	r3, r7, #3
 800bf82:	f000 bce3 	b.w	800c94c <_dtoa_r+0xa64>
 800bf86:	ed9d 8b02 	vldr	d8, [sp, #8]
 800bf8a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bf8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf92:	d10a      	bne.n	800bfaa <_dtoa_r+0xc2>
 800bf94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bf96:	2301      	movs	r3, #1
 800bf98:	6013      	str	r3, [r2, #0]
 800bf9a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bf9c:	b113      	cbz	r3, 800bfa4 <_dtoa_r+0xbc>
 800bf9e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800bfa0:	4b81      	ldr	r3, [pc, #516]	@ (800c1a8 <_dtoa_r+0x2c0>)
 800bfa2:	6013      	str	r3, [r2, #0]
 800bfa4:	4f81      	ldr	r7, [pc, #516]	@ (800c1ac <_dtoa_r+0x2c4>)
 800bfa6:	f000 bcd3 	b.w	800c950 <_dtoa_r+0xa68>
 800bfaa:	aa0e      	add	r2, sp, #56	@ 0x38
 800bfac:	a90f      	add	r1, sp, #60	@ 0x3c
 800bfae:	4648      	mov	r0, r9
 800bfb0:	eeb0 0b48 	vmov.f64	d0, d8
 800bfb4:	f001 fd1e 	bl	800d9f4 <__d2b>
 800bfb8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800bfbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bfbe:	9001      	str	r0, [sp, #4]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d045      	beq.n	800c050 <_dtoa_r+0x168>
 800bfc4:	eeb0 7b48 	vmov.f64	d7, d8
 800bfc8:	ee18 1a90 	vmov	r1, s17
 800bfcc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bfd0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800bfd4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800bfd8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800bfdc:	2500      	movs	r5, #0
 800bfde:	ee07 1a90 	vmov	s15, r1
 800bfe2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800bfe6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c180 <_dtoa_r+0x298>
 800bfea:	ee37 7b46 	vsub.f64	d7, d7, d6
 800bfee:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800c188 <_dtoa_r+0x2a0>
 800bff2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800bff6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800c190 <_dtoa_r+0x2a8>
 800bffa:	ee07 3a90 	vmov	s15, r3
 800bffe:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800c002:	eeb0 7b46 	vmov.f64	d7, d6
 800c006:	eea4 7b05 	vfma.f64	d7, d4, d5
 800c00a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800c00e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800c012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c016:	ee16 8a90 	vmov	r8, s13
 800c01a:	d508      	bpl.n	800c02e <_dtoa_r+0x146>
 800c01c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800c020:	eeb4 6b47 	vcmp.f64	d6, d7
 800c024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c028:	bf18      	it	ne
 800c02a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800c02e:	f1b8 0f16 	cmp.w	r8, #22
 800c032:	d82b      	bhi.n	800c08c <_dtoa_r+0x1a4>
 800c034:	495e      	ldr	r1, [pc, #376]	@ (800c1b0 <_dtoa_r+0x2c8>)
 800c036:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800c03a:	ed91 7b00 	vldr	d7, [r1]
 800c03e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800c042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c046:	d501      	bpl.n	800c04c <_dtoa_r+0x164>
 800c048:	f108 38ff 	add.w	r8, r8, #4294967295
 800c04c:	2100      	movs	r1, #0
 800c04e:	e01e      	b.n	800c08e <_dtoa_r+0x1a6>
 800c050:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c052:	4413      	add	r3, r2
 800c054:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800c058:	2920      	cmp	r1, #32
 800c05a:	bfc1      	itttt	gt
 800c05c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800c060:	408e      	lslgt	r6, r1
 800c062:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800c066:	fa24 f101 	lsrgt.w	r1, r4, r1
 800c06a:	bfd6      	itet	le
 800c06c:	f1c1 0120 	rsble	r1, r1, #32
 800c070:	4331      	orrgt	r1, r6
 800c072:	fa04 f101 	lslle.w	r1, r4, r1
 800c076:	ee07 1a90 	vmov	s15, r1
 800c07a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c07e:	3b01      	subs	r3, #1
 800c080:	ee17 1a90 	vmov	r1, s15
 800c084:	2501      	movs	r5, #1
 800c086:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800c08a:	e7a8      	b.n	800bfde <_dtoa_r+0xf6>
 800c08c:	2101      	movs	r1, #1
 800c08e:	1ad2      	subs	r2, r2, r3
 800c090:	1e53      	subs	r3, r2, #1
 800c092:	9306      	str	r3, [sp, #24]
 800c094:	bf45      	ittet	mi
 800c096:	f1c2 0301 	rsbmi	r3, r2, #1
 800c09a:	9304      	strmi	r3, [sp, #16]
 800c09c:	2300      	movpl	r3, #0
 800c09e:	2300      	movmi	r3, #0
 800c0a0:	bf4c      	ite	mi
 800c0a2:	9306      	strmi	r3, [sp, #24]
 800c0a4:	9304      	strpl	r3, [sp, #16]
 800c0a6:	f1b8 0f00 	cmp.w	r8, #0
 800c0aa:	910c      	str	r1, [sp, #48]	@ 0x30
 800c0ac:	db18      	blt.n	800c0e0 <_dtoa_r+0x1f8>
 800c0ae:	9b06      	ldr	r3, [sp, #24]
 800c0b0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c0b4:	4443      	add	r3, r8
 800c0b6:	9306      	str	r3, [sp, #24]
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	9a07      	ldr	r2, [sp, #28]
 800c0bc:	2a09      	cmp	r2, #9
 800c0be:	d845      	bhi.n	800c14c <_dtoa_r+0x264>
 800c0c0:	2a05      	cmp	r2, #5
 800c0c2:	bfc4      	itt	gt
 800c0c4:	3a04      	subgt	r2, #4
 800c0c6:	9207      	strgt	r2, [sp, #28]
 800c0c8:	9a07      	ldr	r2, [sp, #28]
 800c0ca:	f1a2 0202 	sub.w	r2, r2, #2
 800c0ce:	bfcc      	ite	gt
 800c0d0:	2400      	movgt	r4, #0
 800c0d2:	2401      	movle	r4, #1
 800c0d4:	2a03      	cmp	r2, #3
 800c0d6:	d844      	bhi.n	800c162 <_dtoa_r+0x27a>
 800c0d8:	e8df f002 	tbb	[pc, r2]
 800c0dc:	0b173634 	.word	0x0b173634
 800c0e0:	9b04      	ldr	r3, [sp, #16]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	eba3 0308 	sub.w	r3, r3, r8
 800c0e8:	9304      	str	r3, [sp, #16]
 800c0ea:	920a      	str	r2, [sp, #40]	@ 0x28
 800c0ec:	f1c8 0300 	rsb	r3, r8, #0
 800c0f0:	e7e3      	b.n	800c0ba <_dtoa_r+0x1d2>
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	9208      	str	r2, [sp, #32]
 800c0f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0f8:	eb08 0b02 	add.w	fp, r8, r2
 800c0fc:	f10b 0a01 	add.w	sl, fp, #1
 800c100:	4652      	mov	r2, sl
 800c102:	2a01      	cmp	r2, #1
 800c104:	bfb8      	it	lt
 800c106:	2201      	movlt	r2, #1
 800c108:	e006      	b.n	800c118 <_dtoa_r+0x230>
 800c10a:	2201      	movs	r2, #1
 800c10c:	9208      	str	r2, [sp, #32]
 800c10e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c110:	2a00      	cmp	r2, #0
 800c112:	dd29      	ble.n	800c168 <_dtoa_r+0x280>
 800c114:	4693      	mov	fp, r2
 800c116:	4692      	mov	sl, r2
 800c118:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800c11c:	2100      	movs	r1, #0
 800c11e:	2004      	movs	r0, #4
 800c120:	f100 0614 	add.w	r6, r0, #20
 800c124:	4296      	cmp	r6, r2
 800c126:	d926      	bls.n	800c176 <_dtoa_r+0x28e>
 800c128:	6079      	str	r1, [r7, #4]
 800c12a:	4648      	mov	r0, r9
 800c12c:	9305      	str	r3, [sp, #20]
 800c12e:	f001 f885 	bl	800d23c <_Balloc>
 800c132:	9b05      	ldr	r3, [sp, #20]
 800c134:	4607      	mov	r7, r0
 800c136:	2800      	cmp	r0, #0
 800c138:	d13e      	bne.n	800c1b8 <_dtoa_r+0x2d0>
 800c13a:	4b1e      	ldr	r3, [pc, #120]	@ (800c1b4 <_dtoa_r+0x2cc>)
 800c13c:	4602      	mov	r2, r0
 800c13e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c142:	e6ea      	b.n	800bf1a <_dtoa_r+0x32>
 800c144:	2200      	movs	r2, #0
 800c146:	e7e1      	b.n	800c10c <_dtoa_r+0x224>
 800c148:	2200      	movs	r2, #0
 800c14a:	e7d3      	b.n	800c0f4 <_dtoa_r+0x20c>
 800c14c:	2401      	movs	r4, #1
 800c14e:	2200      	movs	r2, #0
 800c150:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800c154:	f04f 3bff 	mov.w	fp, #4294967295
 800c158:	2100      	movs	r1, #0
 800c15a:	46da      	mov	sl, fp
 800c15c:	2212      	movs	r2, #18
 800c15e:	9109      	str	r1, [sp, #36]	@ 0x24
 800c160:	e7da      	b.n	800c118 <_dtoa_r+0x230>
 800c162:	2201      	movs	r2, #1
 800c164:	9208      	str	r2, [sp, #32]
 800c166:	e7f5      	b.n	800c154 <_dtoa_r+0x26c>
 800c168:	f04f 0b01 	mov.w	fp, #1
 800c16c:	46da      	mov	sl, fp
 800c16e:	465a      	mov	r2, fp
 800c170:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c174:	e7d0      	b.n	800c118 <_dtoa_r+0x230>
 800c176:	3101      	adds	r1, #1
 800c178:	0040      	lsls	r0, r0, #1
 800c17a:	e7d1      	b.n	800c120 <_dtoa_r+0x238>
 800c17c:	f3af 8000 	nop.w
 800c180:	636f4361 	.word	0x636f4361
 800c184:	3fd287a7 	.word	0x3fd287a7
 800c188:	8b60c8b3 	.word	0x8b60c8b3
 800c18c:	3fc68a28 	.word	0x3fc68a28
 800c190:	509f79fb 	.word	0x509f79fb
 800c194:	3fd34413 	.word	0x3fd34413
 800c198:	0800e74f 	.word	0x0800e74f
 800c19c:	0800e766 	.word	0x0800e766
 800c1a0:	7ff00000 	.word	0x7ff00000
 800c1a4:	0800e74b 	.word	0x0800e74b
 800c1a8:	0800e717 	.word	0x0800e717
 800c1ac:	0800e716 	.word	0x0800e716
 800c1b0:	0800e960 	.word	0x0800e960
 800c1b4:	0800e7be 	.word	0x0800e7be
 800c1b8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800c1bc:	f1ba 0f0e 	cmp.w	sl, #14
 800c1c0:	6010      	str	r0, [r2, #0]
 800c1c2:	d86e      	bhi.n	800c2a2 <_dtoa_r+0x3ba>
 800c1c4:	2c00      	cmp	r4, #0
 800c1c6:	d06c      	beq.n	800c2a2 <_dtoa_r+0x3ba>
 800c1c8:	f1b8 0f00 	cmp.w	r8, #0
 800c1cc:	f340 80b4 	ble.w	800c338 <_dtoa_r+0x450>
 800c1d0:	4ac8      	ldr	r2, [pc, #800]	@ (800c4f4 <_dtoa_r+0x60c>)
 800c1d2:	f008 010f 	and.w	r1, r8, #15
 800c1d6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c1da:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800c1de:	ed92 7b00 	vldr	d7, [r2]
 800c1e2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800c1e6:	f000 809b 	beq.w	800c320 <_dtoa_r+0x438>
 800c1ea:	4ac3      	ldr	r2, [pc, #780]	@ (800c4f8 <_dtoa_r+0x610>)
 800c1ec:	ed92 6b08 	vldr	d6, [r2, #32]
 800c1f0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800c1f4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800c1f8:	f001 010f 	and.w	r1, r1, #15
 800c1fc:	2203      	movs	r2, #3
 800c1fe:	48be      	ldr	r0, [pc, #760]	@ (800c4f8 <_dtoa_r+0x610>)
 800c200:	2900      	cmp	r1, #0
 800c202:	f040 808f 	bne.w	800c324 <_dtoa_r+0x43c>
 800c206:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c20a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c20e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c212:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c214:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c218:	2900      	cmp	r1, #0
 800c21a:	f000 80b3 	beq.w	800c384 <_dtoa_r+0x49c>
 800c21e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c222:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c22a:	f140 80ab 	bpl.w	800c384 <_dtoa_r+0x49c>
 800c22e:	f1ba 0f00 	cmp.w	sl, #0
 800c232:	f000 80a7 	beq.w	800c384 <_dtoa_r+0x49c>
 800c236:	f1bb 0f00 	cmp.w	fp, #0
 800c23a:	dd30      	ble.n	800c29e <_dtoa_r+0x3b6>
 800c23c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800c240:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c244:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c248:	f108 31ff 	add.w	r1, r8, #4294967295
 800c24c:	9105      	str	r1, [sp, #20]
 800c24e:	3201      	adds	r2, #1
 800c250:	465c      	mov	r4, fp
 800c252:	ed9d 6b02 	vldr	d6, [sp, #8]
 800c256:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800c25a:	ee07 2a90 	vmov	s15, r2
 800c25e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800c262:	eea7 5b06 	vfma.f64	d5, d7, d6
 800c266:	ee15 2a90 	vmov	r2, s11
 800c26a:	ec51 0b15 	vmov	r0, r1, d5
 800c26e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800c272:	2c00      	cmp	r4, #0
 800c274:	f040 808a 	bne.w	800c38c <_dtoa_r+0x4a4>
 800c278:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c27c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800c280:	ec41 0b17 	vmov	d7, r0, r1
 800c284:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c28c:	f300 826a 	bgt.w	800c764 <_dtoa_r+0x87c>
 800c290:	eeb1 7b47 	vneg.f64	d7, d7
 800c294:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c29c:	d423      	bmi.n	800c2e6 <_dtoa_r+0x3fe>
 800c29e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c2a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c2a4:	2a00      	cmp	r2, #0
 800c2a6:	f2c0 8129 	blt.w	800c4fc <_dtoa_r+0x614>
 800c2aa:	f1b8 0f0e 	cmp.w	r8, #14
 800c2ae:	f300 8125 	bgt.w	800c4fc <_dtoa_r+0x614>
 800c2b2:	4b90      	ldr	r3, [pc, #576]	@ (800c4f4 <_dtoa_r+0x60c>)
 800c2b4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c2b8:	ed93 6b00 	vldr	d6, [r3]
 800c2bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	f280 80c8 	bge.w	800c454 <_dtoa_r+0x56c>
 800c2c4:	f1ba 0f00 	cmp.w	sl, #0
 800c2c8:	f300 80c4 	bgt.w	800c454 <_dtoa_r+0x56c>
 800c2cc:	d10b      	bne.n	800c2e6 <_dtoa_r+0x3fe>
 800c2ce:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800c2d2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800c2d6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c2da:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c2de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2e2:	f2c0 823c 	blt.w	800c75e <_dtoa_r+0x876>
 800c2e6:	2400      	movs	r4, #0
 800c2e8:	4625      	mov	r5, r4
 800c2ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2ec:	43db      	mvns	r3, r3
 800c2ee:	9305      	str	r3, [sp, #20]
 800c2f0:	463e      	mov	r6, r7
 800c2f2:	f04f 0800 	mov.w	r8, #0
 800c2f6:	4621      	mov	r1, r4
 800c2f8:	4648      	mov	r0, r9
 800c2fa:	f000 ffdf 	bl	800d2bc <_Bfree>
 800c2fe:	2d00      	cmp	r5, #0
 800c300:	f000 80a2 	beq.w	800c448 <_dtoa_r+0x560>
 800c304:	f1b8 0f00 	cmp.w	r8, #0
 800c308:	d005      	beq.n	800c316 <_dtoa_r+0x42e>
 800c30a:	45a8      	cmp	r8, r5
 800c30c:	d003      	beq.n	800c316 <_dtoa_r+0x42e>
 800c30e:	4641      	mov	r1, r8
 800c310:	4648      	mov	r0, r9
 800c312:	f000 ffd3 	bl	800d2bc <_Bfree>
 800c316:	4629      	mov	r1, r5
 800c318:	4648      	mov	r0, r9
 800c31a:	f000 ffcf 	bl	800d2bc <_Bfree>
 800c31e:	e093      	b.n	800c448 <_dtoa_r+0x560>
 800c320:	2202      	movs	r2, #2
 800c322:	e76c      	b.n	800c1fe <_dtoa_r+0x316>
 800c324:	07cc      	lsls	r4, r1, #31
 800c326:	d504      	bpl.n	800c332 <_dtoa_r+0x44a>
 800c328:	ed90 6b00 	vldr	d6, [r0]
 800c32c:	3201      	adds	r2, #1
 800c32e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c332:	1049      	asrs	r1, r1, #1
 800c334:	3008      	adds	r0, #8
 800c336:	e763      	b.n	800c200 <_dtoa_r+0x318>
 800c338:	d022      	beq.n	800c380 <_dtoa_r+0x498>
 800c33a:	f1c8 0100 	rsb	r1, r8, #0
 800c33e:	4a6d      	ldr	r2, [pc, #436]	@ (800c4f4 <_dtoa_r+0x60c>)
 800c340:	f001 000f 	and.w	r0, r1, #15
 800c344:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800c348:	ed92 7b00 	vldr	d7, [r2]
 800c34c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800c350:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c354:	4868      	ldr	r0, [pc, #416]	@ (800c4f8 <_dtoa_r+0x610>)
 800c356:	1109      	asrs	r1, r1, #4
 800c358:	2400      	movs	r4, #0
 800c35a:	2202      	movs	r2, #2
 800c35c:	b929      	cbnz	r1, 800c36a <_dtoa_r+0x482>
 800c35e:	2c00      	cmp	r4, #0
 800c360:	f43f af57 	beq.w	800c212 <_dtoa_r+0x32a>
 800c364:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c368:	e753      	b.n	800c212 <_dtoa_r+0x32a>
 800c36a:	07ce      	lsls	r6, r1, #31
 800c36c:	d505      	bpl.n	800c37a <_dtoa_r+0x492>
 800c36e:	ed90 6b00 	vldr	d6, [r0]
 800c372:	3201      	adds	r2, #1
 800c374:	2401      	movs	r4, #1
 800c376:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c37a:	1049      	asrs	r1, r1, #1
 800c37c:	3008      	adds	r0, #8
 800c37e:	e7ed      	b.n	800c35c <_dtoa_r+0x474>
 800c380:	2202      	movs	r2, #2
 800c382:	e746      	b.n	800c212 <_dtoa_r+0x32a>
 800c384:	f8cd 8014 	str.w	r8, [sp, #20]
 800c388:	4654      	mov	r4, sl
 800c38a:	e762      	b.n	800c252 <_dtoa_r+0x36a>
 800c38c:	4a59      	ldr	r2, [pc, #356]	@ (800c4f4 <_dtoa_r+0x60c>)
 800c38e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800c392:	ed12 4b02 	vldr	d4, [r2, #-8]
 800c396:	9a08      	ldr	r2, [sp, #32]
 800c398:	ec41 0b17 	vmov	d7, r0, r1
 800c39c:	443c      	add	r4, r7
 800c39e:	b34a      	cbz	r2, 800c3f4 <_dtoa_r+0x50c>
 800c3a0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800c3a4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800c3a8:	463e      	mov	r6, r7
 800c3aa:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800c3ae:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c3b2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800c3b6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c3ba:	ee14 2a90 	vmov	r2, s9
 800c3be:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c3c2:	3230      	adds	r2, #48	@ 0x30
 800c3c4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c3c8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800c3cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3d0:	f806 2b01 	strb.w	r2, [r6], #1
 800c3d4:	d438      	bmi.n	800c448 <_dtoa_r+0x560>
 800c3d6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800c3da:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800c3de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3e2:	d46e      	bmi.n	800c4c2 <_dtoa_r+0x5da>
 800c3e4:	42a6      	cmp	r6, r4
 800c3e6:	f43f af5a 	beq.w	800c29e <_dtoa_r+0x3b6>
 800c3ea:	ee27 7b03 	vmul.f64	d7, d7, d3
 800c3ee:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c3f2:	e7e0      	b.n	800c3b6 <_dtoa_r+0x4ce>
 800c3f4:	4621      	mov	r1, r4
 800c3f6:	463e      	mov	r6, r7
 800c3f8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c3fc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800c400:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800c404:	ee14 2a90 	vmov	r2, s9
 800c408:	3230      	adds	r2, #48	@ 0x30
 800c40a:	f806 2b01 	strb.w	r2, [r6], #1
 800c40e:	42a6      	cmp	r6, r4
 800c410:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800c414:	ee36 6b45 	vsub.f64	d6, d6, d5
 800c418:	d119      	bne.n	800c44e <_dtoa_r+0x566>
 800c41a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800c41e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800c422:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800c426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c42a:	dc4a      	bgt.n	800c4c2 <_dtoa_r+0x5da>
 800c42c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800c430:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800c434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c438:	f57f af31 	bpl.w	800c29e <_dtoa_r+0x3b6>
 800c43c:	460e      	mov	r6, r1
 800c43e:	3901      	subs	r1, #1
 800c440:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c444:	2b30      	cmp	r3, #48	@ 0x30
 800c446:	d0f9      	beq.n	800c43c <_dtoa_r+0x554>
 800c448:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800c44c:	e027      	b.n	800c49e <_dtoa_r+0x5b6>
 800c44e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800c452:	e7d5      	b.n	800c400 <_dtoa_r+0x518>
 800c454:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c458:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800c45c:	463e      	mov	r6, r7
 800c45e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800c462:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800c466:	ee15 3a10 	vmov	r3, s10
 800c46a:	3330      	adds	r3, #48	@ 0x30
 800c46c:	f806 3b01 	strb.w	r3, [r6], #1
 800c470:	1bf3      	subs	r3, r6, r7
 800c472:	459a      	cmp	sl, r3
 800c474:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800c478:	eea3 7b46 	vfms.f64	d7, d3, d6
 800c47c:	d132      	bne.n	800c4e4 <_dtoa_r+0x5fc>
 800c47e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800c482:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800c486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c48a:	dc18      	bgt.n	800c4be <_dtoa_r+0x5d6>
 800c48c:	eeb4 7b46 	vcmp.f64	d7, d6
 800c490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c494:	d103      	bne.n	800c49e <_dtoa_r+0x5b6>
 800c496:	ee15 3a10 	vmov	r3, s10
 800c49a:	07db      	lsls	r3, r3, #31
 800c49c:	d40f      	bmi.n	800c4be <_dtoa_r+0x5d6>
 800c49e:	9901      	ldr	r1, [sp, #4]
 800c4a0:	4648      	mov	r0, r9
 800c4a2:	f000 ff0b 	bl	800d2bc <_Bfree>
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c4aa:	7033      	strb	r3, [r6, #0]
 800c4ac:	f108 0301 	add.w	r3, r8, #1
 800c4b0:	6013      	str	r3, [r2, #0]
 800c4b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	f000 824b 	beq.w	800c950 <_dtoa_r+0xa68>
 800c4ba:	601e      	str	r6, [r3, #0]
 800c4bc:	e248      	b.n	800c950 <_dtoa_r+0xa68>
 800c4be:	f8cd 8014 	str.w	r8, [sp, #20]
 800c4c2:	4633      	mov	r3, r6
 800c4c4:	461e      	mov	r6, r3
 800c4c6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4ca:	2a39      	cmp	r2, #57	@ 0x39
 800c4cc:	d106      	bne.n	800c4dc <_dtoa_r+0x5f4>
 800c4ce:	429f      	cmp	r7, r3
 800c4d0:	d1f8      	bne.n	800c4c4 <_dtoa_r+0x5dc>
 800c4d2:	9a05      	ldr	r2, [sp, #20]
 800c4d4:	3201      	adds	r2, #1
 800c4d6:	9205      	str	r2, [sp, #20]
 800c4d8:	2230      	movs	r2, #48	@ 0x30
 800c4da:	703a      	strb	r2, [r7, #0]
 800c4dc:	781a      	ldrb	r2, [r3, #0]
 800c4de:	3201      	adds	r2, #1
 800c4e0:	701a      	strb	r2, [r3, #0]
 800c4e2:	e7b1      	b.n	800c448 <_dtoa_r+0x560>
 800c4e4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800c4e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4f0:	d1b5      	bne.n	800c45e <_dtoa_r+0x576>
 800c4f2:	e7d4      	b.n	800c49e <_dtoa_r+0x5b6>
 800c4f4:	0800e960 	.word	0x0800e960
 800c4f8:	0800e938 	.word	0x0800e938
 800c4fc:	9908      	ldr	r1, [sp, #32]
 800c4fe:	2900      	cmp	r1, #0
 800c500:	f000 80e9 	beq.w	800c6d6 <_dtoa_r+0x7ee>
 800c504:	9907      	ldr	r1, [sp, #28]
 800c506:	2901      	cmp	r1, #1
 800c508:	f300 80cb 	bgt.w	800c6a2 <_dtoa_r+0x7ba>
 800c50c:	2d00      	cmp	r5, #0
 800c50e:	f000 80c4 	beq.w	800c69a <_dtoa_r+0x7b2>
 800c512:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c516:	9e04      	ldr	r6, [sp, #16]
 800c518:	461c      	mov	r4, r3
 800c51a:	9305      	str	r3, [sp, #20]
 800c51c:	9b04      	ldr	r3, [sp, #16]
 800c51e:	4413      	add	r3, r2
 800c520:	9304      	str	r3, [sp, #16]
 800c522:	9b06      	ldr	r3, [sp, #24]
 800c524:	2101      	movs	r1, #1
 800c526:	4413      	add	r3, r2
 800c528:	4648      	mov	r0, r9
 800c52a:	9306      	str	r3, [sp, #24]
 800c52c:	f000 ffc4 	bl	800d4b8 <__i2b>
 800c530:	9b05      	ldr	r3, [sp, #20]
 800c532:	4605      	mov	r5, r0
 800c534:	b166      	cbz	r6, 800c550 <_dtoa_r+0x668>
 800c536:	9a06      	ldr	r2, [sp, #24]
 800c538:	2a00      	cmp	r2, #0
 800c53a:	dd09      	ble.n	800c550 <_dtoa_r+0x668>
 800c53c:	42b2      	cmp	r2, r6
 800c53e:	9904      	ldr	r1, [sp, #16]
 800c540:	bfa8      	it	ge
 800c542:	4632      	movge	r2, r6
 800c544:	1a89      	subs	r1, r1, r2
 800c546:	9104      	str	r1, [sp, #16]
 800c548:	9906      	ldr	r1, [sp, #24]
 800c54a:	1ab6      	subs	r6, r6, r2
 800c54c:	1a8a      	subs	r2, r1, r2
 800c54e:	9206      	str	r2, [sp, #24]
 800c550:	b30b      	cbz	r3, 800c596 <_dtoa_r+0x6ae>
 800c552:	9a08      	ldr	r2, [sp, #32]
 800c554:	2a00      	cmp	r2, #0
 800c556:	f000 80c5 	beq.w	800c6e4 <_dtoa_r+0x7fc>
 800c55a:	2c00      	cmp	r4, #0
 800c55c:	f000 80bf 	beq.w	800c6de <_dtoa_r+0x7f6>
 800c560:	4629      	mov	r1, r5
 800c562:	4622      	mov	r2, r4
 800c564:	4648      	mov	r0, r9
 800c566:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c568:	f001 f85e 	bl	800d628 <__pow5mult>
 800c56c:	9a01      	ldr	r2, [sp, #4]
 800c56e:	4601      	mov	r1, r0
 800c570:	4605      	mov	r5, r0
 800c572:	4648      	mov	r0, r9
 800c574:	f000 ffb6 	bl	800d4e4 <__multiply>
 800c578:	9901      	ldr	r1, [sp, #4]
 800c57a:	9005      	str	r0, [sp, #20]
 800c57c:	4648      	mov	r0, r9
 800c57e:	f000 fe9d 	bl	800d2bc <_Bfree>
 800c582:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c584:	1b1b      	subs	r3, r3, r4
 800c586:	f000 80b0 	beq.w	800c6ea <_dtoa_r+0x802>
 800c58a:	9905      	ldr	r1, [sp, #20]
 800c58c:	461a      	mov	r2, r3
 800c58e:	4648      	mov	r0, r9
 800c590:	f001 f84a 	bl	800d628 <__pow5mult>
 800c594:	9001      	str	r0, [sp, #4]
 800c596:	2101      	movs	r1, #1
 800c598:	4648      	mov	r0, r9
 800c59a:	f000 ff8d 	bl	800d4b8 <__i2b>
 800c59e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5a0:	4604      	mov	r4, r0
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	f000 81da 	beq.w	800c95c <_dtoa_r+0xa74>
 800c5a8:	461a      	mov	r2, r3
 800c5aa:	4601      	mov	r1, r0
 800c5ac:	4648      	mov	r0, r9
 800c5ae:	f001 f83b 	bl	800d628 <__pow5mult>
 800c5b2:	9b07      	ldr	r3, [sp, #28]
 800c5b4:	2b01      	cmp	r3, #1
 800c5b6:	4604      	mov	r4, r0
 800c5b8:	f300 80a0 	bgt.w	800c6fc <_dtoa_r+0x814>
 800c5bc:	9b02      	ldr	r3, [sp, #8]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	f040 8096 	bne.w	800c6f0 <_dtoa_r+0x808>
 800c5c4:	9b03      	ldr	r3, [sp, #12]
 800c5c6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800c5ca:	2a00      	cmp	r2, #0
 800c5cc:	f040 8092 	bne.w	800c6f4 <_dtoa_r+0x80c>
 800c5d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800c5d4:	0d12      	lsrs	r2, r2, #20
 800c5d6:	0512      	lsls	r2, r2, #20
 800c5d8:	2a00      	cmp	r2, #0
 800c5da:	f000 808d 	beq.w	800c6f8 <_dtoa_r+0x810>
 800c5de:	9b04      	ldr	r3, [sp, #16]
 800c5e0:	3301      	adds	r3, #1
 800c5e2:	9304      	str	r3, [sp, #16]
 800c5e4:	9b06      	ldr	r3, [sp, #24]
 800c5e6:	3301      	adds	r3, #1
 800c5e8:	9306      	str	r3, [sp, #24]
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c5ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	f000 81b9 	beq.w	800c968 <_dtoa_r+0xa80>
 800c5f6:	6922      	ldr	r2, [r4, #16]
 800c5f8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c5fc:	6910      	ldr	r0, [r2, #16]
 800c5fe:	f000 ff0f 	bl	800d420 <__hi0bits>
 800c602:	f1c0 0020 	rsb	r0, r0, #32
 800c606:	9b06      	ldr	r3, [sp, #24]
 800c608:	4418      	add	r0, r3
 800c60a:	f010 001f 	ands.w	r0, r0, #31
 800c60e:	f000 8081 	beq.w	800c714 <_dtoa_r+0x82c>
 800c612:	f1c0 0220 	rsb	r2, r0, #32
 800c616:	2a04      	cmp	r2, #4
 800c618:	dd73      	ble.n	800c702 <_dtoa_r+0x81a>
 800c61a:	9b04      	ldr	r3, [sp, #16]
 800c61c:	f1c0 001c 	rsb	r0, r0, #28
 800c620:	4403      	add	r3, r0
 800c622:	9304      	str	r3, [sp, #16]
 800c624:	9b06      	ldr	r3, [sp, #24]
 800c626:	4406      	add	r6, r0
 800c628:	4403      	add	r3, r0
 800c62a:	9306      	str	r3, [sp, #24]
 800c62c:	9b04      	ldr	r3, [sp, #16]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	dd05      	ble.n	800c63e <_dtoa_r+0x756>
 800c632:	9901      	ldr	r1, [sp, #4]
 800c634:	461a      	mov	r2, r3
 800c636:	4648      	mov	r0, r9
 800c638:	f001 f850 	bl	800d6dc <__lshift>
 800c63c:	9001      	str	r0, [sp, #4]
 800c63e:	9b06      	ldr	r3, [sp, #24]
 800c640:	2b00      	cmp	r3, #0
 800c642:	dd05      	ble.n	800c650 <_dtoa_r+0x768>
 800c644:	4621      	mov	r1, r4
 800c646:	461a      	mov	r2, r3
 800c648:	4648      	mov	r0, r9
 800c64a:	f001 f847 	bl	800d6dc <__lshift>
 800c64e:	4604      	mov	r4, r0
 800c650:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c652:	2b00      	cmp	r3, #0
 800c654:	d060      	beq.n	800c718 <_dtoa_r+0x830>
 800c656:	9801      	ldr	r0, [sp, #4]
 800c658:	4621      	mov	r1, r4
 800c65a:	f001 f8ab 	bl	800d7b4 <__mcmp>
 800c65e:	2800      	cmp	r0, #0
 800c660:	da5a      	bge.n	800c718 <_dtoa_r+0x830>
 800c662:	f108 33ff 	add.w	r3, r8, #4294967295
 800c666:	9305      	str	r3, [sp, #20]
 800c668:	9901      	ldr	r1, [sp, #4]
 800c66a:	2300      	movs	r3, #0
 800c66c:	220a      	movs	r2, #10
 800c66e:	4648      	mov	r0, r9
 800c670:	f000 fe46 	bl	800d300 <__multadd>
 800c674:	9b08      	ldr	r3, [sp, #32]
 800c676:	9001      	str	r0, [sp, #4]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	f000 8177 	beq.w	800c96c <_dtoa_r+0xa84>
 800c67e:	4629      	mov	r1, r5
 800c680:	2300      	movs	r3, #0
 800c682:	220a      	movs	r2, #10
 800c684:	4648      	mov	r0, r9
 800c686:	f000 fe3b 	bl	800d300 <__multadd>
 800c68a:	f1bb 0f00 	cmp.w	fp, #0
 800c68e:	4605      	mov	r5, r0
 800c690:	dc6e      	bgt.n	800c770 <_dtoa_r+0x888>
 800c692:	9b07      	ldr	r3, [sp, #28]
 800c694:	2b02      	cmp	r3, #2
 800c696:	dc48      	bgt.n	800c72a <_dtoa_r+0x842>
 800c698:	e06a      	b.n	800c770 <_dtoa_r+0x888>
 800c69a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c69c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c6a0:	e739      	b.n	800c516 <_dtoa_r+0x62e>
 800c6a2:	f10a 34ff 	add.w	r4, sl, #4294967295
 800c6a6:	42a3      	cmp	r3, r4
 800c6a8:	db07      	blt.n	800c6ba <_dtoa_r+0x7d2>
 800c6aa:	f1ba 0f00 	cmp.w	sl, #0
 800c6ae:	eba3 0404 	sub.w	r4, r3, r4
 800c6b2:	db0b      	blt.n	800c6cc <_dtoa_r+0x7e4>
 800c6b4:	9e04      	ldr	r6, [sp, #16]
 800c6b6:	4652      	mov	r2, sl
 800c6b8:	e72f      	b.n	800c51a <_dtoa_r+0x632>
 800c6ba:	1ae2      	subs	r2, r4, r3
 800c6bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6be:	9e04      	ldr	r6, [sp, #16]
 800c6c0:	4413      	add	r3, r2
 800c6c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6c4:	4652      	mov	r2, sl
 800c6c6:	4623      	mov	r3, r4
 800c6c8:	2400      	movs	r4, #0
 800c6ca:	e726      	b.n	800c51a <_dtoa_r+0x632>
 800c6cc:	9a04      	ldr	r2, [sp, #16]
 800c6ce:	eba2 060a 	sub.w	r6, r2, sl
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	e721      	b.n	800c51a <_dtoa_r+0x632>
 800c6d6:	9e04      	ldr	r6, [sp, #16]
 800c6d8:	9d08      	ldr	r5, [sp, #32]
 800c6da:	461c      	mov	r4, r3
 800c6dc:	e72a      	b.n	800c534 <_dtoa_r+0x64c>
 800c6de:	9a01      	ldr	r2, [sp, #4]
 800c6e0:	9205      	str	r2, [sp, #20]
 800c6e2:	e752      	b.n	800c58a <_dtoa_r+0x6a2>
 800c6e4:	9901      	ldr	r1, [sp, #4]
 800c6e6:	461a      	mov	r2, r3
 800c6e8:	e751      	b.n	800c58e <_dtoa_r+0x6a6>
 800c6ea:	9b05      	ldr	r3, [sp, #20]
 800c6ec:	9301      	str	r3, [sp, #4]
 800c6ee:	e752      	b.n	800c596 <_dtoa_r+0x6ae>
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	e77b      	b.n	800c5ec <_dtoa_r+0x704>
 800c6f4:	9b02      	ldr	r3, [sp, #8]
 800c6f6:	e779      	b.n	800c5ec <_dtoa_r+0x704>
 800c6f8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c6fa:	e778      	b.n	800c5ee <_dtoa_r+0x706>
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c700:	e779      	b.n	800c5f6 <_dtoa_r+0x70e>
 800c702:	d093      	beq.n	800c62c <_dtoa_r+0x744>
 800c704:	9b04      	ldr	r3, [sp, #16]
 800c706:	321c      	adds	r2, #28
 800c708:	4413      	add	r3, r2
 800c70a:	9304      	str	r3, [sp, #16]
 800c70c:	9b06      	ldr	r3, [sp, #24]
 800c70e:	4416      	add	r6, r2
 800c710:	4413      	add	r3, r2
 800c712:	e78a      	b.n	800c62a <_dtoa_r+0x742>
 800c714:	4602      	mov	r2, r0
 800c716:	e7f5      	b.n	800c704 <_dtoa_r+0x81c>
 800c718:	f1ba 0f00 	cmp.w	sl, #0
 800c71c:	f8cd 8014 	str.w	r8, [sp, #20]
 800c720:	46d3      	mov	fp, sl
 800c722:	dc21      	bgt.n	800c768 <_dtoa_r+0x880>
 800c724:	9b07      	ldr	r3, [sp, #28]
 800c726:	2b02      	cmp	r3, #2
 800c728:	dd1e      	ble.n	800c768 <_dtoa_r+0x880>
 800c72a:	f1bb 0f00 	cmp.w	fp, #0
 800c72e:	f47f addc 	bne.w	800c2ea <_dtoa_r+0x402>
 800c732:	4621      	mov	r1, r4
 800c734:	465b      	mov	r3, fp
 800c736:	2205      	movs	r2, #5
 800c738:	4648      	mov	r0, r9
 800c73a:	f000 fde1 	bl	800d300 <__multadd>
 800c73e:	4601      	mov	r1, r0
 800c740:	4604      	mov	r4, r0
 800c742:	9801      	ldr	r0, [sp, #4]
 800c744:	f001 f836 	bl	800d7b4 <__mcmp>
 800c748:	2800      	cmp	r0, #0
 800c74a:	f77f adce 	ble.w	800c2ea <_dtoa_r+0x402>
 800c74e:	463e      	mov	r6, r7
 800c750:	2331      	movs	r3, #49	@ 0x31
 800c752:	f806 3b01 	strb.w	r3, [r6], #1
 800c756:	9b05      	ldr	r3, [sp, #20]
 800c758:	3301      	adds	r3, #1
 800c75a:	9305      	str	r3, [sp, #20]
 800c75c:	e5c9      	b.n	800c2f2 <_dtoa_r+0x40a>
 800c75e:	f8cd 8014 	str.w	r8, [sp, #20]
 800c762:	4654      	mov	r4, sl
 800c764:	4625      	mov	r5, r4
 800c766:	e7f2      	b.n	800c74e <_dtoa_r+0x866>
 800c768:	9b08      	ldr	r3, [sp, #32]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	f000 8102 	beq.w	800c974 <_dtoa_r+0xa8c>
 800c770:	2e00      	cmp	r6, #0
 800c772:	dd05      	ble.n	800c780 <_dtoa_r+0x898>
 800c774:	4629      	mov	r1, r5
 800c776:	4632      	mov	r2, r6
 800c778:	4648      	mov	r0, r9
 800c77a:	f000 ffaf 	bl	800d6dc <__lshift>
 800c77e:	4605      	mov	r5, r0
 800c780:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c782:	2b00      	cmp	r3, #0
 800c784:	d058      	beq.n	800c838 <_dtoa_r+0x950>
 800c786:	6869      	ldr	r1, [r5, #4]
 800c788:	4648      	mov	r0, r9
 800c78a:	f000 fd57 	bl	800d23c <_Balloc>
 800c78e:	4606      	mov	r6, r0
 800c790:	b928      	cbnz	r0, 800c79e <_dtoa_r+0x8b6>
 800c792:	4b82      	ldr	r3, [pc, #520]	@ (800c99c <_dtoa_r+0xab4>)
 800c794:	4602      	mov	r2, r0
 800c796:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c79a:	f7ff bbbe 	b.w	800bf1a <_dtoa_r+0x32>
 800c79e:	692a      	ldr	r2, [r5, #16]
 800c7a0:	3202      	adds	r2, #2
 800c7a2:	0092      	lsls	r2, r2, #2
 800c7a4:	f105 010c 	add.w	r1, r5, #12
 800c7a8:	300c      	adds	r0, #12
 800c7aa:	f7ff fafc 	bl	800bda6 <memcpy>
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	4631      	mov	r1, r6
 800c7b2:	4648      	mov	r0, r9
 800c7b4:	f000 ff92 	bl	800d6dc <__lshift>
 800c7b8:	1c7b      	adds	r3, r7, #1
 800c7ba:	9304      	str	r3, [sp, #16]
 800c7bc:	eb07 030b 	add.w	r3, r7, fp
 800c7c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7c2:	9b02      	ldr	r3, [sp, #8]
 800c7c4:	f003 0301 	and.w	r3, r3, #1
 800c7c8:	46a8      	mov	r8, r5
 800c7ca:	9308      	str	r3, [sp, #32]
 800c7cc:	4605      	mov	r5, r0
 800c7ce:	9b04      	ldr	r3, [sp, #16]
 800c7d0:	9801      	ldr	r0, [sp, #4]
 800c7d2:	4621      	mov	r1, r4
 800c7d4:	f103 3bff 	add.w	fp, r3, #4294967295
 800c7d8:	f7ff fafe 	bl	800bdd8 <quorem>
 800c7dc:	4641      	mov	r1, r8
 800c7de:	9002      	str	r0, [sp, #8]
 800c7e0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c7e4:	9801      	ldr	r0, [sp, #4]
 800c7e6:	f000 ffe5 	bl	800d7b4 <__mcmp>
 800c7ea:	462a      	mov	r2, r5
 800c7ec:	9006      	str	r0, [sp, #24]
 800c7ee:	4621      	mov	r1, r4
 800c7f0:	4648      	mov	r0, r9
 800c7f2:	f000 fffb 	bl	800d7ec <__mdiff>
 800c7f6:	68c2      	ldr	r2, [r0, #12]
 800c7f8:	4606      	mov	r6, r0
 800c7fa:	b9fa      	cbnz	r2, 800c83c <_dtoa_r+0x954>
 800c7fc:	4601      	mov	r1, r0
 800c7fe:	9801      	ldr	r0, [sp, #4]
 800c800:	f000 ffd8 	bl	800d7b4 <__mcmp>
 800c804:	4602      	mov	r2, r0
 800c806:	4631      	mov	r1, r6
 800c808:	4648      	mov	r0, r9
 800c80a:	920a      	str	r2, [sp, #40]	@ 0x28
 800c80c:	f000 fd56 	bl	800d2bc <_Bfree>
 800c810:	9b07      	ldr	r3, [sp, #28]
 800c812:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c814:	9e04      	ldr	r6, [sp, #16]
 800c816:	ea42 0103 	orr.w	r1, r2, r3
 800c81a:	9b08      	ldr	r3, [sp, #32]
 800c81c:	4319      	orrs	r1, r3
 800c81e:	d10f      	bne.n	800c840 <_dtoa_r+0x958>
 800c820:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c824:	d028      	beq.n	800c878 <_dtoa_r+0x990>
 800c826:	9b06      	ldr	r3, [sp, #24]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	dd02      	ble.n	800c832 <_dtoa_r+0x94a>
 800c82c:	9b02      	ldr	r3, [sp, #8]
 800c82e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800c832:	f88b a000 	strb.w	sl, [fp]
 800c836:	e55e      	b.n	800c2f6 <_dtoa_r+0x40e>
 800c838:	4628      	mov	r0, r5
 800c83a:	e7bd      	b.n	800c7b8 <_dtoa_r+0x8d0>
 800c83c:	2201      	movs	r2, #1
 800c83e:	e7e2      	b.n	800c806 <_dtoa_r+0x91e>
 800c840:	9b06      	ldr	r3, [sp, #24]
 800c842:	2b00      	cmp	r3, #0
 800c844:	db04      	blt.n	800c850 <_dtoa_r+0x968>
 800c846:	9907      	ldr	r1, [sp, #28]
 800c848:	430b      	orrs	r3, r1
 800c84a:	9908      	ldr	r1, [sp, #32]
 800c84c:	430b      	orrs	r3, r1
 800c84e:	d120      	bne.n	800c892 <_dtoa_r+0x9aa>
 800c850:	2a00      	cmp	r2, #0
 800c852:	ddee      	ble.n	800c832 <_dtoa_r+0x94a>
 800c854:	9901      	ldr	r1, [sp, #4]
 800c856:	2201      	movs	r2, #1
 800c858:	4648      	mov	r0, r9
 800c85a:	f000 ff3f 	bl	800d6dc <__lshift>
 800c85e:	4621      	mov	r1, r4
 800c860:	9001      	str	r0, [sp, #4]
 800c862:	f000 ffa7 	bl	800d7b4 <__mcmp>
 800c866:	2800      	cmp	r0, #0
 800c868:	dc03      	bgt.n	800c872 <_dtoa_r+0x98a>
 800c86a:	d1e2      	bne.n	800c832 <_dtoa_r+0x94a>
 800c86c:	f01a 0f01 	tst.w	sl, #1
 800c870:	d0df      	beq.n	800c832 <_dtoa_r+0x94a>
 800c872:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c876:	d1d9      	bne.n	800c82c <_dtoa_r+0x944>
 800c878:	2339      	movs	r3, #57	@ 0x39
 800c87a:	f88b 3000 	strb.w	r3, [fp]
 800c87e:	4633      	mov	r3, r6
 800c880:	461e      	mov	r6, r3
 800c882:	3b01      	subs	r3, #1
 800c884:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c888:	2a39      	cmp	r2, #57	@ 0x39
 800c88a:	d052      	beq.n	800c932 <_dtoa_r+0xa4a>
 800c88c:	3201      	adds	r2, #1
 800c88e:	701a      	strb	r2, [r3, #0]
 800c890:	e531      	b.n	800c2f6 <_dtoa_r+0x40e>
 800c892:	2a00      	cmp	r2, #0
 800c894:	dd07      	ble.n	800c8a6 <_dtoa_r+0x9be>
 800c896:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800c89a:	d0ed      	beq.n	800c878 <_dtoa_r+0x990>
 800c89c:	f10a 0301 	add.w	r3, sl, #1
 800c8a0:	f88b 3000 	strb.w	r3, [fp]
 800c8a4:	e527      	b.n	800c2f6 <_dtoa_r+0x40e>
 800c8a6:	9b04      	ldr	r3, [sp, #16]
 800c8a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c8aa:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d029      	beq.n	800c906 <_dtoa_r+0xa1e>
 800c8b2:	9901      	ldr	r1, [sp, #4]
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	220a      	movs	r2, #10
 800c8b8:	4648      	mov	r0, r9
 800c8ba:	f000 fd21 	bl	800d300 <__multadd>
 800c8be:	45a8      	cmp	r8, r5
 800c8c0:	9001      	str	r0, [sp, #4]
 800c8c2:	f04f 0300 	mov.w	r3, #0
 800c8c6:	f04f 020a 	mov.w	r2, #10
 800c8ca:	4641      	mov	r1, r8
 800c8cc:	4648      	mov	r0, r9
 800c8ce:	d107      	bne.n	800c8e0 <_dtoa_r+0x9f8>
 800c8d0:	f000 fd16 	bl	800d300 <__multadd>
 800c8d4:	4680      	mov	r8, r0
 800c8d6:	4605      	mov	r5, r0
 800c8d8:	9b04      	ldr	r3, [sp, #16]
 800c8da:	3301      	adds	r3, #1
 800c8dc:	9304      	str	r3, [sp, #16]
 800c8de:	e776      	b.n	800c7ce <_dtoa_r+0x8e6>
 800c8e0:	f000 fd0e 	bl	800d300 <__multadd>
 800c8e4:	4629      	mov	r1, r5
 800c8e6:	4680      	mov	r8, r0
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	220a      	movs	r2, #10
 800c8ec:	4648      	mov	r0, r9
 800c8ee:	f000 fd07 	bl	800d300 <__multadd>
 800c8f2:	4605      	mov	r5, r0
 800c8f4:	e7f0      	b.n	800c8d8 <_dtoa_r+0x9f0>
 800c8f6:	f1bb 0f00 	cmp.w	fp, #0
 800c8fa:	bfcc      	ite	gt
 800c8fc:	465e      	movgt	r6, fp
 800c8fe:	2601      	movle	r6, #1
 800c900:	443e      	add	r6, r7
 800c902:	f04f 0800 	mov.w	r8, #0
 800c906:	9901      	ldr	r1, [sp, #4]
 800c908:	2201      	movs	r2, #1
 800c90a:	4648      	mov	r0, r9
 800c90c:	f000 fee6 	bl	800d6dc <__lshift>
 800c910:	4621      	mov	r1, r4
 800c912:	9001      	str	r0, [sp, #4]
 800c914:	f000 ff4e 	bl	800d7b4 <__mcmp>
 800c918:	2800      	cmp	r0, #0
 800c91a:	dcb0      	bgt.n	800c87e <_dtoa_r+0x996>
 800c91c:	d102      	bne.n	800c924 <_dtoa_r+0xa3c>
 800c91e:	f01a 0f01 	tst.w	sl, #1
 800c922:	d1ac      	bne.n	800c87e <_dtoa_r+0x996>
 800c924:	4633      	mov	r3, r6
 800c926:	461e      	mov	r6, r3
 800c928:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c92c:	2a30      	cmp	r2, #48	@ 0x30
 800c92e:	d0fa      	beq.n	800c926 <_dtoa_r+0xa3e>
 800c930:	e4e1      	b.n	800c2f6 <_dtoa_r+0x40e>
 800c932:	429f      	cmp	r7, r3
 800c934:	d1a4      	bne.n	800c880 <_dtoa_r+0x998>
 800c936:	9b05      	ldr	r3, [sp, #20]
 800c938:	3301      	adds	r3, #1
 800c93a:	9305      	str	r3, [sp, #20]
 800c93c:	2331      	movs	r3, #49	@ 0x31
 800c93e:	703b      	strb	r3, [r7, #0]
 800c940:	e4d9      	b.n	800c2f6 <_dtoa_r+0x40e>
 800c942:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c944:	4f16      	ldr	r7, [pc, #88]	@ (800c9a0 <_dtoa_r+0xab8>)
 800c946:	b11b      	cbz	r3, 800c950 <_dtoa_r+0xa68>
 800c948:	f107 0308 	add.w	r3, r7, #8
 800c94c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c94e:	6013      	str	r3, [r2, #0]
 800c950:	4638      	mov	r0, r7
 800c952:	b011      	add	sp, #68	@ 0x44
 800c954:	ecbd 8b02 	vpop	{d8}
 800c958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c95c:	9b07      	ldr	r3, [sp, #28]
 800c95e:	2b01      	cmp	r3, #1
 800c960:	f77f ae2c 	ble.w	800c5bc <_dtoa_r+0x6d4>
 800c964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c966:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c968:	2001      	movs	r0, #1
 800c96a:	e64c      	b.n	800c606 <_dtoa_r+0x71e>
 800c96c:	f1bb 0f00 	cmp.w	fp, #0
 800c970:	f77f aed8 	ble.w	800c724 <_dtoa_r+0x83c>
 800c974:	463e      	mov	r6, r7
 800c976:	9801      	ldr	r0, [sp, #4]
 800c978:	4621      	mov	r1, r4
 800c97a:	f7ff fa2d 	bl	800bdd8 <quorem>
 800c97e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800c982:	f806 ab01 	strb.w	sl, [r6], #1
 800c986:	1bf2      	subs	r2, r6, r7
 800c988:	4593      	cmp	fp, r2
 800c98a:	ddb4      	ble.n	800c8f6 <_dtoa_r+0xa0e>
 800c98c:	9901      	ldr	r1, [sp, #4]
 800c98e:	2300      	movs	r3, #0
 800c990:	220a      	movs	r2, #10
 800c992:	4648      	mov	r0, r9
 800c994:	f000 fcb4 	bl	800d300 <__multadd>
 800c998:	9001      	str	r0, [sp, #4]
 800c99a:	e7ec      	b.n	800c976 <_dtoa_r+0xa8e>
 800c99c:	0800e7be 	.word	0x0800e7be
 800c9a0:	0800e742 	.word	0x0800e742

0800c9a4 <_free_r>:
 800c9a4:	b538      	push	{r3, r4, r5, lr}
 800c9a6:	4605      	mov	r5, r0
 800c9a8:	2900      	cmp	r1, #0
 800c9aa:	d041      	beq.n	800ca30 <_free_r+0x8c>
 800c9ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9b0:	1f0c      	subs	r4, r1, #4
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	bfb8      	it	lt
 800c9b6:	18e4      	addlt	r4, r4, r3
 800c9b8:	f000 fc34 	bl	800d224 <__malloc_lock>
 800c9bc:	4a1d      	ldr	r2, [pc, #116]	@ (800ca34 <_free_r+0x90>)
 800c9be:	6813      	ldr	r3, [r2, #0]
 800c9c0:	b933      	cbnz	r3, 800c9d0 <_free_r+0x2c>
 800c9c2:	6063      	str	r3, [r4, #4]
 800c9c4:	6014      	str	r4, [r2, #0]
 800c9c6:	4628      	mov	r0, r5
 800c9c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9cc:	f000 bc30 	b.w	800d230 <__malloc_unlock>
 800c9d0:	42a3      	cmp	r3, r4
 800c9d2:	d908      	bls.n	800c9e6 <_free_r+0x42>
 800c9d4:	6820      	ldr	r0, [r4, #0]
 800c9d6:	1821      	adds	r1, r4, r0
 800c9d8:	428b      	cmp	r3, r1
 800c9da:	bf01      	itttt	eq
 800c9dc:	6819      	ldreq	r1, [r3, #0]
 800c9de:	685b      	ldreq	r3, [r3, #4]
 800c9e0:	1809      	addeq	r1, r1, r0
 800c9e2:	6021      	streq	r1, [r4, #0]
 800c9e4:	e7ed      	b.n	800c9c2 <_free_r+0x1e>
 800c9e6:	461a      	mov	r2, r3
 800c9e8:	685b      	ldr	r3, [r3, #4]
 800c9ea:	b10b      	cbz	r3, 800c9f0 <_free_r+0x4c>
 800c9ec:	42a3      	cmp	r3, r4
 800c9ee:	d9fa      	bls.n	800c9e6 <_free_r+0x42>
 800c9f0:	6811      	ldr	r1, [r2, #0]
 800c9f2:	1850      	adds	r0, r2, r1
 800c9f4:	42a0      	cmp	r0, r4
 800c9f6:	d10b      	bne.n	800ca10 <_free_r+0x6c>
 800c9f8:	6820      	ldr	r0, [r4, #0]
 800c9fa:	4401      	add	r1, r0
 800c9fc:	1850      	adds	r0, r2, r1
 800c9fe:	4283      	cmp	r3, r0
 800ca00:	6011      	str	r1, [r2, #0]
 800ca02:	d1e0      	bne.n	800c9c6 <_free_r+0x22>
 800ca04:	6818      	ldr	r0, [r3, #0]
 800ca06:	685b      	ldr	r3, [r3, #4]
 800ca08:	6053      	str	r3, [r2, #4]
 800ca0a:	4408      	add	r0, r1
 800ca0c:	6010      	str	r0, [r2, #0]
 800ca0e:	e7da      	b.n	800c9c6 <_free_r+0x22>
 800ca10:	d902      	bls.n	800ca18 <_free_r+0x74>
 800ca12:	230c      	movs	r3, #12
 800ca14:	602b      	str	r3, [r5, #0]
 800ca16:	e7d6      	b.n	800c9c6 <_free_r+0x22>
 800ca18:	6820      	ldr	r0, [r4, #0]
 800ca1a:	1821      	adds	r1, r4, r0
 800ca1c:	428b      	cmp	r3, r1
 800ca1e:	bf04      	itt	eq
 800ca20:	6819      	ldreq	r1, [r3, #0]
 800ca22:	685b      	ldreq	r3, [r3, #4]
 800ca24:	6063      	str	r3, [r4, #4]
 800ca26:	bf04      	itt	eq
 800ca28:	1809      	addeq	r1, r1, r0
 800ca2a:	6021      	streq	r1, [r4, #0]
 800ca2c:	6054      	str	r4, [r2, #4]
 800ca2e:	e7ca      	b.n	800c9c6 <_free_r+0x22>
 800ca30:	bd38      	pop	{r3, r4, r5, pc}
 800ca32:	bf00      	nop
 800ca34:	20000cc8 	.word	0x20000cc8

0800ca38 <rshift>:
 800ca38:	6903      	ldr	r3, [r0, #16]
 800ca3a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ca3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca42:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ca46:	f100 0414 	add.w	r4, r0, #20
 800ca4a:	dd45      	ble.n	800cad8 <rshift+0xa0>
 800ca4c:	f011 011f 	ands.w	r1, r1, #31
 800ca50:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ca54:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ca58:	d10c      	bne.n	800ca74 <rshift+0x3c>
 800ca5a:	f100 0710 	add.w	r7, r0, #16
 800ca5e:	4629      	mov	r1, r5
 800ca60:	42b1      	cmp	r1, r6
 800ca62:	d334      	bcc.n	800cace <rshift+0x96>
 800ca64:	1a9b      	subs	r3, r3, r2
 800ca66:	009b      	lsls	r3, r3, #2
 800ca68:	1eea      	subs	r2, r5, #3
 800ca6a:	4296      	cmp	r6, r2
 800ca6c:	bf38      	it	cc
 800ca6e:	2300      	movcc	r3, #0
 800ca70:	4423      	add	r3, r4
 800ca72:	e015      	b.n	800caa0 <rshift+0x68>
 800ca74:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ca78:	f1c1 0820 	rsb	r8, r1, #32
 800ca7c:	40cf      	lsrs	r7, r1
 800ca7e:	f105 0e04 	add.w	lr, r5, #4
 800ca82:	46a1      	mov	r9, r4
 800ca84:	4576      	cmp	r6, lr
 800ca86:	46f4      	mov	ip, lr
 800ca88:	d815      	bhi.n	800cab6 <rshift+0x7e>
 800ca8a:	1a9a      	subs	r2, r3, r2
 800ca8c:	0092      	lsls	r2, r2, #2
 800ca8e:	3a04      	subs	r2, #4
 800ca90:	3501      	adds	r5, #1
 800ca92:	42ae      	cmp	r6, r5
 800ca94:	bf38      	it	cc
 800ca96:	2200      	movcc	r2, #0
 800ca98:	18a3      	adds	r3, r4, r2
 800ca9a:	50a7      	str	r7, [r4, r2]
 800ca9c:	b107      	cbz	r7, 800caa0 <rshift+0x68>
 800ca9e:	3304      	adds	r3, #4
 800caa0:	1b1a      	subs	r2, r3, r4
 800caa2:	42a3      	cmp	r3, r4
 800caa4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800caa8:	bf08      	it	eq
 800caaa:	2300      	moveq	r3, #0
 800caac:	6102      	str	r2, [r0, #16]
 800caae:	bf08      	it	eq
 800cab0:	6143      	streq	r3, [r0, #20]
 800cab2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cab6:	f8dc c000 	ldr.w	ip, [ip]
 800caba:	fa0c fc08 	lsl.w	ip, ip, r8
 800cabe:	ea4c 0707 	orr.w	r7, ip, r7
 800cac2:	f849 7b04 	str.w	r7, [r9], #4
 800cac6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800caca:	40cf      	lsrs	r7, r1
 800cacc:	e7da      	b.n	800ca84 <rshift+0x4c>
 800cace:	f851 cb04 	ldr.w	ip, [r1], #4
 800cad2:	f847 cf04 	str.w	ip, [r7, #4]!
 800cad6:	e7c3      	b.n	800ca60 <rshift+0x28>
 800cad8:	4623      	mov	r3, r4
 800cada:	e7e1      	b.n	800caa0 <rshift+0x68>

0800cadc <__hexdig_fun>:
 800cadc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cae0:	2b09      	cmp	r3, #9
 800cae2:	d802      	bhi.n	800caea <__hexdig_fun+0xe>
 800cae4:	3820      	subs	r0, #32
 800cae6:	b2c0      	uxtb	r0, r0
 800cae8:	4770      	bx	lr
 800caea:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800caee:	2b05      	cmp	r3, #5
 800caf0:	d801      	bhi.n	800caf6 <__hexdig_fun+0x1a>
 800caf2:	3847      	subs	r0, #71	@ 0x47
 800caf4:	e7f7      	b.n	800cae6 <__hexdig_fun+0xa>
 800caf6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cafa:	2b05      	cmp	r3, #5
 800cafc:	d801      	bhi.n	800cb02 <__hexdig_fun+0x26>
 800cafe:	3827      	subs	r0, #39	@ 0x27
 800cb00:	e7f1      	b.n	800cae6 <__hexdig_fun+0xa>
 800cb02:	2000      	movs	r0, #0
 800cb04:	4770      	bx	lr
	...

0800cb08 <__gethex>:
 800cb08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb0c:	b085      	sub	sp, #20
 800cb0e:	468a      	mov	sl, r1
 800cb10:	9302      	str	r3, [sp, #8]
 800cb12:	680b      	ldr	r3, [r1, #0]
 800cb14:	9001      	str	r0, [sp, #4]
 800cb16:	4690      	mov	r8, r2
 800cb18:	1c9c      	adds	r4, r3, #2
 800cb1a:	46a1      	mov	r9, r4
 800cb1c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cb20:	2830      	cmp	r0, #48	@ 0x30
 800cb22:	d0fa      	beq.n	800cb1a <__gethex+0x12>
 800cb24:	eba9 0303 	sub.w	r3, r9, r3
 800cb28:	f1a3 0b02 	sub.w	fp, r3, #2
 800cb2c:	f7ff ffd6 	bl	800cadc <__hexdig_fun>
 800cb30:	4605      	mov	r5, r0
 800cb32:	2800      	cmp	r0, #0
 800cb34:	d168      	bne.n	800cc08 <__gethex+0x100>
 800cb36:	49a0      	ldr	r1, [pc, #640]	@ (800cdb8 <__gethex+0x2b0>)
 800cb38:	2201      	movs	r2, #1
 800cb3a:	4648      	mov	r0, r9
 800cb3c:	f7ff f8a9 	bl	800bc92 <strncmp>
 800cb40:	4607      	mov	r7, r0
 800cb42:	2800      	cmp	r0, #0
 800cb44:	d167      	bne.n	800cc16 <__gethex+0x10e>
 800cb46:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cb4a:	4626      	mov	r6, r4
 800cb4c:	f7ff ffc6 	bl	800cadc <__hexdig_fun>
 800cb50:	2800      	cmp	r0, #0
 800cb52:	d062      	beq.n	800cc1a <__gethex+0x112>
 800cb54:	4623      	mov	r3, r4
 800cb56:	7818      	ldrb	r0, [r3, #0]
 800cb58:	2830      	cmp	r0, #48	@ 0x30
 800cb5a:	4699      	mov	r9, r3
 800cb5c:	f103 0301 	add.w	r3, r3, #1
 800cb60:	d0f9      	beq.n	800cb56 <__gethex+0x4e>
 800cb62:	f7ff ffbb 	bl	800cadc <__hexdig_fun>
 800cb66:	fab0 f580 	clz	r5, r0
 800cb6a:	096d      	lsrs	r5, r5, #5
 800cb6c:	f04f 0b01 	mov.w	fp, #1
 800cb70:	464a      	mov	r2, r9
 800cb72:	4616      	mov	r6, r2
 800cb74:	3201      	adds	r2, #1
 800cb76:	7830      	ldrb	r0, [r6, #0]
 800cb78:	f7ff ffb0 	bl	800cadc <__hexdig_fun>
 800cb7c:	2800      	cmp	r0, #0
 800cb7e:	d1f8      	bne.n	800cb72 <__gethex+0x6a>
 800cb80:	498d      	ldr	r1, [pc, #564]	@ (800cdb8 <__gethex+0x2b0>)
 800cb82:	2201      	movs	r2, #1
 800cb84:	4630      	mov	r0, r6
 800cb86:	f7ff f884 	bl	800bc92 <strncmp>
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	d13f      	bne.n	800cc0e <__gethex+0x106>
 800cb8e:	b944      	cbnz	r4, 800cba2 <__gethex+0x9a>
 800cb90:	1c74      	adds	r4, r6, #1
 800cb92:	4622      	mov	r2, r4
 800cb94:	4616      	mov	r6, r2
 800cb96:	3201      	adds	r2, #1
 800cb98:	7830      	ldrb	r0, [r6, #0]
 800cb9a:	f7ff ff9f 	bl	800cadc <__hexdig_fun>
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	d1f8      	bne.n	800cb94 <__gethex+0x8c>
 800cba2:	1ba4      	subs	r4, r4, r6
 800cba4:	00a7      	lsls	r7, r4, #2
 800cba6:	7833      	ldrb	r3, [r6, #0]
 800cba8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cbac:	2b50      	cmp	r3, #80	@ 0x50
 800cbae:	d13e      	bne.n	800cc2e <__gethex+0x126>
 800cbb0:	7873      	ldrb	r3, [r6, #1]
 800cbb2:	2b2b      	cmp	r3, #43	@ 0x2b
 800cbb4:	d033      	beq.n	800cc1e <__gethex+0x116>
 800cbb6:	2b2d      	cmp	r3, #45	@ 0x2d
 800cbb8:	d034      	beq.n	800cc24 <__gethex+0x11c>
 800cbba:	1c71      	adds	r1, r6, #1
 800cbbc:	2400      	movs	r4, #0
 800cbbe:	7808      	ldrb	r0, [r1, #0]
 800cbc0:	f7ff ff8c 	bl	800cadc <__hexdig_fun>
 800cbc4:	1e43      	subs	r3, r0, #1
 800cbc6:	b2db      	uxtb	r3, r3
 800cbc8:	2b18      	cmp	r3, #24
 800cbca:	d830      	bhi.n	800cc2e <__gethex+0x126>
 800cbcc:	f1a0 0210 	sub.w	r2, r0, #16
 800cbd0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cbd4:	f7ff ff82 	bl	800cadc <__hexdig_fun>
 800cbd8:	f100 3cff 	add.w	ip, r0, #4294967295
 800cbdc:	fa5f fc8c 	uxtb.w	ip, ip
 800cbe0:	f1bc 0f18 	cmp.w	ip, #24
 800cbe4:	f04f 030a 	mov.w	r3, #10
 800cbe8:	d91e      	bls.n	800cc28 <__gethex+0x120>
 800cbea:	b104      	cbz	r4, 800cbee <__gethex+0xe6>
 800cbec:	4252      	negs	r2, r2
 800cbee:	4417      	add	r7, r2
 800cbf0:	f8ca 1000 	str.w	r1, [sl]
 800cbf4:	b1ed      	cbz	r5, 800cc32 <__gethex+0x12a>
 800cbf6:	f1bb 0f00 	cmp.w	fp, #0
 800cbfa:	bf0c      	ite	eq
 800cbfc:	2506      	moveq	r5, #6
 800cbfe:	2500      	movne	r5, #0
 800cc00:	4628      	mov	r0, r5
 800cc02:	b005      	add	sp, #20
 800cc04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc08:	2500      	movs	r5, #0
 800cc0a:	462c      	mov	r4, r5
 800cc0c:	e7b0      	b.n	800cb70 <__gethex+0x68>
 800cc0e:	2c00      	cmp	r4, #0
 800cc10:	d1c7      	bne.n	800cba2 <__gethex+0x9a>
 800cc12:	4627      	mov	r7, r4
 800cc14:	e7c7      	b.n	800cba6 <__gethex+0x9e>
 800cc16:	464e      	mov	r6, r9
 800cc18:	462f      	mov	r7, r5
 800cc1a:	2501      	movs	r5, #1
 800cc1c:	e7c3      	b.n	800cba6 <__gethex+0x9e>
 800cc1e:	2400      	movs	r4, #0
 800cc20:	1cb1      	adds	r1, r6, #2
 800cc22:	e7cc      	b.n	800cbbe <__gethex+0xb6>
 800cc24:	2401      	movs	r4, #1
 800cc26:	e7fb      	b.n	800cc20 <__gethex+0x118>
 800cc28:	fb03 0002 	mla	r0, r3, r2, r0
 800cc2c:	e7ce      	b.n	800cbcc <__gethex+0xc4>
 800cc2e:	4631      	mov	r1, r6
 800cc30:	e7de      	b.n	800cbf0 <__gethex+0xe8>
 800cc32:	eba6 0309 	sub.w	r3, r6, r9
 800cc36:	3b01      	subs	r3, #1
 800cc38:	4629      	mov	r1, r5
 800cc3a:	2b07      	cmp	r3, #7
 800cc3c:	dc0a      	bgt.n	800cc54 <__gethex+0x14c>
 800cc3e:	9801      	ldr	r0, [sp, #4]
 800cc40:	f000 fafc 	bl	800d23c <_Balloc>
 800cc44:	4604      	mov	r4, r0
 800cc46:	b940      	cbnz	r0, 800cc5a <__gethex+0x152>
 800cc48:	4b5c      	ldr	r3, [pc, #368]	@ (800cdbc <__gethex+0x2b4>)
 800cc4a:	4602      	mov	r2, r0
 800cc4c:	21e4      	movs	r1, #228	@ 0xe4
 800cc4e:	485c      	ldr	r0, [pc, #368]	@ (800cdc0 <__gethex+0x2b8>)
 800cc50:	f001 f9d6 	bl	800e000 <__assert_func>
 800cc54:	3101      	adds	r1, #1
 800cc56:	105b      	asrs	r3, r3, #1
 800cc58:	e7ef      	b.n	800cc3a <__gethex+0x132>
 800cc5a:	f100 0a14 	add.w	sl, r0, #20
 800cc5e:	2300      	movs	r3, #0
 800cc60:	4655      	mov	r5, sl
 800cc62:	469b      	mov	fp, r3
 800cc64:	45b1      	cmp	r9, r6
 800cc66:	d337      	bcc.n	800ccd8 <__gethex+0x1d0>
 800cc68:	f845 bb04 	str.w	fp, [r5], #4
 800cc6c:	eba5 050a 	sub.w	r5, r5, sl
 800cc70:	10ad      	asrs	r5, r5, #2
 800cc72:	6125      	str	r5, [r4, #16]
 800cc74:	4658      	mov	r0, fp
 800cc76:	f000 fbd3 	bl	800d420 <__hi0bits>
 800cc7a:	016d      	lsls	r5, r5, #5
 800cc7c:	f8d8 6000 	ldr.w	r6, [r8]
 800cc80:	1a2d      	subs	r5, r5, r0
 800cc82:	42b5      	cmp	r5, r6
 800cc84:	dd54      	ble.n	800cd30 <__gethex+0x228>
 800cc86:	1bad      	subs	r5, r5, r6
 800cc88:	4629      	mov	r1, r5
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	f000 ff5c 	bl	800db48 <__any_on>
 800cc90:	4681      	mov	r9, r0
 800cc92:	b178      	cbz	r0, 800ccb4 <__gethex+0x1ac>
 800cc94:	1e6b      	subs	r3, r5, #1
 800cc96:	1159      	asrs	r1, r3, #5
 800cc98:	f003 021f 	and.w	r2, r3, #31
 800cc9c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cca0:	f04f 0901 	mov.w	r9, #1
 800cca4:	fa09 f202 	lsl.w	r2, r9, r2
 800cca8:	420a      	tst	r2, r1
 800ccaa:	d003      	beq.n	800ccb4 <__gethex+0x1ac>
 800ccac:	454b      	cmp	r3, r9
 800ccae:	dc36      	bgt.n	800cd1e <__gethex+0x216>
 800ccb0:	f04f 0902 	mov.w	r9, #2
 800ccb4:	4629      	mov	r1, r5
 800ccb6:	4620      	mov	r0, r4
 800ccb8:	f7ff febe 	bl	800ca38 <rshift>
 800ccbc:	442f      	add	r7, r5
 800ccbe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ccc2:	42bb      	cmp	r3, r7
 800ccc4:	da42      	bge.n	800cd4c <__gethex+0x244>
 800ccc6:	9801      	ldr	r0, [sp, #4]
 800ccc8:	4621      	mov	r1, r4
 800ccca:	f000 faf7 	bl	800d2bc <_Bfree>
 800ccce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	6013      	str	r3, [r2, #0]
 800ccd4:	25a3      	movs	r5, #163	@ 0xa3
 800ccd6:	e793      	b.n	800cc00 <__gethex+0xf8>
 800ccd8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ccdc:	2a2e      	cmp	r2, #46	@ 0x2e
 800ccde:	d012      	beq.n	800cd06 <__gethex+0x1fe>
 800cce0:	2b20      	cmp	r3, #32
 800cce2:	d104      	bne.n	800ccee <__gethex+0x1e6>
 800cce4:	f845 bb04 	str.w	fp, [r5], #4
 800cce8:	f04f 0b00 	mov.w	fp, #0
 800ccec:	465b      	mov	r3, fp
 800ccee:	7830      	ldrb	r0, [r6, #0]
 800ccf0:	9303      	str	r3, [sp, #12]
 800ccf2:	f7ff fef3 	bl	800cadc <__hexdig_fun>
 800ccf6:	9b03      	ldr	r3, [sp, #12]
 800ccf8:	f000 000f 	and.w	r0, r0, #15
 800ccfc:	4098      	lsls	r0, r3
 800ccfe:	ea4b 0b00 	orr.w	fp, fp, r0
 800cd02:	3304      	adds	r3, #4
 800cd04:	e7ae      	b.n	800cc64 <__gethex+0x15c>
 800cd06:	45b1      	cmp	r9, r6
 800cd08:	d8ea      	bhi.n	800cce0 <__gethex+0x1d8>
 800cd0a:	492b      	ldr	r1, [pc, #172]	@ (800cdb8 <__gethex+0x2b0>)
 800cd0c:	9303      	str	r3, [sp, #12]
 800cd0e:	2201      	movs	r2, #1
 800cd10:	4630      	mov	r0, r6
 800cd12:	f7fe ffbe 	bl	800bc92 <strncmp>
 800cd16:	9b03      	ldr	r3, [sp, #12]
 800cd18:	2800      	cmp	r0, #0
 800cd1a:	d1e1      	bne.n	800cce0 <__gethex+0x1d8>
 800cd1c:	e7a2      	b.n	800cc64 <__gethex+0x15c>
 800cd1e:	1ea9      	subs	r1, r5, #2
 800cd20:	4620      	mov	r0, r4
 800cd22:	f000 ff11 	bl	800db48 <__any_on>
 800cd26:	2800      	cmp	r0, #0
 800cd28:	d0c2      	beq.n	800ccb0 <__gethex+0x1a8>
 800cd2a:	f04f 0903 	mov.w	r9, #3
 800cd2e:	e7c1      	b.n	800ccb4 <__gethex+0x1ac>
 800cd30:	da09      	bge.n	800cd46 <__gethex+0x23e>
 800cd32:	1b75      	subs	r5, r6, r5
 800cd34:	4621      	mov	r1, r4
 800cd36:	9801      	ldr	r0, [sp, #4]
 800cd38:	462a      	mov	r2, r5
 800cd3a:	f000 fccf 	bl	800d6dc <__lshift>
 800cd3e:	1b7f      	subs	r7, r7, r5
 800cd40:	4604      	mov	r4, r0
 800cd42:	f100 0a14 	add.w	sl, r0, #20
 800cd46:	f04f 0900 	mov.w	r9, #0
 800cd4a:	e7b8      	b.n	800ccbe <__gethex+0x1b6>
 800cd4c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cd50:	42bd      	cmp	r5, r7
 800cd52:	dd6f      	ble.n	800ce34 <__gethex+0x32c>
 800cd54:	1bed      	subs	r5, r5, r7
 800cd56:	42ae      	cmp	r6, r5
 800cd58:	dc34      	bgt.n	800cdc4 <__gethex+0x2bc>
 800cd5a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cd5e:	2b02      	cmp	r3, #2
 800cd60:	d022      	beq.n	800cda8 <__gethex+0x2a0>
 800cd62:	2b03      	cmp	r3, #3
 800cd64:	d024      	beq.n	800cdb0 <__gethex+0x2a8>
 800cd66:	2b01      	cmp	r3, #1
 800cd68:	d115      	bne.n	800cd96 <__gethex+0x28e>
 800cd6a:	42ae      	cmp	r6, r5
 800cd6c:	d113      	bne.n	800cd96 <__gethex+0x28e>
 800cd6e:	2e01      	cmp	r6, #1
 800cd70:	d10b      	bne.n	800cd8a <__gethex+0x282>
 800cd72:	9a02      	ldr	r2, [sp, #8]
 800cd74:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cd78:	6013      	str	r3, [r2, #0]
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	6123      	str	r3, [r4, #16]
 800cd7e:	f8ca 3000 	str.w	r3, [sl]
 800cd82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd84:	2562      	movs	r5, #98	@ 0x62
 800cd86:	601c      	str	r4, [r3, #0]
 800cd88:	e73a      	b.n	800cc00 <__gethex+0xf8>
 800cd8a:	1e71      	subs	r1, r6, #1
 800cd8c:	4620      	mov	r0, r4
 800cd8e:	f000 fedb 	bl	800db48 <__any_on>
 800cd92:	2800      	cmp	r0, #0
 800cd94:	d1ed      	bne.n	800cd72 <__gethex+0x26a>
 800cd96:	9801      	ldr	r0, [sp, #4]
 800cd98:	4621      	mov	r1, r4
 800cd9a:	f000 fa8f 	bl	800d2bc <_Bfree>
 800cd9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cda0:	2300      	movs	r3, #0
 800cda2:	6013      	str	r3, [r2, #0]
 800cda4:	2550      	movs	r5, #80	@ 0x50
 800cda6:	e72b      	b.n	800cc00 <__gethex+0xf8>
 800cda8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d1f3      	bne.n	800cd96 <__gethex+0x28e>
 800cdae:	e7e0      	b.n	800cd72 <__gethex+0x26a>
 800cdb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d1dd      	bne.n	800cd72 <__gethex+0x26a>
 800cdb6:	e7ee      	b.n	800cd96 <__gethex+0x28e>
 800cdb8:	0800e704 	.word	0x0800e704
 800cdbc:	0800e7be 	.word	0x0800e7be
 800cdc0:	0800e7cf 	.word	0x0800e7cf
 800cdc4:	1e6f      	subs	r7, r5, #1
 800cdc6:	f1b9 0f00 	cmp.w	r9, #0
 800cdca:	d130      	bne.n	800ce2e <__gethex+0x326>
 800cdcc:	b127      	cbz	r7, 800cdd8 <__gethex+0x2d0>
 800cdce:	4639      	mov	r1, r7
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f000 feb9 	bl	800db48 <__any_on>
 800cdd6:	4681      	mov	r9, r0
 800cdd8:	117a      	asrs	r2, r7, #5
 800cdda:	2301      	movs	r3, #1
 800cddc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cde0:	f007 071f 	and.w	r7, r7, #31
 800cde4:	40bb      	lsls	r3, r7
 800cde6:	4213      	tst	r3, r2
 800cde8:	4629      	mov	r1, r5
 800cdea:	4620      	mov	r0, r4
 800cdec:	bf18      	it	ne
 800cdee:	f049 0902 	orrne.w	r9, r9, #2
 800cdf2:	f7ff fe21 	bl	800ca38 <rshift>
 800cdf6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cdfa:	1b76      	subs	r6, r6, r5
 800cdfc:	2502      	movs	r5, #2
 800cdfe:	f1b9 0f00 	cmp.w	r9, #0
 800ce02:	d047      	beq.n	800ce94 <__gethex+0x38c>
 800ce04:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ce08:	2b02      	cmp	r3, #2
 800ce0a:	d015      	beq.n	800ce38 <__gethex+0x330>
 800ce0c:	2b03      	cmp	r3, #3
 800ce0e:	d017      	beq.n	800ce40 <__gethex+0x338>
 800ce10:	2b01      	cmp	r3, #1
 800ce12:	d109      	bne.n	800ce28 <__gethex+0x320>
 800ce14:	f019 0f02 	tst.w	r9, #2
 800ce18:	d006      	beq.n	800ce28 <__gethex+0x320>
 800ce1a:	f8da 3000 	ldr.w	r3, [sl]
 800ce1e:	ea49 0903 	orr.w	r9, r9, r3
 800ce22:	f019 0f01 	tst.w	r9, #1
 800ce26:	d10e      	bne.n	800ce46 <__gethex+0x33e>
 800ce28:	f045 0510 	orr.w	r5, r5, #16
 800ce2c:	e032      	b.n	800ce94 <__gethex+0x38c>
 800ce2e:	f04f 0901 	mov.w	r9, #1
 800ce32:	e7d1      	b.n	800cdd8 <__gethex+0x2d0>
 800ce34:	2501      	movs	r5, #1
 800ce36:	e7e2      	b.n	800cdfe <__gethex+0x2f6>
 800ce38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce3a:	f1c3 0301 	rsb	r3, r3, #1
 800ce3e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ce40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d0f0      	beq.n	800ce28 <__gethex+0x320>
 800ce46:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ce4a:	f104 0314 	add.w	r3, r4, #20
 800ce4e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ce52:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ce56:	f04f 0c00 	mov.w	ip, #0
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce60:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ce64:	d01b      	beq.n	800ce9e <__gethex+0x396>
 800ce66:	3201      	adds	r2, #1
 800ce68:	6002      	str	r2, [r0, #0]
 800ce6a:	2d02      	cmp	r5, #2
 800ce6c:	f104 0314 	add.w	r3, r4, #20
 800ce70:	d13c      	bne.n	800ceec <__gethex+0x3e4>
 800ce72:	f8d8 2000 	ldr.w	r2, [r8]
 800ce76:	3a01      	subs	r2, #1
 800ce78:	42b2      	cmp	r2, r6
 800ce7a:	d109      	bne.n	800ce90 <__gethex+0x388>
 800ce7c:	1171      	asrs	r1, r6, #5
 800ce7e:	2201      	movs	r2, #1
 800ce80:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ce84:	f006 061f 	and.w	r6, r6, #31
 800ce88:	fa02 f606 	lsl.w	r6, r2, r6
 800ce8c:	421e      	tst	r6, r3
 800ce8e:	d13a      	bne.n	800cf06 <__gethex+0x3fe>
 800ce90:	f045 0520 	orr.w	r5, r5, #32
 800ce94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce96:	601c      	str	r4, [r3, #0]
 800ce98:	9b02      	ldr	r3, [sp, #8]
 800ce9a:	601f      	str	r7, [r3, #0]
 800ce9c:	e6b0      	b.n	800cc00 <__gethex+0xf8>
 800ce9e:	4299      	cmp	r1, r3
 800cea0:	f843 cc04 	str.w	ip, [r3, #-4]
 800cea4:	d8d9      	bhi.n	800ce5a <__gethex+0x352>
 800cea6:	68a3      	ldr	r3, [r4, #8]
 800cea8:	459b      	cmp	fp, r3
 800ceaa:	db17      	blt.n	800cedc <__gethex+0x3d4>
 800ceac:	6861      	ldr	r1, [r4, #4]
 800ceae:	9801      	ldr	r0, [sp, #4]
 800ceb0:	3101      	adds	r1, #1
 800ceb2:	f000 f9c3 	bl	800d23c <_Balloc>
 800ceb6:	4681      	mov	r9, r0
 800ceb8:	b918      	cbnz	r0, 800cec2 <__gethex+0x3ba>
 800ceba:	4b1a      	ldr	r3, [pc, #104]	@ (800cf24 <__gethex+0x41c>)
 800cebc:	4602      	mov	r2, r0
 800cebe:	2184      	movs	r1, #132	@ 0x84
 800cec0:	e6c5      	b.n	800cc4e <__gethex+0x146>
 800cec2:	6922      	ldr	r2, [r4, #16]
 800cec4:	3202      	adds	r2, #2
 800cec6:	f104 010c 	add.w	r1, r4, #12
 800ceca:	0092      	lsls	r2, r2, #2
 800cecc:	300c      	adds	r0, #12
 800cece:	f7fe ff6a 	bl	800bda6 <memcpy>
 800ced2:	4621      	mov	r1, r4
 800ced4:	9801      	ldr	r0, [sp, #4]
 800ced6:	f000 f9f1 	bl	800d2bc <_Bfree>
 800ceda:	464c      	mov	r4, r9
 800cedc:	6923      	ldr	r3, [r4, #16]
 800cede:	1c5a      	adds	r2, r3, #1
 800cee0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cee4:	6122      	str	r2, [r4, #16]
 800cee6:	2201      	movs	r2, #1
 800cee8:	615a      	str	r2, [r3, #20]
 800ceea:	e7be      	b.n	800ce6a <__gethex+0x362>
 800ceec:	6922      	ldr	r2, [r4, #16]
 800ceee:	455a      	cmp	r2, fp
 800cef0:	dd0b      	ble.n	800cf0a <__gethex+0x402>
 800cef2:	2101      	movs	r1, #1
 800cef4:	4620      	mov	r0, r4
 800cef6:	f7ff fd9f 	bl	800ca38 <rshift>
 800cefa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cefe:	3701      	adds	r7, #1
 800cf00:	42bb      	cmp	r3, r7
 800cf02:	f6ff aee0 	blt.w	800ccc6 <__gethex+0x1be>
 800cf06:	2501      	movs	r5, #1
 800cf08:	e7c2      	b.n	800ce90 <__gethex+0x388>
 800cf0a:	f016 061f 	ands.w	r6, r6, #31
 800cf0e:	d0fa      	beq.n	800cf06 <__gethex+0x3fe>
 800cf10:	4453      	add	r3, sl
 800cf12:	f1c6 0620 	rsb	r6, r6, #32
 800cf16:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cf1a:	f000 fa81 	bl	800d420 <__hi0bits>
 800cf1e:	42b0      	cmp	r0, r6
 800cf20:	dbe7      	blt.n	800cef2 <__gethex+0x3ea>
 800cf22:	e7f0      	b.n	800cf06 <__gethex+0x3fe>
 800cf24:	0800e7be 	.word	0x0800e7be

0800cf28 <L_shift>:
 800cf28:	f1c2 0208 	rsb	r2, r2, #8
 800cf2c:	0092      	lsls	r2, r2, #2
 800cf2e:	b570      	push	{r4, r5, r6, lr}
 800cf30:	f1c2 0620 	rsb	r6, r2, #32
 800cf34:	6843      	ldr	r3, [r0, #4]
 800cf36:	6804      	ldr	r4, [r0, #0]
 800cf38:	fa03 f506 	lsl.w	r5, r3, r6
 800cf3c:	432c      	orrs	r4, r5
 800cf3e:	40d3      	lsrs	r3, r2
 800cf40:	6004      	str	r4, [r0, #0]
 800cf42:	f840 3f04 	str.w	r3, [r0, #4]!
 800cf46:	4288      	cmp	r0, r1
 800cf48:	d3f4      	bcc.n	800cf34 <L_shift+0xc>
 800cf4a:	bd70      	pop	{r4, r5, r6, pc}

0800cf4c <__match>:
 800cf4c:	b530      	push	{r4, r5, lr}
 800cf4e:	6803      	ldr	r3, [r0, #0]
 800cf50:	3301      	adds	r3, #1
 800cf52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf56:	b914      	cbnz	r4, 800cf5e <__match+0x12>
 800cf58:	6003      	str	r3, [r0, #0]
 800cf5a:	2001      	movs	r0, #1
 800cf5c:	bd30      	pop	{r4, r5, pc}
 800cf5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf62:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cf66:	2d19      	cmp	r5, #25
 800cf68:	bf98      	it	ls
 800cf6a:	3220      	addls	r2, #32
 800cf6c:	42a2      	cmp	r2, r4
 800cf6e:	d0f0      	beq.n	800cf52 <__match+0x6>
 800cf70:	2000      	movs	r0, #0
 800cf72:	e7f3      	b.n	800cf5c <__match+0x10>

0800cf74 <__hexnan>:
 800cf74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf78:	680b      	ldr	r3, [r1, #0]
 800cf7a:	6801      	ldr	r1, [r0, #0]
 800cf7c:	115e      	asrs	r6, r3, #5
 800cf7e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cf82:	f013 031f 	ands.w	r3, r3, #31
 800cf86:	b087      	sub	sp, #28
 800cf88:	bf18      	it	ne
 800cf8a:	3604      	addne	r6, #4
 800cf8c:	2500      	movs	r5, #0
 800cf8e:	1f37      	subs	r7, r6, #4
 800cf90:	4682      	mov	sl, r0
 800cf92:	4690      	mov	r8, r2
 800cf94:	9301      	str	r3, [sp, #4]
 800cf96:	f846 5c04 	str.w	r5, [r6, #-4]
 800cf9a:	46b9      	mov	r9, r7
 800cf9c:	463c      	mov	r4, r7
 800cf9e:	9502      	str	r5, [sp, #8]
 800cfa0:	46ab      	mov	fp, r5
 800cfa2:	784a      	ldrb	r2, [r1, #1]
 800cfa4:	1c4b      	adds	r3, r1, #1
 800cfa6:	9303      	str	r3, [sp, #12]
 800cfa8:	b342      	cbz	r2, 800cffc <__hexnan+0x88>
 800cfaa:	4610      	mov	r0, r2
 800cfac:	9105      	str	r1, [sp, #20]
 800cfae:	9204      	str	r2, [sp, #16]
 800cfb0:	f7ff fd94 	bl	800cadc <__hexdig_fun>
 800cfb4:	2800      	cmp	r0, #0
 800cfb6:	d151      	bne.n	800d05c <__hexnan+0xe8>
 800cfb8:	9a04      	ldr	r2, [sp, #16]
 800cfba:	9905      	ldr	r1, [sp, #20]
 800cfbc:	2a20      	cmp	r2, #32
 800cfbe:	d818      	bhi.n	800cff2 <__hexnan+0x7e>
 800cfc0:	9b02      	ldr	r3, [sp, #8]
 800cfc2:	459b      	cmp	fp, r3
 800cfc4:	dd13      	ble.n	800cfee <__hexnan+0x7a>
 800cfc6:	454c      	cmp	r4, r9
 800cfc8:	d206      	bcs.n	800cfd8 <__hexnan+0x64>
 800cfca:	2d07      	cmp	r5, #7
 800cfcc:	dc04      	bgt.n	800cfd8 <__hexnan+0x64>
 800cfce:	462a      	mov	r2, r5
 800cfd0:	4649      	mov	r1, r9
 800cfd2:	4620      	mov	r0, r4
 800cfd4:	f7ff ffa8 	bl	800cf28 <L_shift>
 800cfd8:	4544      	cmp	r4, r8
 800cfda:	d952      	bls.n	800d082 <__hexnan+0x10e>
 800cfdc:	2300      	movs	r3, #0
 800cfde:	f1a4 0904 	sub.w	r9, r4, #4
 800cfe2:	f844 3c04 	str.w	r3, [r4, #-4]
 800cfe6:	f8cd b008 	str.w	fp, [sp, #8]
 800cfea:	464c      	mov	r4, r9
 800cfec:	461d      	mov	r5, r3
 800cfee:	9903      	ldr	r1, [sp, #12]
 800cff0:	e7d7      	b.n	800cfa2 <__hexnan+0x2e>
 800cff2:	2a29      	cmp	r2, #41	@ 0x29
 800cff4:	d157      	bne.n	800d0a6 <__hexnan+0x132>
 800cff6:	3102      	adds	r1, #2
 800cff8:	f8ca 1000 	str.w	r1, [sl]
 800cffc:	f1bb 0f00 	cmp.w	fp, #0
 800d000:	d051      	beq.n	800d0a6 <__hexnan+0x132>
 800d002:	454c      	cmp	r4, r9
 800d004:	d206      	bcs.n	800d014 <__hexnan+0xa0>
 800d006:	2d07      	cmp	r5, #7
 800d008:	dc04      	bgt.n	800d014 <__hexnan+0xa0>
 800d00a:	462a      	mov	r2, r5
 800d00c:	4649      	mov	r1, r9
 800d00e:	4620      	mov	r0, r4
 800d010:	f7ff ff8a 	bl	800cf28 <L_shift>
 800d014:	4544      	cmp	r4, r8
 800d016:	d936      	bls.n	800d086 <__hexnan+0x112>
 800d018:	f1a8 0204 	sub.w	r2, r8, #4
 800d01c:	4623      	mov	r3, r4
 800d01e:	f853 1b04 	ldr.w	r1, [r3], #4
 800d022:	f842 1f04 	str.w	r1, [r2, #4]!
 800d026:	429f      	cmp	r7, r3
 800d028:	d2f9      	bcs.n	800d01e <__hexnan+0xaa>
 800d02a:	1b3b      	subs	r3, r7, r4
 800d02c:	f023 0303 	bic.w	r3, r3, #3
 800d030:	3304      	adds	r3, #4
 800d032:	3401      	adds	r4, #1
 800d034:	3e03      	subs	r6, #3
 800d036:	42b4      	cmp	r4, r6
 800d038:	bf88      	it	hi
 800d03a:	2304      	movhi	r3, #4
 800d03c:	4443      	add	r3, r8
 800d03e:	2200      	movs	r2, #0
 800d040:	f843 2b04 	str.w	r2, [r3], #4
 800d044:	429f      	cmp	r7, r3
 800d046:	d2fb      	bcs.n	800d040 <__hexnan+0xcc>
 800d048:	683b      	ldr	r3, [r7, #0]
 800d04a:	b91b      	cbnz	r3, 800d054 <__hexnan+0xe0>
 800d04c:	4547      	cmp	r7, r8
 800d04e:	d128      	bne.n	800d0a2 <__hexnan+0x12e>
 800d050:	2301      	movs	r3, #1
 800d052:	603b      	str	r3, [r7, #0]
 800d054:	2005      	movs	r0, #5
 800d056:	b007      	add	sp, #28
 800d058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d05c:	3501      	adds	r5, #1
 800d05e:	2d08      	cmp	r5, #8
 800d060:	f10b 0b01 	add.w	fp, fp, #1
 800d064:	dd06      	ble.n	800d074 <__hexnan+0x100>
 800d066:	4544      	cmp	r4, r8
 800d068:	d9c1      	bls.n	800cfee <__hexnan+0x7a>
 800d06a:	2300      	movs	r3, #0
 800d06c:	f844 3c04 	str.w	r3, [r4, #-4]
 800d070:	2501      	movs	r5, #1
 800d072:	3c04      	subs	r4, #4
 800d074:	6822      	ldr	r2, [r4, #0]
 800d076:	f000 000f 	and.w	r0, r0, #15
 800d07a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d07e:	6020      	str	r0, [r4, #0]
 800d080:	e7b5      	b.n	800cfee <__hexnan+0x7a>
 800d082:	2508      	movs	r5, #8
 800d084:	e7b3      	b.n	800cfee <__hexnan+0x7a>
 800d086:	9b01      	ldr	r3, [sp, #4]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d0dd      	beq.n	800d048 <__hexnan+0xd4>
 800d08c:	f1c3 0320 	rsb	r3, r3, #32
 800d090:	f04f 32ff 	mov.w	r2, #4294967295
 800d094:	40da      	lsrs	r2, r3
 800d096:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d09a:	4013      	ands	r3, r2
 800d09c:	f846 3c04 	str.w	r3, [r6, #-4]
 800d0a0:	e7d2      	b.n	800d048 <__hexnan+0xd4>
 800d0a2:	3f04      	subs	r7, #4
 800d0a4:	e7d0      	b.n	800d048 <__hexnan+0xd4>
 800d0a6:	2004      	movs	r0, #4
 800d0a8:	e7d5      	b.n	800d056 <__hexnan+0xe2>
	...

0800d0ac <malloc>:
 800d0ac:	4b02      	ldr	r3, [pc, #8]	@ (800d0b8 <malloc+0xc>)
 800d0ae:	4601      	mov	r1, r0
 800d0b0:	6818      	ldr	r0, [r3, #0]
 800d0b2:	f000 b825 	b.w	800d100 <_malloc_r>
 800d0b6:	bf00      	nop
 800d0b8:	200001e0 	.word	0x200001e0

0800d0bc <sbrk_aligned>:
 800d0bc:	b570      	push	{r4, r5, r6, lr}
 800d0be:	4e0f      	ldr	r6, [pc, #60]	@ (800d0fc <sbrk_aligned+0x40>)
 800d0c0:	460c      	mov	r4, r1
 800d0c2:	6831      	ldr	r1, [r6, #0]
 800d0c4:	4605      	mov	r5, r0
 800d0c6:	b911      	cbnz	r1, 800d0ce <sbrk_aligned+0x12>
 800d0c8:	f000 ff8a 	bl	800dfe0 <_sbrk_r>
 800d0cc:	6030      	str	r0, [r6, #0]
 800d0ce:	4621      	mov	r1, r4
 800d0d0:	4628      	mov	r0, r5
 800d0d2:	f000 ff85 	bl	800dfe0 <_sbrk_r>
 800d0d6:	1c43      	adds	r3, r0, #1
 800d0d8:	d103      	bne.n	800d0e2 <sbrk_aligned+0x26>
 800d0da:	f04f 34ff 	mov.w	r4, #4294967295
 800d0de:	4620      	mov	r0, r4
 800d0e0:	bd70      	pop	{r4, r5, r6, pc}
 800d0e2:	1cc4      	adds	r4, r0, #3
 800d0e4:	f024 0403 	bic.w	r4, r4, #3
 800d0e8:	42a0      	cmp	r0, r4
 800d0ea:	d0f8      	beq.n	800d0de <sbrk_aligned+0x22>
 800d0ec:	1a21      	subs	r1, r4, r0
 800d0ee:	4628      	mov	r0, r5
 800d0f0:	f000 ff76 	bl	800dfe0 <_sbrk_r>
 800d0f4:	3001      	adds	r0, #1
 800d0f6:	d1f2      	bne.n	800d0de <sbrk_aligned+0x22>
 800d0f8:	e7ef      	b.n	800d0da <sbrk_aligned+0x1e>
 800d0fa:	bf00      	nop
 800d0fc:	20000cc4 	.word	0x20000cc4

0800d100 <_malloc_r>:
 800d100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d104:	1ccd      	adds	r5, r1, #3
 800d106:	f025 0503 	bic.w	r5, r5, #3
 800d10a:	3508      	adds	r5, #8
 800d10c:	2d0c      	cmp	r5, #12
 800d10e:	bf38      	it	cc
 800d110:	250c      	movcc	r5, #12
 800d112:	2d00      	cmp	r5, #0
 800d114:	4606      	mov	r6, r0
 800d116:	db01      	blt.n	800d11c <_malloc_r+0x1c>
 800d118:	42a9      	cmp	r1, r5
 800d11a:	d904      	bls.n	800d126 <_malloc_r+0x26>
 800d11c:	230c      	movs	r3, #12
 800d11e:	6033      	str	r3, [r6, #0]
 800d120:	2000      	movs	r0, #0
 800d122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d126:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d1fc <_malloc_r+0xfc>
 800d12a:	f000 f87b 	bl	800d224 <__malloc_lock>
 800d12e:	f8d8 3000 	ldr.w	r3, [r8]
 800d132:	461c      	mov	r4, r3
 800d134:	bb44      	cbnz	r4, 800d188 <_malloc_r+0x88>
 800d136:	4629      	mov	r1, r5
 800d138:	4630      	mov	r0, r6
 800d13a:	f7ff ffbf 	bl	800d0bc <sbrk_aligned>
 800d13e:	1c43      	adds	r3, r0, #1
 800d140:	4604      	mov	r4, r0
 800d142:	d158      	bne.n	800d1f6 <_malloc_r+0xf6>
 800d144:	f8d8 4000 	ldr.w	r4, [r8]
 800d148:	4627      	mov	r7, r4
 800d14a:	2f00      	cmp	r7, #0
 800d14c:	d143      	bne.n	800d1d6 <_malloc_r+0xd6>
 800d14e:	2c00      	cmp	r4, #0
 800d150:	d04b      	beq.n	800d1ea <_malloc_r+0xea>
 800d152:	6823      	ldr	r3, [r4, #0]
 800d154:	4639      	mov	r1, r7
 800d156:	4630      	mov	r0, r6
 800d158:	eb04 0903 	add.w	r9, r4, r3
 800d15c:	f000 ff40 	bl	800dfe0 <_sbrk_r>
 800d160:	4581      	cmp	r9, r0
 800d162:	d142      	bne.n	800d1ea <_malloc_r+0xea>
 800d164:	6821      	ldr	r1, [r4, #0]
 800d166:	1a6d      	subs	r5, r5, r1
 800d168:	4629      	mov	r1, r5
 800d16a:	4630      	mov	r0, r6
 800d16c:	f7ff ffa6 	bl	800d0bc <sbrk_aligned>
 800d170:	3001      	adds	r0, #1
 800d172:	d03a      	beq.n	800d1ea <_malloc_r+0xea>
 800d174:	6823      	ldr	r3, [r4, #0]
 800d176:	442b      	add	r3, r5
 800d178:	6023      	str	r3, [r4, #0]
 800d17a:	f8d8 3000 	ldr.w	r3, [r8]
 800d17e:	685a      	ldr	r2, [r3, #4]
 800d180:	bb62      	cbnz	r2, 800d1dc <_malloc_r+0xdc>
 800d182:	f8c8 7000 	str.w	r7, [r8]
 800d186:	e00f      	b.n	800d1a8 <_malloc_r+0xa8>
 800d188:	6822      	ldr	r2, [r4, #0]
 800d18a:	1b52      	subs	r2, r2, r5
 800d18c:	d420      	bmi.n	800d1d0 <_malloc_r+0xd0>
 800d18e:	2a0b      	cmp	r2, #11
 800d190:	d917      	bls.n	800d1c2 <_malloc_r+0xc2>
 800d192:	1961      	adds	r1, r4, r5
 800d194:	42a3      	cmp	r3, r4
 800d196:	6025      	str	r5, [r4, #0]
 800d198:	bf18      	it	ne
 800d19a:	6059      	strne	r1, [r3, #4]
 800d19c:	6863      	ldr	r3, [r4, #4]
 800d19e:	bf08      	it	eq
 800d1a0:	f8c8 1000 	streq.w	r1, [r8]
 800d1a4:	5162      	str	r2, [r4, r5]
 800d1a6:	604b      	str	r3, [r1, #4]
 800d1a8:	4630      	mov	r0, r6
 800d1aa:	f000 f841 	bl	800d230 <__malloc_unlock>
 800d1ae:	f104 000b 	add.w	r0, r4, #11
 800d1b2:	1d23      	adds	r3, r4, #4
 800d1b4:	f020 0007 	bic.w	r0, r0, #7
 800d1b8:	1ac2      	subs	r2, r0, r3
 800d1ba:	bf1c      	itt	ne
 800d1bc:	1a1b      	subne	r3, r3, r0
 800d1be:	50a3      	strne	r3, [r4, r2]
 800d1c0:	e7af      	b.n	800d122 <_malloc_r+0x22>
 800d1c2:	6862      	ldr	r2, [r4, #4]
 800d1c4:	42a3      	cmp	r3, r4
 800d1c6:	bf0c      	ite	eq
 800d1c8:	f8c8 2000 	streq.w	r2, [r8]
 800d1cc:	605a      	strne	r2, [r3, #4]
 800d1ce:	e7eb      	b.n	800d1a8 <_malloc_r+0xa8>
 800d1d0:	4623      	mov	r3, r4
 800d1d2:	6864      	ldr	r4, [r4, #4]
 800d1d4:	e7ae      	b.n	800d134 <_malloc_r+0x34>
 800d1d6:	463c      	mov	r4, r7
 800d1d8:	687f      	ldr	r7, [r7, #4]
 800d1da:	e7b6      	b.n	800d14a <_malloc_r+0x4a>
 800d1dc:	461a      	mov	r2, r3
 800d1de:	685b      	ldr	r3, [r3, #4]
 800d1e0:	42a3      	cmp	r3, r4
 800d1e2:	d1fb      	bne.n	800d1dc <_malloc_r+0xdc>
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	6053      	str	r3, [r2, #4]
 800d1e8:	e7de      	b.n	800d1a8 <_malloc_r+0xa8>
 800d1ea:	230c      	movs	r3, #12
 800d1ec:	6033      	str	r3, [r6, #0]
 800d1ee:	4630      	mov	r0, r6
 800d1f0:	f000 f81e 	bl	800d230 <__malloc_unlock>
 800d1f4:	e794      	b.n	800d120 <_malloc_r+0x20>
 800d1f6:	6005      	str	r5, [r0, #0]
 800d1f8:	e7d6      	b.n	800d1a8 <_malloc_r+0xa8>
 800d1fa:	bf00      	nop
 800d1fc:	20000cc8 	.word	0x20000cc8

0800d200 <__ascii_mbtowc>:
 800d200:	b082      	sub	sp, #8
 800d202:	b901      	cbnz	r1, 800d206 <__ascii_mbtowc+0x6>
 800d204:	a901      	add	r1, sp, #4
 800d206:	b142      	cbz	r2, 800d21a <__ascii_mbtowc+0x1a>
 800d208:	b14b      	cbz	r3, 800d21e <__ascii_mbtowc+0x1e>
 800d20a:	7813      	ldrb	r3, [r2, #0]
 800d20c:	600b      	str	r3, [r1, #0]
 800d20e:	7812      	ldrb	r2, [r2, #0]
 800d210:	1e10      	subs	r0, r2, #0
 800d212:	bf18      	it	ne
 800d214:	2001      	movne	r0, #1
 800d216:	b002      	add	sp, #8
 800d218:	4770      	bx	lr
 800d21a:	4610      	mov	r0, r2
 800d21c:	e7fb      	b.n	800d216 <__ascii_mbtowc+0x16>
 800d21e:	f06f 0001 	mvn.w	r0, #1
 800d222:	e7f8      	b.n	800d216 <__ascii_mbtowc+0x16>

0800d224 <__malloc_lock>:
 800d224:	4801      	ldr	r0, [pc, #4]	@ (800d22c <__malloc_lock+0x8>)
 800d226:	f7fe bdbc 	b.w	800bda2 <__retarget_lock_acquire_recursive>
 800d22a:	bf00      	nop
 800d22c:	20000cc0 	.word	0x20000cc0

0800d230 <__malloc_unlock>:
 800d230:	4801      	ldr	r0, [pc, #4]	@ (800d238 <__malloc_unlock+0x8>)
 800d232:	f7fe bdb7 	b.w	800bda4 <__retarget_lock_release_recursive>
 800d236:	bf00      	nop
 800d238:	20000cc0 	.word	0x20000cc0

0800d23c <_Balloc>:
 800d23c:	b570      	push	{r4, r5, r6, lr}
 800d23e:	69c6      	ldr	r6, [r0, #28]
 800d240:	4604      	mov	r4, r0
 800d242:	460d      	mov	r5, r1
 800d244:	b976      	cbnz	r6, 800d264 <_Balloc+0x28>
 800d246:	2010      	movs	r0, #16
 800d248:	f7ff ff30 	bl	800d0ac <malloc>
 800d24c:	4602      	mov	r2, r0
 800d24e:	61e0      	str	r0, [r4, #28]
 800d250:	b920      	cbnz	r0, 800d25c <_Balloc+0x20>
 800d252:	4b18      	ldr	r3, [pc, #96]	@ (800d2b4 <_Balloc+0x78>)
 800d254:	4818      	ldr	r0, [pc, #96]	@ (800d2b8 <_Balloc+0x7c>)
 800d256:	216b      	movs	r1, #107	@ 0x6b
 800d258:	f000 fed2 	bl	800e000 <__assert_func>
 800d25c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d260:	6006      	str	r6, [r0, #0]
 800d262:	60c6      	str	r6, [r0, #12]
 800d264:	69e6      	ldr	r6, [r4, #28]
 800d266:	68f3      	ldr	r3, [r6, #12]
 800d268:	b183      	cbz	r3, 800d28c <_Balloc+0x50>
 800d26a:	69e3      	ldr	r3, [r4, #28]
 800d26c:	68db      	ldr	r3, [r3, #12]
 800d26e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d272:	b9b8      	cbnz	r0, 800d2a4 <_Balloc+0x68>
 800d274:	2101      	movs	r1, #1
 800d276:	fa01 f605 	lsl.w	r6, r1, r5
 800d27a:	1d72      	adds	r2, r6, #5
 800d27c:	0092      	lsls	r2, r2, #2
 800d27e:	4620      	mov	r0, r4
 800d280:	f000 fedc 	bl	800e03c <_calloc_r>
 800d284:	b160      	cbz	r0, 800d2a0 <_Balloc+0x64>
 800d286:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d28a:	e00e      	b.n	800d2aa <_Balloc+0x6e>
 800d28c:	2221      	movs	r2, #33	@ 0x21
 800d28e:	2104      	movs	r1, #4
 800d290:	4620      	mov	r0, r4
 800d292:	f000 fed3 	bl	800e03c <_calloc_r>
 800d296:	69e3      	ldr	r3, [r4, #28]
 800d298:	60f0      	str	r0, [r6, #12]
 800d29a:	68db      	ldr	r3, [r3, #12]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d1e4      	bne.n	800d26a <_Balloc+0x2e>
 800d2a0:	2000      	movs	r0, #0
 800d2a2:	bd70      	pop	{r4, r5, r6, pc}
 800d2a4:	6802      	ldr	r2, [r0, #0]
 800d2a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d2b0:	e7f7      	b.n	800d2a2 <_Balloc+0x66>
 800d2b2:	bf00      	nop
 800d2b4:	0800e74f 	.word	0x0800e74f
 800d2b8:	0800e82f 	.word	0x0800e82f

0800d2bc <_Bfree>:
 800d2bc:	b570      	push	{r4, r5, r6, lr}
 800d2be:	69c6      	ldr	r6, [r0, #28]
 800d2c0:	4605      	mov	r5, r0
 800d2c2:	460c      	mov	r4, r1
 800d2c4:	b976      	cbnz	r6, 800d2e4 <_Bfree+0x28>
 800d2c6:	2010      	movs	r0, #16
 800d2c8:	f7ff fef0 	bl	800d0ac <malloc>
 800d2cc:	4602      	mov	r2, r0
 800d2ce:	61e8      	str	r0, [r5, #28]
 800d2d0:	b920      	cbnz	r0, 800d2dc <_Bfree+0x20>
 800d2d2:	4b09      	ldr	r3, [pc, #36]	@ (800d2f8 <_Bfree+0x3c>)
 800d2d4:	4809      	ldr	r0, [pc, #36]	@ (800d2fc <_Bfree+0x40>)
 800d2d6:	218f      	movs	r1, #143	@ 0x8f
 800d2d8:	f000 fe92 	bl	800e000 <__assert_func>
 800d2dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2e0:	6006      	str	r6, [r0, #0]
 800d2e2:	60c6      	str	r6, [r0, #12]
 800d2e4:	b13c      	cbz	r4, 800d2f6 <_Bfree+0x3a>
 800d2e6:	69eb      	ldr	r3, [r5, #28]
 800d2e8:	6862      	ldr	r2, [r4, #4]
 800d2ea:	68db      	ldr	r3, [r3, #12]
 800d2ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d2f0:	6021      	str	r1, [r4, #0]
 800d2f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d2f6:	bd70      	pop	{r4, r5, r6, pc}
 800d2f8:	0800e74f 	.word	0x0800e74f
 800d2fc:	0800e82f 	.word	0x0800e82f

0800d300 <__multadd>:
 800d300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d304:	690d      	ldr	r5, [r1, #16]
 800d306:	4607      	mov	r7, r0
 800d308:	460c      	mov	r4, r1
 800d30a:	461e      	mov	r6, r3
 800d30c:	f101 0c14 	add.w	ip, r1, #20
 800d310:	2000      	movs	r0, #0
 800d312:	f8dc 3000 	ldr.w	r3, [ip]
 800d316:	b299      	uxth	r1, r3
 800d318:	fb02 6101 	mla	r1, r2, r1, r6
 800d31c:	0c1e      	lsrs	r6, r3, #16
 800d31e:	0c0b      	lsrs	r3, r1, #16
 800d320:	fb02 3306 	mla	r3, r2, r6, r3
 800d324:	b289      	uxth	r1, r1
 800d326:	3001      	adds	r0, #1
 800d328:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d32c:	4285      	cmp	r5, r0
 800d32e:	f84c 1b04 	str.w	r1, [ip], #4
 800d332:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d336:	dcec      	bgt.n	800d312 <__multadd+0x12>
 800d338:	b30e      	cbz	r6, 800d37e <__multadd+0x7e>
 800d33a:	68a3      	ldr	r3, [r4, #8]
 800d33c:	42ab      	cmp	r3, r5
 800d33e:	dc19      	bgt.n	800d374 <__multadd+0x74>
 800d340:	6861      	ldr	r1, [r4, #4]
 800d342:	4638      	mov	r0, r7
 800d344:	3101      	adds	r1, #1
 800d346:	f7ff ff79 	bl	800d23c <_Balloc>
 800d34a:	4680      	mov	r8, r0
 800d34c:	b928      	cbnz	r0, 800d35a <__multadd+0x5a>
 800d34e:	4602      	mov	r2, r0
 800d350:	4b0c      	ldr	r3, [pc, #48]	@ (800d384 <__multadd+0x84>)
 800d352:	480d      	ldr	r0, [pc, #52]	@ (800d388 <__multadd+0x88>)
 800d354:	21ba      	movs	r1, #186	@ 0xba
 800d356:	f000 fe53 	bl	800e000 <__assert_func>
 800d35a:	6922      	ldr	r2, [r4, #16]
 800d35c:	3202      	adds	r2, #2
 800d35e:	f104 010c 	add.w	r1, r4, #12
 800d362:	0092      	lsls	r2, r2, #2
 800d364:	300c      	adds	r0, #12
 800d366:	f7fe fd1e 	bl	800bda6 <memcpy>
 800d36a:	4621      	mov	r1, r4
 800d36c:	4638      	mov	r0, r7
 800d36e:	f7ff ffa5 	bl	800d2bc <_Bfree>
 800d372:	4644      	mov	r4, r8
 800d374:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d378:	3501      	adds	r5, #1
 800d37a:	615e      	str	r6, [r3, #20]
 800d37c:	6125      	str	r5, [r4, #16]
 800d37e:	4620      	mov	r0, r4
 800d380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d384:	0800e7be 	.word	0x0800e7be
 800d388:	0800e82f 	.word	0x0800e82f

0800d38c <__s2b>:
 800d38c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d390:	460c      	mov	r4, r1
 800d392:	4615      	mov	r5, r2
 800d394:	461f      	mov	r7, r3
 800d396:	2209      	movs	r2, #9
 800d398:	3308      	adds	r3, #8
 800d39a:	4606      	mov	r6, r0
 800d39c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d3a0:	2100      	movs	r1, #0
 800d3a2:	2201      	movs	r2, #1
 800d3a4:	429a      	cmp	r2, r3
 800d3a6:	db09      	blt.n	800d3bc <__s2b+0x30>
 800d3a8:	4630      	mov	r0, r6
 800d3aa:	f7ff ff47 	bl	800d23c <_Balloc>
 800d3ae:	b940      	cbnz	r0, 800d3c2 <__s2b+0x36>
 800d3b0:	4602      	mov	r2, r0
 800d3b2:	4b19      	ldr	r3, [pc, #100]	@ (800d418 <__s2b+0x8c>)
 800d3b4:	4819      	ldr	r0, [pc, #100]	@ (800d41c <__s2b+0x90>)
 800d3b6:	21d3      	movs	r1, #211	@ 0xd3
 800d3b8:	f000 fe22 	bl	800e000 <__assert_func>
 800d3bc:	0052      	lsls	r2, r2, #1
 800d3be:	3101      	adds	r1, #1
 800d3c0:	e7f0      	b.n	800d3a4 <__s2b+0x18>
 800d3c2:	9b08      	ldr	r3, [sp, #32]
 800d3c4:	6143      	str	r3, [r0, #20]
 800d3c6:	2d09      	cmp	r5, #9
 800d3c8:	f04f 0301 	mov.w	r3, #1
 800d3cc:	6103      	str	r3, [r0, #16]
 800d3ce:	dd16      	ble.n	800d3fe <__s2b+0x72>
 800d3d0:	f104 0909 	add.w	r9, r4, #9
 800d3d4:	46c8      	mov	r8, r9
 800d3d6:	442c      	add	r4, r5
 800d3d8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d3dc:	4601      	mov	r1, r0
 800d3de:	3b30      	subs	r3, #48	@ 0x30
 800d3e0:	220a      	movs	r2, #10
 800d3e2:	4630      	mov	r0, r6
 800d3e4:	f7ff ff8c 	bl	800d300 <__multadd>
 800d3e8:	45a0      	cmp	r8, r4
 800d3ea:	d1f5      	bne.n	800d3d8 <__s2b+0x4c>
 800d3ec:	f1a5 0408 	sub.w	r4, r5, #8
 800d3f0:	444c      	add	r4, r9
 800d3f2:	1b2d      	subs	r5, r5, r4
 800d3f4:	1963      	adds	r3, r4, r5
 800d3f6:	42bb      	cmp	r3, r7
 800d3f8:	db04      	blt.n	800d404 <__s2b+0x78>
 800d3fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3fe:	340a      	adds	r4, #10
 800d400:	2509      	movs	r5, #9
 800d402:	e7f6      	b.n	800d3f2 <__s2b+0x66>
 800d404:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d408:	4601      	mov	r1, r0
 800d40a:	3b30      	subs	r3, #48	@ 0x30
 800d40c:	220a      	movs	r2, #10
 800d40e:	4630      	mov	r0, r6
 800d410:	f7ff ff76 	bl	800d300 <__multadd>
 800d414:	e7ee      	b.n	800d3f4 <__s2b+0x68>
 800d416:	bf00      	nop
 800d418:	0800e7be 	.word	0x0800e7be
 800d41c:	0800e82f 	.word	0x0800e82f

0800d420 <__hi0bits>:
 800d420:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d424:	4603      	mov	r3, r0
 800d426:	bf36      	itet	cc
 800d428:	0403      	lslcc	r3, r0, #16
 800d42a:	2000      	movcs	r0, #0
 800d42c:	2010      	movcc	r0, #16
 800d42e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d432:	bf3c      	itt	cc
 800d434:	021b      	lslcc	r3, r3, #8
 800d436:	3008      	addcc	r0, #8
 800d438:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d43c:	bf3c      	itt	cc
 800d43e:	011b      	lslcc	r3, r3, #4
 800d440:	3004      	addcc	r0, #4
 800d442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d446:	bf3c      	itt	cc
 800d448:	009b      	lslcc	r3, r3, #2
 800d44a:	3002      	addcc	r0, #2
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	db05      	blt.n	800d45c <__hi0bits+0x3c>
 800d450:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d454:	f100 0001 	add.w	r0, r0, #1
 800d458:	bf08      	it	eq
 800d45a:	2020      	moveq	r0, #32
 800d45c:	4770      	bx	lr

0800d45e <__lo0bits>:
 800d45e:	6803      	ldr	r3, [r0, #0]
 800d460:	4602      	mov	r2, r0
 800d462:	f013 0007 	ands.w	r0, r3, #7
 800d466:	d00b      	beq.n	800d480 <__lo0bits+0x22>
 800d468:	07d9      	lsls	r1, r3, #31
 800d46a:	d421      	bmi.n	800d4b0 <__lo0bits+0x52>
 800d46c:	0798      	lsls	r0, r3, #30
 800d46e:	bf49      	itett	mi
 800d470:	085b      	lsrmi	r3, r3, #1
 800d472:	089b      	lsrpl	r3, r3, #2
 800d474:	2001      	movmi	r0, #1
 800d476:	6013      	strmi	r3, [r2, #0]
 800d478:	bf5c      	itt	pl
 800d47a:	6013      	strpl	r3, [r2, #0]
 800d47c:	2002      	movpl	r0, #2
 800d47e:	4770      	bx	lr
 800d480:	b299      	uxth	r1, r3
 800d482:	b909      	cbnz	r1, 800d488 <__lo0bits+0x2a>
 800d484:	0c1b      	lsrs	r3, r3, #16
 800d486:	2010      	movs	r0, #16
 800d488:	b2d9      	uxtb	r1, r3
 800d48a:	b909      	cbnz	r1, 800d490 <__lo0bits+0x32>
 800d48c:	3008      	adds	r0, #8
 800d48e:	0a1b      	lsrs	r3, r3, #8
 800d490:	0719      	lsls	r1, r3, #28
 800d492:	bf04      	itt	eq
 800d494:	091b      	lsreq	r3, r3, #4
 800d496:	3004      	addeq	r0, #4
 800d498:	0799      	lsls	r1, r3, #30
 800d49a:	bf04      	itt	eq
 800d49c:	089b      	lsreq	r3, r3, #2
 800d49e:	3002      	addeq	r0, #2
 800d4a0:	07d9      	lsls	r1, r3, #31
 800d4a2:	d403      	bmi.n	800d4ac <__lo0bits+0x4e>
 800d4a4:	085b      	lsrs	r3, r3, #1
 800d4a6:	f100 0001 	add.w	r0, r0, #1
 800d4aa:	d003      	beq.n	800d4b4 <__lo0bits+0x56>
 800d4ac:	6013      	str	r3, [r2, #0]
 800d4ae:	4770      	bx	lr
 800d4b0:	2000      	movs	r0, #0
 800d4b2:	4770      	bx	lr
 800d4b4:	2020      	movs	r0, #32
 800d4b6:	4770      	bx	lr

0800d4b8 <__i2b>:
 800d4b8:	b510      	push	{r4, lr}
 800d4ba:	460c      	mov	r4, r1
 800d4bc:	2101      	movs	r1, #1
 800d4be:	f7ff febd 	bl	800d23c <_Balloc>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	b928      	cbnz	r0, 800d4d2 <__i2b+0x1a>
 800d4c6:	4b05      	ldr	r3, [pc, #20]	@ (800d4dc <__i2b+0x24>)
 800d4c8:	4805      	ldr	r0, [pc, #20]	@ (800d4e0 <__i2b+0x28>)
 800d4ca:	f240 1145 	movw	r1, #325	@ 0x145
 800d4ce:	f000 fd97 	bl	800e000 <__assert_func>
 800d4d2:	2301      	movs	r3, #1
 800d4d4:	6144      	str	r4, [r0, #20]
 800d4d6:	6103      	str	r3, [r0, #16]
 800d4d8:	bd10      	pop	{r4, pc}
 800d4da:	bf00      	nop
 800d4dc:	0800e7be 	.word	0x0800e7be
 800d4e0:	0800e82f 	.word	0x0800e82f

0800d4e4 <__multiply>:
 800d4e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4e8:	4617      	mov	r7, r2
 800d4ea:	690a      	ldr	r2, [r1, #16]
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	429a      	cmp	r2, r3
 800d4f0:	bfa8      	it	ge
 800d4f2:	463b      	movge	r3, r7
 800d4f4:	4689      	mov	r9, r1
 800d4f6:	bfa4      	itt	ge
 800d4f8:	460f      	movge	r7, r1
 800d4fa:	4699      	movge	r9, r3
 800d4fc:	693d      	ldr	r5, [r7, #16]
 800d4fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	6879      	ldr	r1, [r7, #4]
 800d506:	eb05 060a 	add.w	r6, r5, sl
 800d50a:	42b3      	cmp	r3, r6
 800d50c:	b085      	sub	sp, #20
 800d50e:	bfb8      	it	lt
 800d510:	3101      	addlt	r1, #1
 800d512:	f7ff fe93 	bl	800d23c <_Balloc>
 800d516:	b930      	cbnz	r0, 800d526 <__multiply+0x42>
 800d518:	4602      	mov	r2, r0
 800d51a:	4b41      	ldr	r3, [pc, #260]	@ (800d620 <__multiply+0x13c>)
 800d51c:	4841      	ldr	r0, [pc, #260]	@ (800d624 <__multiply+0x140>)
 800d51e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d522:	f000 fd6d 	bl	800e000 <__assert_func>
 800d526:	f100 0414 	add.w	r4, r0, #20
 800d52a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d52e:	4623      	mov	r3, r4
 800d530:	2200      	movs	r2, #0
 800d532:	4573      	cmp	r3, lr
 800d534:	d320      	bcc.n	800d578 <__multiply+0x94>
 800d536:	f107 0814 	add.w	r8, r7, #20
 800d53a:	f109 0114 	add.w	r1, r9, #20
 800d53e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d542:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d546:	9302      	str	r3, [sp, #8]
 800d548:	1beb      	subs	r3, r5, r7
 800d54a:	3b15      	subs	r3, #21
 800d54c:	f023 0303 	bic.w	r3, r3, #3
 800d550:	3304      	adds	r3, #4
 800d552:	3715      	adds	r7, #21
 800d554:	42bd      	cmp	r5, r7
 800d556:	bf38      	it	cc
 800d558:	2304      	movcc	r3, #4
 800d55a:	9301      	str	r3, [sp, #4]
 800d55c:	9b02      	ldr	r3, [sp, #8]
 800d55e:	9103      	str	r1, [sp, #12]
 800d560:	428b      	cmp	r3, r1
 800d562:	d80c      	bhi.n	800d57e <__multiply+0x9a>
 800d564:	2e00      	cmp	r6, #0
 800d566:	dd03      	ble.n	800d570 <__multiply+0x8c>
 800d568:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d055      	beq.n	800d61c <__multiply+0x138>
 800d570:	6106      	str	r6, [r0, #16]
 800d572:	b005      	add	sp, #20
 800d574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d578:	f843 2b04 	str.w	r2, [r3], #4
 800d57c:	e7d9      	b.n	800d532 <__multiply+0x4e>
 800d57e:	f8b1 a000 	ldrh.w	sl, [r1]
 800d582:	f1ba 0f00 	cmp.w	sl, #0
 800d586:	d01f      	beq.n	800d5c8 <__multiply+0xe4>
 800d588:	46c4      	mov	ip, r8
 800d58a:	46a1      	mov	r9, r4
 800d58c:	2700      	movs	r7, #0
 800d58e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d592:	f8d9 3000 	ldr.w	r3, [r9]
 800d596:	fa1f fb82 	uxth.w	fp, r2
 800d59a:	b29b      	uxth	r3, r3
 800d59c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d5a0:	443b      	add	r3, r7
 800d5a2:	f8d9 7000 	ldr.w	r7, [r9]
 800d5a6:	0c12      	lsrs	r2, r2, #16
 800d5a8:	0c3f      	lsrs	r7, r7, #16
 800d5aa:	fb0a 7202 	mla	r2, sl, r2, r7
 800d5ae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d5b2:	b29b      	uxth	r3, r3
 800d5b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5b8:	4565      	cmp	r5, ip
 800d5ba:	f849 3b04 	str.w	r3, [r9], #4
 800d5be:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d5c2:	d8e4      	bhi.n	800d58e <__multiply+0xaa>
 800d5c4:	9b01      	ldr	r3, [sp, #4]
 800d5c6:	50e7      	str	r7, [r4, r3]
 800d5c8:	9b03      	ldr	r3, [sp, #12]
 800d5ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d5ce:	3104      	adds	r1, #4
 800d5d0:	f1b9 0f00 	cmp.w	r9, #0
 800d5d4:	d020      	beq.n	800d618 <__multiply+0x134>
 800d5d6:	6823      	ldr	r3, [r4, #0]
 800d5d8:	4647      	mov	r7, r8
 800d5da:	46a4      	mov	ip, r4
 800d5dc:	f04f 0a00 	mov.w	sl, #0
 800d5e0:	f8b7 b000 	ldrh.w	fp, [r7]
 800d5e4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d5e8:	fb09 220b 	mla	r2, r9, fp, r2
 800d5ec:	4452      	add	r2, sl
 800d5ee:	b29b      	uxth	r3, r3
 800d5f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d5f4:	f84c 3b04 	str.w	r3, [ip], #4
 800d5f8:	f857 3b04 	ldr.w	r3, [r7], #4
 800d5fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d600:	f8bc 3000 	ldrh.w	r3, [ip]
 800d604:	fb09 330a 	mla	r3, r9, sl, r3
 800d608:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d60c:	42bd      	cmp	r5, r7
 800d60e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d612:	d8e5      	bhi.n	800d5e0 <__multiply+0xfc>
 800d614:	9a01      	ldr	r2, [sp, #4]
 800d616:	50a3      	str	r3, [r4, r2]
 800d618:	3404      	adds	r4, #4
 800d61a:	e79f      	b.n	800d55c <__multiply+0x78>
 800d61c:	3e01      	subs	r6, #1
 800d61e:	e7a1      	b.n	800d564 <__multiply+0x80>
 800d620:	0800e7be 	.word	0x0800e7be
 800d624:	0800e82f 	.word	0x0800e82f

0800d628 <__pow5mult>:
 800d628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d62c:	4615      	mov	r5, r2
 800d62e:	f012 0203 	ands.w	r2, r2, #3
 800d632:	4607      	mov	r7, r0
 800d634:	460e      	mov	r6, r1
 800d636:	d007      	beq.n	800d648 <__pow5mult+0x20>
 800d638:	4c25      	ldr	r4, [pc, #148]	@ (800d6d0 <__pow5mult+0xa8>)
 800d63a:	3a01      	subs	r2, #1
 800d63c:	2300      	movs	r3, #0
 800d63e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d642:	f7ff fe5d 	bl	800d300 <__multadd>
 800d646:	4606      	mov	r6, r0
 800d648:	10ad      	asrs	r5, r5, #2
 800d64a:	d03d      	beq.n	800d6c8 <__pow5mult+0xa0>
 800d64c:	69fc      	ldr	r4, [r7, #28]
 800d64e:	b97c      	cbnz	r4, 800d670 <__pow5mult+0x48>
 800d650:	2010      	movs	r0, #16
 800d652:	f7ff fd2b 	bl	800d0ac <malloc>
 800d656:	4602      	mov	r2, r0
 800d658:	61f8      	str	r0, [r7, #28]
 800d65a:	b928      	cbnz	r0, 800d668 <__pow5mult+0x40>
 800d65c:	4b1d      	ldr	r3, [pc, #116]	@ (800d6d4 <__pow5mult+0xac>)
 800d65e:	481e      	ldr	r0, [pc, #120]	@ (800d6d8 <__pow5mult+0xb0>)
 800d660:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d664:	f000 fccc 	bl	800e000 <__assert_func>
 800d668:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d66c:	6004      	str	r4, [r0, #0]
 800d66e:	60c4      	str	r4, [r0, #12]
 800d670:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d674:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d678:	b94c      	cbnz	r4, 800d68e <__pow5mult+0x66>
 800d67a:	f240 2171 	movw	r1, #625	@ 0x271
 800d67e:	4638      	mov	r0, r7
 800d680:	f7ff ff1a 	bl	800d4b8 <__i2b>
 800d684:	2300      	movs	r3, #0
 800d686:	f8c8 0008 	str.w	r0, [r8, #8]
 800d68a:	4604      	mov	r4, r0
 800d68c:	6003      	str	r3, [r0, #0]
 800d68e:	f04f 0900 	mov.w	r9, #0
 800d692:	07eb      	lsls	r3, r5, #31
 800d694:	d50a      	bpl.n	800d6ac <__pow5mult+0x84>
 800d696:	4631      	mov	r1, r6
 800d698:	4622      	mov	r2, r4
 800d69a:	4638      	mov	r0, r7
 800d69c:	f7ff ff22 	bl	800d4e4 <__multiply>
 800d6a0:	4631      	mov	r1, r6
 800d6a2:	4680      	mov	r8, r0
 800d6a4:	4638      	mov	r0, r7
 800d6a6:	f7ff fe09 	bl	800d2bc <_Bfree>
 800d6aa:	4646      	mov	r6, r8
 800d6ac:	106d      	asrs	r5, r5, #1
 800d6ae:	d00b      	beq.n	800d6c8 <__pow5mult+0xa0>
 800d6b0:	6820      	ldr	r0, [r4, #0]
 800d6b2:	b938      	cbnz	r0, 800d6c4 <__pow5mult+0x9c>
 800d6b4:	4622      	mov	r2, r4
 800d6b6:	4621      	mov	r1, r4
 800d6b8:	4638      	mov	r0, r7
 800d6ba:	f7ff ff13 	bl	800d4e4 <__multiply>
 800d6be:	6020      	str	r0, [r4, #0]
 800d6c0:	f8c0 9000 	str.w	r9, [r0]
 800d6c4:	4604      	mov	r4, r0
 800d6c6:	e7e4      	b.n	800d692 <__pow5mult+0x6a>
 800d6c8:	4630      	mov	r0, r6
 800d6ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6ce:	bf00      	nop
 800d6d0:	0800e928 	.word	0x0800e928
 800d6d4:	0800e74f 	.word	0x0800e74f
 800d6d8:	0800e82f 	.word	0x0800e82f

0800d6dc <__lshift>:
 800d6dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6e0:	460c      	mov	r4, r1
 800d6e2:	6849      	ldr	r1, [r1, #4]
 800d6e4:	6923      	ldr	r3, [r4, #16]
 800d6e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d6ea:	68a3      	ldr	r3, [r4, #8]
 800d6ec:	4607      	mov	r7, r0
 800d6ee:	4691      	mov	r9, r2
 800d6f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d6f4:	f108 0601 	add.w	r6, r8, #1
 800d6f8:	42b3      	cmp	r3, r6
 800d6fa:	db0b      	blt.n	800d714 <__lshift+0x38>
 800d6fc:	4638      	mov	r0, r7
 800d6fe:	f7ff fd9d 	bl	800d23c <_Balloc>
 800d702:	4605      	mov	r5, r0
 800d704:	b948      	cbnz	r0, 800d71a <__lshift+0x3e>
 800d706:	4602      	mov	r2, r0
 800d708:	4b28      	ldr	r3, [pc, #160]	@ (800d7ac <__lshift+0xd0>)
 800d70a:	4829      	ldr	r0, [pc, #164]	@ (800d7b0 <__lshift+0xd4>)
 800d70c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d710:	f000 fc76 	bl	800e000 <__assert_func>
 800d714:	3101      	adds	r1, #1
 800d716:	005b      	lsls	r3, r3, #1
 800d718:	e7ee      	b.n	800d6f8 <__lshift+0x1c>
 800d71a:	2300      	movs	r3, #0
 800d71c:	f100 0114 	add.w	r1, r0, #20
 800d720:	f100 0210 	add.w	r2, r0, #16
 800d724:	4618      	mov	r0, r3
 800d726:	4553      	cmp	r3, sl
 800d728:	db33      	blt.n	800d792 <__lshift+0xb6>
 800d72a:	6920      	ldr	r0, [r4, #16]
 800d72c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d730:	f104 0314 	add.w	r3, r4, #20
 800d734:	f019 091f 	ands.w	r9, r9, #31
 800d738:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d73c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d740:	d02b      	beq.n	800d79a <__lshift+0xbe>
 800d742:	f1c9 0e20 	rsb	lr, r9, #32
 800d746:	468a      	mov	sl, r1
 800d748:	2200      	movs	r2, #0
 800d74a:	6818      	ldr	r0, [r3, #0]
 800d74c:	fa00 f009 	lsl.w	r0, r0, r9
 800d750:	4310      	orrs	r0, r2
 800d752:	f84a 0b04 	str.w	r0, [sl], #4
 800d756:	f853 2b04 	ldr.w	r2, [r3], #4
 800d75a:	459c      	cmp	ip, r3
 800d75c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d760:	d8f3      	bhi.n	800d74a <__lshift+0x6e>
 800d762:	ebac 0304 	sub.w	r3, ip, r4
 800d766:	3b15      	subs	r3, #21
 800d768:	f023 0303 	bic.w	r3, r3, #3
 800d76c:	3304      	adds	r3, #4
 800d76e:	f104 0015 	add.w	r0, r4, #21
 800d772:	4560      	cmp	r0, ip
 800d774:	bf88      	it	hi
 800d776:	2304      	movhi	r3, #4
 800d778:	50ca      	str	r2, [r1, r3]
 800d77a:	b10a      	cbz	r2, 800d780 <__lshift+0xa4>
 800d77c:	f108 0602 	add.w	r6, r8, #2
 800d780:	3e01      	subs	r6, #1
 800d782:	4638      	mov	r0, r7
 800d784:	612e      	str	r6, [r5, #16]
 800d786:	4621      	mov	r1, r4
 800d788:	f7ff fd98 	bl	800d2bc <_Bfree>
 800d78c:	4628      	mov	r0, r5
 800d78e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d792:	f842 0f04 	str.w	r0, [r2, #4]!
 800d796:	3301      	adds	r3, #1
 800d798:	e7c5      	b.n	800d726 <__lshift+0x4a>
 800d79a:	3904      	subs	r1, #4
 800d79c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800d7a4:	459c      	cmp	ip, r3
 800d7a6:	d8f9      	bhi.n	800d79c <__lshift+0xc0>
 800d7a8:	e7ea      	b.n	800d780 <__lshift+0xa4>
 800d7aa:	bf00      	nop
 800d7ac:	0800e7be 	.word	0x0800e7be
 800d7b0:	0800e82f 	.word	0x0800e82f

0800d7b4 <__mcmp>:
 800d7b4:	690a      	ldr	r2, [r1, #16]
 800d7b6:	4603      	mov	r3, r0
 800d7b8:	6900      	ldr	r0, [r0, #16]
 800d7ba:	1a80      	subs	r0, r0, r2
 800d7bc:	b530      	push	{r4, r5, lr}
 800d7be:	d10e      	bne.n	800d7de <__mcmp+0x2a>
 800d7c0:	3314      	adds	r3, #20
 800d7c2:	3114      	adds	r1, #20
 800d7c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d7c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d7cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d7d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d7d4:	4295      	cmp	r5, r2
 800d7d6:	d003      	beq.n	800d7e0 <__mcmp+0x2c>
 800d7d8:	d205      	bcs.n	800d7e6 <__mcmp+0x32>
 800d7da:	f04f 30ff 	mov.w	r0, #4294967295
 800d7de:	bd30      	pop	{r4, r5, pc}
 800d7e0:	42a3      	cmp	r3, r4
 800d7e2:	d3f3      	bcc.n	800d7cc <__mcmp+0x18>
 800d7e4:	e7fb      	b.n	800d7de <__mcmp+0x2a>
 800d7e6:	2001      	movs	r0, #1
 800d7e8:	e7f9      	b.n	800d7de <__mcmp+0x2a>
	...

0800d7ec <__mdiff>:
 800d7ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7f0:	4689      	mov	r9, r1
 800d7f2:	4606      	mov	r6, r0
 800d7f4:	4611      	mov	r1, r2
 800d7f6:	4648      	mov	r0, r9
 800d7f8:	4614      	mov	r4, r2
 800d7fa:	f7ff ffdb 	bl	800d7b4 <__mcmp>
 800d7fe:	1e05      	subs	r5, r0, #0
 800d800:	d112      	bne.n	800d828 <__mdiff+0x3c>
 800d802:	4629      	mov	r1, r5
 800d804:	4630      	mov	r0, r6
 800d806:	f7ff fd19 	bl	800d23c <_Balloc>
 800d80a:	4602      	mov	r2, r0
 800d80c:	b928      	cbnz	r0, 800d81a <__mdiff+0x2e>
 800d80e:	4b3f      	ldr	r3, [pc, #252]	@ (800d90c <__mdiff+0x120>)
 800d810:	f240 2137 	movw	r1, #567	@ 0x237
 800d814:	483e      	ldr	r0, [pc, #248]	@ (800d910 <__mdiff+0x124>)
 800d816:	f000 fbf3 	bl	800e000 <__assert_func>
 800d81a:	2301      	movs	r3, #1
 800d81c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d820:	4610      	mov	r0, r2
 800d822:	b003      	add	sp, #12
 800d824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d828:	bfbc      	itt	lt
 800d82a:	464b      	movlt	r3, r9
 800d82c:	46a1      	movlt	r9, r4
 800d82e:	4630      	mov	r0, r6
 800d830:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d834:	bfba      	itte	lt
 800d836:	461c      	movlt	r4, r3
 800d838:	2501      	movlt	r5, #1
 800d83a:	2500      	movge	r5, #0
 800d83c:	f7ff fcfe 	bl	800d23c <_Balloc>
 800d840:	4602      	mov	r2, r0
 800d842:	b918      	cbnz	r0, 800d84c <__mdiff+0x60>
 800d844:	4b31      	ldr	r3, [pc, #196]	@ (800d90c <__mdiff+0x120>)
 800d846:	f240 2145 	movw	r1, #581	@ 0x245
 800d84a:	e7e3      	b.n	800d814 <__mdiff+0x28>
 800d84c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d850:	6926      	ldr	r6, [r4, #16]
 800d852:	60c5      	str	r5, [r0, #12]
 800d854:	f109 0310 	add.w	r3, r9, #16
 800d858:	f109 0514 	add.w	r5, r9, #20
 800d85c:	f104 0e14 	add.w	lr, r4, #20
 800d860:	f100 0b14 	add.w	fp, r0, #20
 800d864:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d868:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d86c:	9301      	str	r3, [sp, #4]
 800d86e:	46d9      	mov	r9, fp
 800d870:	f04f 0c00 	mov.w	ip, #0
 800d874:	9b01      	ldr	r3, [sp, #4]
 800d876:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d87a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d87e:	9301      	str	r3, [sp, #4]
 800d880:	fa1f f38a 	uxth.w	r3, sl
 800d884:	4619      	mov	r1, r3
 800d886:	b283      	uxth	r3, r0
 800d888:	1acb      	subs	r3, r1, r3
 800d88a:	0c00      	lsrs	r0, r0, #16
 800d88c:	4463      	add	r3, ip
 800d88e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d892:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d896:	b29b      	uxth	r3, r3
 800d898:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d89c:	4576      	cmp	r6, lr
 800d89e:	f849 3b04 	str.w	r3, [r9], #4
 800d8a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d8a6:	d8e5      	bhi.n	800d874 <__mdiff+0x88>
 800d8a8:	1b33      	subs	r3, r6, r4
 800d8aa:	3b15      	subs	r3, #21
 800d8ac:	f023 0303 	bic.w	r3, r3, #3
 800d8b0:	3415      	adds	r4, #21
 800d8b2:	3304      	adds	r3, #4
 800d8b4:	42a6      	cmp	r6, r4
 800d8b6:	bf38      	it	cc
 800d8b8:	2304      	movcc	r3, #4
 800d8ba:	441d      	add	r5, r3
 800d8bc:	445b      	add	r3, fp
 800d8be:	461e      	mov	r6, r3
 800d8c0:	462c      	mov	r4, r5
 800d8c2:	4544      	cmp	r4, r8
 800d8c4:	d30e      	bcc.n	800d8e4 <__mdiff+0xf8>
 800d8c6:	f108 0103 	add.w	r1, r8, #3
 800d8ca:	1b49      	subs	r1, r1, r5
 800d8cc:	f021 0103 	bic.w	r1, r1, #3
 800d8d0:	3d03      	subs	r5, #3
 800d8d2:	45a8      	cmp	r8, r5
 800d8d4:	bf38      	it	cc
 800d8d6:	2100      	movcc	r1, #0
 800d8d8:	440b      	add	r3, r1
 800d8da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d8de:	b191      	cbz	r1, 800d906 <__mdiff+0x11a>
 800d8e0:	6117      	str	r7, [r2, #16]
 800d8e2:	e79d      	b.n	800d820 <__mdiff+0x34>
 800d8e4:	f854 1b04 	ldr.w	r1, [r4], #4
 800d8e8:	46e6      	mov	lr, ip
 800d8ea:	0c08      	lsrs	r0, r1, #16
 800d8ec:	fa1c fc81 	uxtah	ip, ip, r1
 800d8f0:	4471      	add	r1, lr
 800d8f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d8f6:	b289      	uxth	r1, r1
 800d8f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d8fc:	f846 1b04 	str.w	r1, [r6], #4
 800d900:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d904:	e7dd      	b.n	800d8c2 <__mdiff+0xd6>
 800d906:	3f01      	subs	r7, #1
 800d908:	e7e7      	b.n	800d8da <__mdiff+0xee>
 800d90a:	bf00      	nop
 800d90c:	0800e7be 	.word	0x0800e7be
 800d910:	0800e82f 	.word	0x0800e82f

0800d914 <__ulp>:
 800d914:	b082      	sub	sp, #8
 800d916:	ed8d 0b00 	vstr	d0, [sp]
 800d91a:	9a01      	ldr	r2, [sp, #4]
 800d91c:	4b0f      	ldr	r3, [pc, #60]	@ (800d95c <__ulp+0x48>)
 800d91e:	4013      	ands	r3, r2
 800d920:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d924:	2b00      	cmp	r3, #0
 800d926:	dc08      	bgt.n	800d93a <__ulp+0x26>
 800d928:	425b      	negs	r3, r3
 800d92a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d92e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d932:	da04      	bge.n	800d93e <__ulp+0x2a>
 800d934:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d938:	4113      	asrs	r3, r2
 800d93a:	2200      	movs	r2, #0
 800d93c:	e008      	b.n	800d950 <__ulp+0x3c>
 800d93e:	f1a2 0314 	sub.w	r3, r2, #20
 800d942:	2b1e      	cmp	r3, #30
 800d944:	bfda      	itte	le
 800d946:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d94a:	40da      	lsrle	r2, r3
 800d94c:	2201      	movgt	r2, #1
 800d94e:	2300      	movs	r3, #0
 800d950:	4619      	mov	r1, r3
 800d952:	4610      	mov	r0, r2
 800d954:	ec41 0b10 	vmov	d0, r0, r1
 800d958:	b002      	add	sp, #8
 800d95a:	4770      	bx	lr
 800d95c:	7ff00000 	.word	0x7ff00000

0800d960 <__b2d>:
 800d960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d964:	6906      	ldr	r6, [r0, #16]
 800d966:	f100 0814 	add.w	r8, r0, #20
 800d96a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d96e:	1f37      	subs	r7, r6, #4
 800d970:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d974:	4610      	mov	r0, r2
 800d976:	f7ff fd53 	bl	800d420 <__hi0bits>
 800d97a:	f1c0 0320 	rsb	r3, r0, #32
 800d97e:	280a      	cmp	r0, #10
 800d980:	600b      	str	r3, [r1, #0]
 800d982:	491b      	ldr	r1, [pc, #108]	@ (800d9f0 <__b2d+0x90>)
 800d984:	dc15      	bgt.n	800d9b2 <__b2d+0x52>
 800d986:	f1c0 0c0b 	rsb	ip, r0, #11
 800d98a:	fa22 f30c 	lsr.w	r3, r2, ip
 800d98e:	45b8      	cmp	r8, r7
 800d990:	ea43 0501 	orr.w	r5, r3, r1
 800d994:	bf34      	ite	cc
 800d996:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d99a:	2300      	movcs	r3, #0
 800d99c:	3015      	adds	r0, #21
 800d99e:	fa02 f000 	lsl.w	r0, r2, r0
 800d9a2:	fa23 f30c 	lsr.w	r3, r3, ip
 800d9a6:	4303      	orrs	r3, r0
 800d9a8:	461c      	mov	r4, r3
 800d9aa:	ec45 4b10 	vmov	d0, r4, r5
 800d9ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9b2:	45b8      	cmp	r8, r7
 800d9b4:	bf3a      	itte	cc
 800d9b6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d9ba:	f1a6 0708 	subcc.w	r7, r6, #8
 800d9be:	2300      	movcs	r3, #0
 800d9c0:	380b      	subs	r0, #11
 800d9c2:	d012      	beq.n	800d9ea <__b2d+0x8a>
 800d9c4:	f1c0 0120 	rsb	r1, r0, #32
 800d9c8:	fa23 f401 	lsr.w	r4, r3, r1
 800d9cc:	4082      	lsls	r2, r0
 800d9ce:	4322      	orrs	r2, r4
 800d9d0:	4547      	cmp	r7, r8
 800d9d2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d9d6:	bf8c      	ite	hi
 800d9d8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d9dc:	2200      	movls	r2, #0
 800d9de:	4083      	lsls	r3, r0
 800d9e0:	40ca      	lsrs	r2, r1
 800d9e2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d9e6:	4313      	orrs	r3, r2
 800d9e8:	e7de      	b.n	800d9a8 <__b2d+0x48>
 800d9ea:	ea42 0501 	orr.w	r5, r2, r1
 800d9ee:	e7db      	b.n	800d9a8 <__b2d+0x48>
 800d9f0:	3ff00000 	.word	0x3ff00000

0800d9f4 <__d2b>:
 800d9f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d9f8:	460f      	mov	r7, r1
 800d9fa:	2101      	movs	r1, #1
 800d9fc:	ec59 8b10 	vmov	r8, r9, d0
 800da00:	4616      	mov	r6, r2
 800da02:	f7ff fc1b 	bl	800d23c <_Balloc>
 800da06:	4604      	mov	r4, r0
 800da08:	b930      	cbnz	r0, 800da18 <__d2b+0x24>
 800da0a:	4602      	mov	r2, r0
 800da0c:	4b23      	ldr	r3, [pc, #140]	@ (800da9c <__d2b+0xa8>)
 800da0e:	4824      	ldr	r0, [pc, #144]	@ (800daa0 <__d2b+0xac>)
 800da10:	f240 310f 	movw	r1, #783	@ 0x30f
 800da14:	f000 faf4 	bl	800e000 <__assert_func>
 800da18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800da1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800da20:	b10d      	cbz	r5, 800da26 <__d2b+0x32>
 800da22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800da26:	9301      	str	r3, [sp, #4]
 800da28:	f1b8 0300 	subs.w	r3, r8, #0
 800da2c:	d023      	beq.n	800da76 <__d2b+0x82>
 800da2e:	4668      	mov	r0, sp
 800da30:	9300      	str	r3, [sp, #0]
 800da32:	f7ff fd14 	bl	800d45e <__lo0bits>
 800da36:	e9dd 1200 	ldrd	r1, r2, [sp]
 800da3a:	b1d0      	cbz	r0, 800da72 <__d2b+0x7e>
 800da3c:	f1c0 0320 	rsb	r3, r0, #32
 800da40:	fa02 f303 	lsl.w	r3, r2, r3
 800da44:	430b      	orrs	r3, r1
 800da46:	40c2      	lsrs	r2, r0
 800da48:	6163      	str	r3, [r4, #20]
 800da4a:	9201      	str	r2, [sp, #4]
 800da4c:	9b01      	ldr	r3, [sp, #4]
 800da4e:	61a3      	str	r3, [r4, #24]
 800da50:	2b00      	cmp	r3, #0
 800da52:	bf0c      	ite	eq
 800da54:	2201      	moveq	r2, #1
 800da56:	2202      	movne	r2, #2
 800da58:	6122      	str	r2, [r4, #16]
 800da5a:	b1a5      	cbz	r5, 800da86 <__d2b+0x92>
 800da5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800da60:	4405      	add	r5, r0
 800da62:	603d      	str	r5, [r7, #0]
 800da64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800da68:	6030      	str	r0, [r6, #0]
 800da6a:	4620      	mov	r0, r4
 800da6c:	b003      	add	sp, #12
 800da6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da72:	6161      	str	r1, [r4, #20]
 800da74:	e7ea      	b.n	800da4c <__d2b+0x58>
 800da76:	a801      	add	r0, sp, #4
 800da78:	f7ff fcf1 	bl	800d45e <__lo0bits>
 800da7c:	9b01      	ldr	r3, [sp, #4]
 800da7e:	6163      	str	r3, [r4, #20]
 800da80:	3020      	adds	r0, #32
 800da82:	2201      	movs	r2, #1
 800da84:	e7e8      	b.n	800da58 <__d2b+0x64>
 800da86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800da8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800da8e:	6038      	str	r0, [r7, #0]
 800da90:	6918      	ldr	r0, [r3, #16]
 800da92:	f7ff fcc5 	bl	800d420 <__hi0bits>
 800da96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800da9a:	e7e5      	b.n	800da68 <__d2b+0x74>
 800da9c:	0800e7be 	.word	0x0800e7be
 800daa0:	0800e82f 	.word	0x0800e82f

0800daa4 <__ratio>:
 800daa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daa8:	4688      	mov	r8, r1
 800daaa:	4669      	mov	r1, sp
 800daac:	4681      	mov	r9, r0
 800daae:	f7ff ff57 	bl	800d960 <__b2d>
 800dab2:	a901      	add	r1, sp, #4
 800dab4:	4640      	mov	r0, r8
 800dab6:	ec55 4b10 	vmov	r4, r5, d0
 800daba:	f7ff ff51 	bl	800d960 <__b2d>
 800dabe:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800dac2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800dac6:	1ad2      	subs	r2, r2, r3
 800dac8:	e9dd 3100 	ldrd	r3, r1, [sp]
 800dacc:	1a5b      	subs	r3, r3, r1
 800dace:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800dad2:	ec57 6b10 	vmov	r6, r7, d0
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	bfd6      	itet	le
 800dada:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dade:	462a      	movgt	r2, r5
 800dae0:	463a      	movle	r2, r7
 800dae2:	46ab      	mov	fp, r5
 800dae4:	46a2      	mov	sl, r4
 800dae6:	bfce      	itee	gt
 800dae8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800daec:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800daf0:	ee00 3a90 	vmovle	s1, r3
 800daf4:	ec4b ab17 	vmov	d7, sl, fp
 800daf8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800dafc:	b003      	add	sp, #12
 800dafe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800db02 <__copybits>:
 800db02:	3901      	subs	r1, #1
 800db04:	b570      	push	{r4, r5, r6, lr}
 800db06:	1149      	asrs	r1, r1, #5
 800db08:	6914      	ldr	r4, [r2, #16]
 800db0a:	3101      	adds	r1, #1
 800db0c:	f102 0314 	add.w	r3, r2, #20
 800db10:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800db14:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800db18:	1f05      	subs	r5, r0, #4
 800db1a:	42a3      	cmp	r3, r4
 800db1c:	d30c      	bcc.n	800db38 <__copybits+0x36>
 800db1e:	1aa3      	subs	r3, r4, r2
 800db20:	3b11      	subs	r3, #17
 800db22:	f023 0303 	bic.w	r3, r3, #3
 800db26:	3211      	adds	r2, #17
 800db28:	42a2      	cmp	r2, r4
 800db2a:	bf88      	it	hi
 800db2c:	2300      	movhi	r3, #0
 800db2e:	4418      	add	r0, r3
 800db30:	2300      	movs	r3, #0
 800db32:	4288      	cmp	r0, r1
 800db34:	d305      	bcc.n	800db42 <__copybits+0x40>
 800db36:	bd70      	pop	{r4, r5, r6, pc}
 800db38:	f853 6b04 	ldr.w	r6, [r3], #4
 800db3c:	f845 6f04 	str.w	r6, [r5, #4]!
 800db40:	e7eb      	b.n	800db1a <__copybits+0x18>
 800db42:	f840 3b04 	str.w	r3, [r0], #4
 800db46:	e7f4      	b.n	800db32 <__copybits+0x30>

0800db48 <__any_on>:
 800db48:	f100 0214 	add.w	r2, r0, #20
 800db4c:	6900      	ldr	r0, [r0, #16]
 800db4e:	114b      	asrs	r3, r1, #5
 800db50:	4298      	cmp	r0, r3
 800db52:	b510      	push	{r4, lr}
 800db54:	db11      	blt.n	800db7a <__any_on+0x32>
 800db56:	dd0a      	ble.n	800db6e <__any_on+0x26>
 800db58:	f011 011f 	ands.w	r1, r1, #31
 800db5c:	d007      	beq.n	800db6e <__any_on+0x26>
 800db5e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800db62:	fa24 f001 	lsr.w	r0, r4, r1
 800db66:	fa00 f101 	lsl.w	r1, r0, r1
 800db6a:	428c      	cmp	r4, r1
 800db6c:	d10b      	bne.n	800db86 <__any_on+0x3e>
 800db6e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800db72:	4293      	cmp	r3, r2
 800db74:	d803      	bhi.n	800db7e <__any_on+0x36>
 800db76:	2000      	movs	r0, #0
 800db78:	bd10      	pop	{r4, pc}
 800db7a:	4603      	mov	r3, r0
 800db7c:	e7f7      	b.n	800db6e <__any_on+0x26>
 800db7e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800db82:	2900      	cmp	r1, #0
 800db84:	d0f5      	beq.n	800db72 <__any_on+0x2a>
 800db86:	2001      	movs	r0, #1
 800db88:	e7f6      	b.n	800db78 <__any_on+0x30>

0800db8a <__ascii_wctomb>:
 800db8a:	4603      	mov	r3, r0
 800db8c:	4608      	mov	r0, r1
 800db8e:	b141      	cbz	r1, 800dba2 <__ascii_wctomb+0x18>
 800db90:	2aff      	cmp	r2, #255	@ 0xff
 800db92:	d904      	bls.n	800db9e <__ascii_wctomb+0x14>
 800db94:	228a      	movs	r2, #138	@ 0x8a
 800db96:	601a      	str	r2, [r3, #0]
 800db98:	f04f 30ff 	mov.w	r0, #4294967295
 800db9c:	4770      	bx	lr
 800db9e:	700a      	strb	r2, [r1, #0]
 800dba0:	2001      	movs	r0, #1
 800dba2:	4770      	bx	lr

0800dba4 <__ssputs_r>:
 800dba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dba8:	688e      	ldr	r6, [r1, #8]
 800dbaa:	461f      	mov	r7, r3
 800dbac:	42be      	cmp	r6, r7
 800dbae:	680b      	ldr	r3, [r1, #0]
 800dbb0:	4682      	mov	sl, r0
 800dbb2:	460c      	mov	r4, r1
 800dbb4:	4690      	mov	r8, r2
 800dbb6:	d82d      	bhi.n	800dc14 <__ssputs_r+0x70>
 800dbb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dbbc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dbc0:	d026      	beq.n	800dc10 <__ssputs_r+0x6c>
 800dbc2:	6965      	ldr	r5, [r4, #20]
 800dbc4:	6909      	ldr	r1, [r1, #16]
 800dbc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dbca:	eba3 0901 	sub.w	r9, r3, r1
 800dbce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dbd2:	1c7b      	adds	r3, r7, #1
 800dbd4:	444b      	add	r3, r9
 800dbd6:	106d      	asrs	r5, r5, #1
 800dbd8:	429d      	cmp	r5, r3
 800dbda:	bf38      	it	cc
 800dbdc:	461d      	movcc	r5, r3
 800dbde:	0553      	lsls	r3, r2, #21
 800dbe0:	d527      	bpl.n	800dc32 <__ssputs_r+0x8e>
 800dbe2:	4629      	mov	r1, r5
 800dbe4:	f7ff fa8c 	bl	800d100 <_malloc_r>
 800dbe8:	4606      	mov	r6, r0
 800dbea:	b360      	cbz	r0, 800dc46 <__ssputs_r+0xa2>
 800dbec:	6921      	ldr	r1, [r4, #16]
 800dbee:	464a      	mov	r2, r9
 800dbf0:	f7fe f8d9 	bl	800bda6 <memcpy>
 800dbf4:	89a3      	ldrh	r3, [r4, #12]
 800dbf6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dbfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbfe:	81a3      	strh	r3, [r4, #12]
 800dc00:	6126      	str	r6, [r4, #16]
 800dc02:	6165      	str	r5, [r4, #20]
 800dc04:	444e      	add	r6, r9
 800dc06:	eba5 0509 	sub.w	r5, r5, r9
 800dc0a:	6026      	str	r6, [r4, #0]
 800dc0c:	60a5      	str	r5, [r4, #8]
 800dc0e:	463e      	mov	r6, r7
 800dc10:	42be      	cmp	r6, r7
 800dc12:	d900      	bls.n	800dc16 <__ssputs_r+0x72>
 800dc14:	463e      	mov	r6, r7
 800dc16:	6820      	ldr	r0, [r4, #0]
 800dc18:	4632      	mov	r2, r6
 800dc1a:	4641      	mov	r1, r8
 800dc1c:	f000 f9c6 	bl	800dfac <memmove>
 800dc20:	68a3      	ldr	r3, [r4, #8]
 800dc22:	1b9b      	subs	r3, r3, r6
 800dc24:	60a3      	str	r3, [r4, #8]
 800dc26:	6823      	ldr	r3, [r4, #0]
 800dc28:	4433      	add	r3, r6
 800dc2a:	6023      	str	r3, [r4, #0]
 800dc2c:	2000      	movs	r0, #0
 800dc2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc32:	462a      	mov	r2, r5
 800dc34:	f000 fa16 	bl	800e064 <_realloc_r>
 800dc38:	4606      	mov	r6, r0
 800dc3a:	2800      	cmp	r0, #0
 800dc3c:	d1e0      	bne.n	800dc00 <__ssputs_r+0x5c>
 800dc3e:	6921      	ldr	r1, [r4, #16]
 800dc40:	4650      	mov	r0, sl
 800dc42:	f7fe feaf 	bl	800c9a4 <_free_r>
 800dc46:	230c      	movs	r3, #12
 800dc48:	f8ca 3000 	str.w	r3, [sl]
 800dc4c:	89a3      	ldrh	r3, [r4, #12]
 800dc4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc52:	81a3      	strh	r3, [r4, #12]
 800dc54:	f04f 30ff 	mov.w	r0, #4294967295
 800dc58:	e7e9      	b.n	800dc2e <__ssputs_r+0x8a>
	...

0800dc5c <_svfiprintf_r>:
 800dc5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc60:	4698      	mov	r8, r3
 800dc62:	898b      	ldrh	r3, [r1, #12]
 800dc64:	061b      	lsls	r3, r3, #24
 800dc66:	b09d      	sub	sp, #116	@ 0x74
 800dc68:	4607      	mov	r7, r0
 800dc6a:	460d      	mov	r5, r1
 800dc6c:	4614      	mov	r4, r2
 800dc6e:	d510      	bpl.n	800dc92 <_svfiprintf_r+0x36>
 800dc70:	690b      	ldr	r3, [r1, #16]
 800dc72:	b973      	cbnz	r3, 800dc92 <_svfiprintf_r+0x36>
 800dc74:	2140      	movs	r1, #64	@ 0x40
 800dc76:	f7ff fa43 	bl	800d100 <_malloc_r>
 800dc7a:	6028      	str	r0, [r5, #0]
 800dc7c:	6128      	str	r0, [r5, #16]
 800dc7e:	b930      	cbnz	r0, 800dc8e <_svfiprintf_r+0x32>
 800dc80:	230c      	movs	r3, #12
 800dc82:	603b      	str	r3, [r7, #0]
 800dc84:	f04f 30ff 	mov.w	r0, #4294967295
 800dc88:	b01d      	add	sp, #116	@ 0x74
 800dc8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc8e:	2340      	movs	r3, #64	@ 0x40
 800dc90:	616b      	str	r3, [r5, #20]
 800dc92:	2300      	movs	r3, #0
 800dc94:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc96:	2320      	movs	r3, #32
 800dc98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc9c:	f8cd 800c 	str.w	r8, [sp, #12]
 800dca0:	2330      	movs	r3, #48	@ 0x30
 800dca2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800de40 <_svfiprintf_r+0x1e4>
 800dca6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dcaa:	f04f 0901 	mov.w	r9, #1
 800dcae:	4623      	mov	r3, r4
 800dcb0:	469a      	mov	sl, r3
 800dcb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcb6:	b10a      	cbz	r2, 800dcbc <_svfiprintf_r+0x60>
 800dcb8:	2a25      	cmp	r2, #37	@ 0x25
 800dcba:	d1f9      	bne.n	800dcb0 <_svfiprintf_r+0x54>
 800dcbc:	ebba 0b04 	subs.w	fp, sl, r4
 800dcc0:	d00b      	beq.n	800dcda <_svfiprintf_r+0x7e>
 800dcc2:	465b      	mov	r3, fp
 800dcc4:	4622      	mov	r2, r4
 800dcc6:	4629      	mov	r1, r5
 800dcc8:	4638      	mov	r0, r7
 800dcca:	f7ff ff6b 	bl	800dba4 <__ssputs_r>
 800dcce:	3001      	adds	r0, #1
 800dcd0:	f000 80a7 	beq.w	800de22 <_svfiprintf_r+0x1c6>
 800dcd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dcd6:	445a      	add	r2, fp
 800dcd8:	9209      	str	r2, [sp, #36]	@ 0x24
 800dcda:	f89a 3000 	ldrb.w	r3, [sl]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	f000 809f 	beq.w	800de22 <_svfiprintf_r+0x1c6>
 800dce4:	2300      	movs	r3, #0
 800dce6:	f04f 32ff 	mov.w	r2, #4294967295
 800dcea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcee:	f10a 0a01 	add.w	sl, sl, #1
 800dcf2:	9304      	str	r3, [sp, #16]
 800dcf4:	9307      	str	r3, [sp, #28]
 800dcf6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dcfa:	931a      	str	r3, [sp, #104]	@ 0x68
 800dcfc:	4654      	mov	r4, sl
 800dcfe:	2205      	movs	r2, #5
 800dd00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd04:	484e      	ldr	r0, [pc, #312]	@ (800de40 <_svfiprintf_r+0x1e4>)
 800dd06:	f7f2 fa9b 	bl	8000240 <memchr>
 800dd0a:	9a04      	ldr	r2, [sp, #16]
 800dd0c:	b9d8      	cbnz	r0, 800dd46 <_svfiprintf_r+0xea>
 800dd0e:	06d0      	lsls	r0, r2, #27
 800dd10:	bf44      	itt	mi
 800dd12:	2320      	movmi	r3, #32
 800dd14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd18:	0711      	lsls	r1, r2, #28
 800dd1a:	bf44      	itt	mi
 800dd1c:	232b      	movmi	r3, #43	@ 0x2b
 800dd1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd22:	f89a 3000 	ldrb.w	r3, [sl]
 800dd26:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd28:	d015      	beq.n	800dd56 <_svfiprintf_r+0xfa>
 800dd2a:	9a07      	ldr	r2, [sp, #28]
 800dd2c:	4654      	mov	r4, sl
 800dd2e:	2000      	movs	r0, #0
 800dd30:	f04f 0c0a 	mov.w	ip, #10
 800dd34:	4621      	mov	r1, r4
 800dd36:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd3a:	3b30      	subs	r3, #48	@ 0x30
 800dd3c:	2b09      	cmp	r3, #9
 800dd3e:	d94b      	bls.n	800ddd8 <_svfiprintf_r+0x17c>
 800dd40:	b1b0      	cbz	r0, 800dd70 <_svfiprintf_r+0x114>
 800dd42:	9207      	str	r2, [sp, #28]
 800dd44:	e014      	b.n	800dd70 <_svfiprintf_r+0x114>
 800dd46:	eba0 0308 	sub.w	r3, r0, r8
 800dd4a:	fa09 f303 	lsl.w	r3, r9, r3
 800dd4e:	4313      	orrs	r3, r2
 800dd50:	9304      	str	r3, [sp, #16]
 800dd52:	46a2      	mov	sl, r4
 800dd54:	e7d2      	b.n	800dcfc <_svfiprintf_r+0xa0>
 800dd56:	9b03      	ldr	r3, [sp, #12]
 800dd58:	1d19      	adds	r1, r3, #4
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	9103      	str	r1, [sp, #12]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	bfbb      	ittet	lt
 800dd62:	425b      	neglt	r3, r3
 800dd64:	f042 0202 	orrlt.w	r2, r2, #2
 800dd68:	9307      	strge	r3, [sp, #28]
 800dd6a:	9307      	strlt	r3, [sp, #28]
 800dd6c:	bfb8      	it	lt
 800dd6e:	9204      	strlt	r2, [sp, #16]
 800dd70:	7823      	ldrb	r3, [r4, #0]
 800dd72:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd74:	d10a      	bne.n	800dd8c <_svfiprintf_r+0x130>
 800dd76:	7863      	ldrb	r3, [r4, #1]
 800dd78:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd7a:	d132      	bne.n	800dde2 <_svfiprintf_r+0x186>
 800dd7c:	9b03      	ldr	r3, [sp, #12]
 800dd7e:	1d1a      	adds	r2, r3, #4
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	9203      	str	r2, [sp, #12]
 800dd84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd88:	3402      	adds	r4, #2
 800dd8a:	9305      	str	r3, [sp, #20]
 800dd8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800de50 <_svfiprintf_r+0x1f4>
 800dd90:	7821      	ldrb	r1, [r4, #0]
 800dd92:	2203      	movs	r2, #3
 800dd94:	4650      	mov	r0, sl
 800dd96:	f7f2 fa53 	bl	8000240 <memchr>
 800dd9a:	b138      	cbz	r0, 800ddac <_svfiprintf_r+0x150>
 800dd9c:	9b04      	ldr	r3, [sp, #16]
 800dd9e:	eba0 000a 	sub.w	r0, r0, sl
 800dda2:	2240      	movs	r2, #64	@ 0x40
 800dda4:	4082      	lsls	r2, r0
 800dda6:	4313      	orrs	r3, r2
 800dda8:	3401      	adds	r4, #1
 800ddaa:	9304      	str	r3, [sp, #16]
 800ddac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddb0:	4824      	ldr	r0, [pc, #144]	@ (800de44 <_svfiprintf_r+0x1e8>)
 800ddb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ddb6:	2206      	movs	r2, #6
 800ddb8:	f7f2 fa42 	bl	8000240 <memchr>
 800ddbc:	2800      	cmp	r0, #0
 800ddbe:	d036      	beq.n	800de2e <_svfiprintf_r+0x1d2>
 800ddc0:	4b21      	ldr	r3, [pc, #132]	@ (800de48 <_svfiprintf_r+0x1ec>)
 800ddc2:	bb1b      	cbnz	r3, 800de0c <_svfiprintf_r+0x1b0>
 800ddc4:	9b03      	ldr	r3, [sp, #12]
 800ddc6:	3307      	adds	r3, #7
 800ddc8:	f023 0307 	bic.w	r3, r3, #7
 800ddcc:	3308      	adds	r3, #8
 800ddce:	9303      	str	r3, [sp, #12]
 800ddd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddd2:	4433      	add	r3, r6
 800ddd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddd6:	e76a      	b.n	800dcae <_svfiprintf_r+0x52>
 800ddd8:	fb0c 3202 	mla	r2, ip, r2, r3
 800dddc:	460c      	mov	r4, r1
 800ddde:	2001      	movs	r0, #1
 800dde0:	e7a8      	b.n	800dd34 <_svfiprintf_r+0xd8>
 800dde2:	2300      	movs	r3, #0
 800dde4:	3401      	adds	r4, #1
 800dde6:	9305      	str	r3, [sp, #20]
 800dde8:	4619      	mov	r1, r3
 800ddea:	f04f 0c0a 	mov.w	ip, #10
 800ddee:	4620      	mov	r0, r4
 800ddf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ddf4:	3a30      	subs	r2, #48	@ 0x30
 800ddf6:	2a09      	cmp	r2, #9
 800ddf8:	d903      	bls.n	800de02 <_svfiprintf_r+0x1a6>
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d0c6      	beq.n	800dd8c <_svfiprintf_r+0x130>
 800ddfe:	9105      	str	r1, [sp, #20]
 800de00:	e7c4      	b.n	800dd8c <_svfiprintf_r+0x130>
 800de02:	fb0c 2101 	mla	r1, ip, r1, r2
 800de06:	4604      	mov	r4, r0
 800de08:	2301      	movs	r3, #1
 800de0a:	e7f0      	b.n	800ddee <_svfiprintf_r+0x192>
 800de0c:	ab03      	add	r3, sp, #12
 800de0e:	9300      	str	r3, [sp, #0]
 800de10:	462a      	mov	r2, r5
 800de12:	4b0e      	ldr	r3, [pc, #56]	@ (800de4c <_svfiprintf_r+0x1f0>)
 800de14:	a904      	add	r1, sp, #16
 800de16:	4638      	mov	r0, r7
 800de18:	f7fd fa66 	bl	800b2e8 <_printf_float>
 800de1c:	1c42      	adds	r2, r0, #1
 800de1e:	4606      	mov	r6, r0
 800de20:	d1d6      	bne.n	800ddd0 <_svfiprintf_r+0x174>
 800de22:	89ab      	ldrh	r3, [r5, #12]
 800de24:	065b      	lsls	r3, r3, #25
 800de26:	f53f af2d 	bmi.w	800dc84 <_svfiprintf_r+0x28>
 800de2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de2c:	e72c      	b.n	800dc88 <_svfiprintf_r+0x2c>
 800de2e:	ab03      	add	r3, sp, #12
 800de30:	9300      	str	r3, [sp, #0]
 800de32:	462a      	mov	r2, r5
 800de34:	4b05      	ldr	r3, [pc, #20]	@ (800de4c <_svfiprintf_r+0x1f0>)
 800de36:	a904      	add	r1, sp, #16
 800de38:	4638      	mov	r0, r7
 800de3a:	f7fd fcdd 	bl	800b7f8 <_printf_i>
 800de3e:	e7ed      	b.n	800de1c <_svfiprintf_r+0x1c0>
 800de40:	0800e888 	.word	0x0800e888
 800de44:	0800e892 	.word	0x0800e892
 800de48:	0800b2e9 	.word	0x0800b2e9
 800de4c:	0800dba5 	.word	0x0800dba5
 800de50:	0800e88e 	.word	0x0800e88e

0800de54 <__sflush_r>:
 800de54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800de58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de5c:	0716      	lsls	r6, r2, #28
 800de5e:	4605      	mov	r5, r0
 800de60:	460c      	mov	r4, r1
 800de62:	d454      	bmi.n	800df0e <__sflush_r+0xba>
 800de64:	684b      	ldr	r3, [r1, #4]
 800de66:	2b00      	cmp	r3, #0
 800de68:	dc02      	bgt.n	800de70 <__sflush_r+0x1c>
 800de6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	dd48      	ble.n	800df02 <__sflush_r+0xae>
 800de70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de72:	2e00      	cmp	r6, #0
 800de74:	d045      	beq.n	800df02 <__sflush_r+0xae>
 800de76:	2300      	movs	r3, #0
 800de78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800de7c:	682f      	ldr	r7, [r5, #0]
 800de7e:	6a21      	ldr	r1, [r4, #32]
 800de80:	602b      	str	r3, [r5, #0]
 800de82:	d030      	beq.n	800dee6 <__sflush_r+0x92>
 800de84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800de86:	89a3      	ldrh	r3, [r4, #12]
 800de88:	0759      	lsls	r1, r3, #29
 800de8a:	d505      	bpl.n	800de98 <__sflush_r+0x44>
 800de8c:	6863      	ldr	r3, [r4, #4]
 800de8e:	1ad2      	subs	r2, r2, r3
 800de90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800de92:	b10b      	cbz	r3, 800de98 <__sflush_r+0x44>
 800de94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800de96:	1ad2      	subs	r2, r2, r3
 800de98:	2300      	movs	r3, #0
 800de9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de9c:	6a21      	ldr	r1, [r4, #32]
 800de9e:	4628      	mov	r0, r5
 800dea0:	47b0      	blx	r6
 800dea2:	1c43      	adds	r3, r0, #1
 800dea4:	89a3      	ldrh	r3, [r4, #12]
 800dea6:	d106      	bne.n	800deb6 <__sflush_r+0x62>
 800dea8:	6829      	ldr	r1, [r5, #0]
 800deaa:	291d      	cmp	r1, #29
 800deac:	d82b      	bhi.n	800df06 <__sflush_r+0xb2>
 800deae:	4a2a      	ldr	r2, [pc, #168]	@ (800df58 <__sflush_r+0x104>)
 800deb0:	40ca      	lsrs	r2, r1
 800deb2:	07d6      	lsls	r6, r2, #31
 800deb4:	d527      	bpl.n	800df06 <__sflush_r+0xb2>
 800deb6:	2200      	movs	r2, #0
 800deb8:	6062      	str	r2, [r4, #4]
 800deba:	04d9      	lsls	r1, r3, #19
 800debc:	6922      	ldr	r2, [r4, #16]
 800debe:	6022      	str	r2, [r4, #0]
 800dec0:	d504      	bpl.n	800decc <__sflush_r+0x78>
 800dec2:	1c42      	adds	r2, r0, #1
 800dec4:	d101      	bne.n	800deca <__sflush_r+0x76>
 800dec6:	682b      	ldr	r3, [r5, #0]
 800dec8:	b903      	cbnz	r3, 800decc <__sflush_r+0x78>
 800deca:	6560      	str	r0, [r4, #84]	@ 0x54
 800decc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dece:	602f      	str	r7, [r5, #0]
 800ded0:	b1b9      	cbz	r1, 800df02 <__sflush_r+0xae>
 800ded2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ded6:	4299      	cmp	r1, r3
 800ded8:	d002      	beq.n	800dee0 <__sflush_r+0x8c>
 800deda:	4628      	mov	r0, r5
 800dedc:	f7fe fd62 	bl	800c9a4 <_free_r>
 800dee0:	2300      	movs	r3, #0
 800dee2:	6363      	str	r3, [r4, #52]	@ 0x34
 800dee4:	e00d      	b.n	800df02 <__sflush_r+0xae>
 800dee6:	2301      	movs	r3, #1
 800dee8:	4628      	mov	r0, r5
 800deea:	47b0      	blx	r6
 800deec:	4602      	mov	r2, r0
 800deee:	1c50      	adds	r0, r2, #1
 800def0:	d1c9      	bne.n	800de86 <__sflush_r+0x32>
 800def2:	682b      	ldr	r3, [r5, #0]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d0c6      	beq.n	800de86 <__sflush_r+0x32>
 800def8:	2b1d      	cmp	r3, #29
 800defa:	d001      	beq.n	800df00 <__sflush_r+0xac>
 800defc:	2b16      	cmp	r3, #22
 800defe:	d11e      	bne.n	800df3e <__sflush_r+0xea>
 800df00:	602f      	str	r7, [r5, #0]
 800df02:	2000      	movs	r0, #0
 800df04:	e022      	b.n	800df4c <__sflush_r+0xf8>
 800df06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df0a:	b21b      	sxth	r3, r3
 800df0c:	e01b      	b.n	800df46 <__sflush_r+0xf2>
 800df0e:	690f      	ldr	r7, [r1, #16]
 800df10:	2f00      	cmp	r7, #0
 800df12:	d0f6      	beq.n	800df02 <__sflush_r+0xae>
 800df14:	0793      	lsls	r3, r2, #30
 800df16:	680e      	ldr	r6, [r1, #0]
 800df18:	bf08      	it	eq
 800df1a:	694b      	ldreq	r3, [r1, #20]
 800df1c:	600f      	str	r7, [r1, #0]
 800df1e:	bf18      	it	ne
 800df20:	2300      	movne	r3, #0
 800df22:	eba6 0807 	sub.w	r8, r6, r7
 800df26:	608b      	str	r3, [r1, #8]
 800df28:	f1b8 0f00 	cmp.w	r8, #0
 800df2c:	dde9      	ble.n	800df02 <__sflush_r+0xae>
 800df2e:	6a21      	ldr	r1, [r4, #32]
 800df30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800df32:	4643      	mov	r3, r8
 800df34:	463a      	mov	r2, r7
 800df36:	4628      	mov	r0, r5
 800df38:	47b0      	blx	r6
 800df3a:	2800      	cmp	r0, #0
 800df3c:	dc08      	bgt.n	800df50 <__sflush_r+0xfc>
 800df3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df46:	81a3      	strh	r3, [r4, #12]
 800df48:	f04f 30ff 	mov.w	r0, #4294967295
 800df4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df50:	4407      	add	r7, r0
 800df52:	eba8 0800 	sub.w	r8, r8, r0
 800df56:	e7e7      	b.n	800df28 <__sflush_r+0xd4>
 800df58:	20400001 	.word	0x20400001

0800df5c <_fflush_r>:
 800df5c:	b538      	push	{r3, r4, r5, lr}
 800df5e:	690b      	ldr	r3, [r1, #16]
 800df60:	4605      	mov	r5, r0
 800df62:	460c      	mov	r4, r1
 800df64:	b913      	cbnz	r3, 800df6c <_fflush_r+0x10>
 800df66:	2500      	movs	r5, #0
 800df68:	4628      	mov	r0, r5
 800df6a:	bd38      	pop	{r3, r4, r5, pc}
 800df6c:	b118      	cbz	r0, 800df76 <_fflush_r+0x1a>
 800df6e:	6a03      	ldr	r3, [r0, #32]
 800df70:	b90b      	cbnz	r3, 800df76 <_fflush_r+0x1a>
 800df72:	f7fd fdeb 	bl	800bb4c <__sinit>
 800df76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d0f3      	beq.n	800df66 <_fflush_r+0xa>
 800df7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800df80:	07d0      	lsls	r0, r2, #31
 800df82:	d404      	bmi.n	800df8e <_fflush_r+0x32>
 800df84:	0599      	lsls	r1, r3, #22
 800df86:	d402      	bmi.n	800df8e <_fflush_r+0x32>
 800df88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df8a:	f7fd ff0a 	bl	800bda2 <__retarget_lock_acquire_recursive>
 800df8e:	4628      	mov	r0, r5
 800df90:	4621      	mov	r1, r4
 800df92:	f7ff ff5f 	bl	800de54 <__sflush_r>
 800df96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df98:	07da      	lsls	r2, r3, #31
 800df9a:	4605      	mov	r5, r0
 800df9c:	d4e4      	bmi.n	800df68 <_fflush_r+0xc>
 800df9e:	89a3      	ldrh	r3, [r4, #12]
 800dfa0:	059b      	lsls	r3, r3, #22
 800dfa2:	d4e1      	bmi.n	800df68 <_fflush_r+0xc>
 800dfa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dfa6:	f7fd fefd 	bl	800bda4 <__retarget_lock_release_recursive>
 800dfaa:	e7dd      	b.n	800df68 <_fflush_r+0xc>

0800dfac <memmove>:
 800dfac:	4288      	cmp	r0, r1
 800dfae:	b510      	push	{r4, lr}
 800dfb0:	eb01 0402 	add.w	r4, r1, r2
 800dfb4:	d902      	bls.n	800dfbc <memmove+0x10>
 800dfb6:	4284      	cmp	r4, r0
 800dfb8:	4623      	mov	r3, r4
 800dfba:	d807      	bhi.n	800dfcc <memmove+0x20>
 800dfbc:	1e43      	subs	r3, r0, #1
 800dfbe:	42a1      	cmp	r1, r4
 800dfc0:	d008      	beq.n	800dfd4 <memmove+0x28>
 800dfc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dfc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dfca:	e7f8      	b.n	800dfbe <memmove+0x12>
 800dfcc:	4402      	add	r2, r0
 800dfce:	4601      	mov	r1, r0
 800dfd0:	428a      	cmp	r2, r1
 800dfd2:	d100      	bne.n	800dfd6 <memmove+0x2a>
 800dfd4:	bd10      	pop	{r4, pc}
 800dfd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dfda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dfde:	e7f7      	b.n	800dfd0 <memmove+0x24>

0800dfe0 <_sbrk_r>:
 800dfe0:	b538      	push	{r3, r4, r5, lr}
 800dfe2:	4d06      	ldr	r5, [pc, #24]	@ (800dffc <_sbrk_r+0x1c>)
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	4604      	mov	r4, r0
 800dfe8:	4608      	mov	r0, r1
 800dfea:	602b      	str	r3, [r5, #0]
 800dfec:	f7f4 ffee 	bl	8002fcc <_sbrk>
 800dff0:	1c43      	adds	r3, r0, #1
 800dff2:	d102      	bne.n	800dffa <_sbrk_r+0x1a>
 800dff4:	682b      	ldr	r3, [r5, #0]
 800dff6:	b103      	cbz	r3, 800dffa <_sbrk_r+0x1a>
 800dff8:	6023      	str	r3, [r4, #0]
 800dffa:	bd38      	pop	{r3, r4, r5, pc}
 800dffc:	20000cbc 	.word	0x20000cbc

0800e000 <__assert_func>:
 800e000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e002:	4614      	mov	r4, r2
 800e004:	461a      	mov	r2, r3
 800e006:	4b09      	ldr	r3, [pc, #36]	@ (800e02c <__assert_func+0x2c>)
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	4605      	mov	r5, r0
 800e00c:	68d8      	ldr	r0, [r3, #12]
 800e00e:	b14c      	cbz	r4, 800e024 <__assert_func+0x24>
 800e010:	4b07      	ldr	r3, [pc, #28]	@ (800e030 <__assert_func+0x30>)
 800e012:	9100      	str	r1, [sp, #0]
 800e014:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e018:	4906      	ldr	r1, [pc, #24]	@ (800e034 <__assert_func+0x34>)
 800e01a:	462b      	mov	r3, r5
 800e01c:	f000 f850 	bl	800e0c0 <fiprintf>
 800e020:	f000 f860 	bl	800e0e4 <abort>
 800e024:	4b04      	ldr	r3, [pc, #16]	@ (800e038 <__assert_func+0x38>)
 800e026:	461c      	mov	r4, r3
 800e028:	e7f3      	b.n	800e012 <__assert_func+0x12>
 800e02a:	bf00      	nop
 800e02c:	200001e0 	.word	0x200001e0
 800e030:	0800e899 	.word	0x0800e899
 800e034:	0800e8a6 	.word	0x0800e8a6
 800e038:	0800e8d4 	.word	0x0800e8d4

0800e03c <_calloc_r>:
 800e03c:	b570      	push	{r4, r5, r6, lr}
 800e03e:	fba1 5402 	umull	r5, r4, r1, r2
 800e042:	b934      	cbnz	r4, 800e052 <_calloc_r+0x16>
 800e044:	4629      	mov	r1, r5
 800e046:	f7ff f85b 	bl	800d100 <_malloc_r>
 800e04a:	4606      	mov	r6, r0
 800e04c:	b928      	cbnz	r0, 800e05a <_calloc_r+0x1e>
 800e04e:	4630      	mov	r0, r6
 800e050:	bd70      	pop	{r4, r5, r6, pc}
 800e052:	220c      	movs	r2, #12
 800e054:	6002      	str	r2, [r0, #0]
 800e056:	2600      	movs	r6, #0
 800e058:	e7f9      	b.n	800e04e <_calloc_r+0x12>
 800e05a:	462a      	mov	r2, r5
 800e05c:	4621      	mov	r1, r4
 800e05e:	f7fd fe10 	bl	800bc82 <memset>
 800e062:	e7f4      	b.n	800e04e <_calloc_r+0x12>

0800e064 <_realloc_r>:
 800e064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e068:	4607      	mov	r7, r0
 800e06a:	4614      	mov	r4, r2
 800e06c:	460d      	mov	r5, r1
 800e06e:	b921      	cbnz	r1, 800e07a <_realloc_r+0x16>
 800e070:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e074:	4611      	mov	r1, r2
 800e076:	f7ff b843 	b.w	800d100 <_malloc_r>
 800e07a:	b92a      	cbnz	r2, 800e088 <_realloc_r+0x24>
 800e07c:	f7fe fc92 	bl	800c9a4 <_free_r>
 800e080:	4625      	mov	r5, r4
 800e082:	4628      	mov	r0, r5
 800e084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e088:	f000 f833 	bl	800e0f2 <_malloc_usable_size_r>
 800e08c:	4284      	cmp	r4, r0
 800e08e:	4606      	mov	r6, r0
 800e090:	d802      	bhi.n	800e098 <_realloc_r+0x34>
 800e092:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e096:	d8f4      	bhi.n	800e082 <_realloc_r+0x1e>
 800e098:	4621      	mov	r1, r4
 800e09a:	4638      	mov	r0, r7
 800e09c:	f7ff f830 	bl	800d100 <_malloc_r>
 800e0a0:	4680      	mov	r8, r0
 800e0a2:	b908      	cbnz	r0, 800e0a8 <_realloc_r+0x44>
 800e0a4:	4645      	mov	r5, r8
 800e0a6:	e7ec      	b.n	800e082 <_realloc_r+0x1e>
 800e0a8:	42b4      	cmp	r4, r6
 800e0aa:	4622      	mov	r2, r4
 800e0ac:	4629      	mov	r1, r5
 800e0ae:	bf28      	it	cs
 800e0b0:	4632      	movcs	r2, r6
 800e0b2:	f7fd fe78 	bl	800bda6 <memcpy>
 800e0b6:	4629      	mov	r1, r5
 800e0b8:	4638      	mov	r0, r7
 800e0ba:	f7fe fc73 	bl	800c9a4 <_free_r>
 800e0be:	e7f1      	b.n	800e0a4 <_realloc_r+0x40>

0800e0c0 <fiprintf>:
 800e0c0:	b40e      	push	{r1, r2, r3}
 800e0c2:	b503      	push	{r0, r1, lr}
 800e0c4:	4601      	mov	r1, r0
 800e0c6:	ab03      	add	r3, sp, #12
 800e0c8:	4805      	ldr	r0, [pc, #20]	@ (800e0e0 <fiprintf+0x20>)
 800e0ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0ce:	6800      	ldr	r0, [r0, #0]
 800e0d0:	9301      	str	r3, [sp, #4]
 800e0d2:	f000 f83f 	bl	800e154 <_vfiprintf_r>
 800e0d6:	b002      	add	sp, #8
 800e0d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0dc:	b003      	add	sp, #12
 800e0de:	4770      	bx	lr
 800e0e0:	200001e0 	.word	0x200001e0

0800e0e4 <abort>:
 800e0e4:	b508      	push	{r3, lr}
 800e0e6:	2006      	movs	r0, #6
 800e0e8:	f000 fa08 	bl	800e4fc <raise>
 800e0ec:	2001      	movs	r0, #1
 800e0ee:	f7f4 fef5 	bl	8002edc <_exit>

0800e0f2 <_malloc_usable_size_r>:
 800e0f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0f6:	1f18      	subs	r0, r3, #4
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	bfbc      	itt	lt
 800e0fc:	580b      	ldrlt	r3, [r1, r0]
 800e0fe:	18c0      	addlt	r0, r0, r3
 800e100:	4770      	bx	lr

0800e102 <__sfputc_r>:
 800e102:	6893      	ldr	r3, [r2, #8]
 800e104:	3b01      	subs	r3, #1
 800e106:	2b00      	cmp	r3, #0
 800e108:	b410      	push	{r4}
 800e10a:	6093      	str	r3, [r2, #8]
 800e10c:	da08      	bge.n	800e120 <__sfputc_r+0x1e>
 800e10e:	6994      	ldr	r4, [r2, #24]
 800e110:	42a3      	cmp	r3, r4
 800e112:	db01      	blt.n	800e118 <__sfputc_r+0x16>
 800e114:	290a      	cmp	r1, #10
 800e116:	d103      	bne.n	800e120 <__sfputc_r+0x1e>
 800e118:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e11c:	f000 b932 	b.w	800e384 <__swbuf_r>
 800e120:	6813      	ldr	r3, [r2, #0]
 800e122:	1c58      	adds	r0, r3, #1
 800e124:	6010      	str	r0, [r2, #0]
 800e126:	7019      	strb	r1, [r3, #0]
 800e128:	4608      	mov	r0, r1
 800e12a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e12e:	4770      	bx	lr

0800e130 <__sfputs_r>:
 800e130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e132:	4606      	mov	r6, r0
 800e134:	460f      	mov	r7, r1
 800e136:	4614      	mov	r4, r2
 800e138:	18d5      	adds	r5, r2, r3
 800e13a:	42ac      	cmp	r4, r5
 800e13c:	d101      	bne.n	800e142 <__sfputs_r+0x12>
 800e13e:	2000      	movs	r0, #0
 800e140:	e007      	b.n	800e152 <__sfputs_r+0x22>
 800e142:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e146:	463a      	mov	r2, r7
 800e148:	4630      	mov	r0, r6
 800e14a:	f7ff ffda 	bl	800e102 <__sfputc_r>
 800e14e:	1c43      	adds	r3, r0, #1
 800e150:	d1f3      	bne.n	800e13a <__sfputs_r+0xa>
 800e152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e154 <_vfiprintf_r>:
 800e154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e158:	460d      	mov	r5, r1
 800e15a:	b09d      	sub	sp, #116	@ 0x74
 800e15c:	4614      	mov	r4, r2
 800e15e:	4698      	mov	r8, r3
 800e160:	4606      	mov	r6, r0
 800e162:	b118      	cbz	r0, 800e16c <_vfiprintf_r+0x18>
 800e164:	6a03      	ldr	r3, [r0, #32]
 800e166:	b90b      	cbnz	r3, 800e16c <_vfiprintf_r+0x18>
 800e168:	f7fd fcf0 	bl	800bb4c <__sinit>
 800e16c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e16e:	07d9      	lsls	r1, r3, #31
 800e170:	d405      	bmi.n	800e17e <_vfiprintf_r+0x2a>
 800e172:	89ab      	ldrh	r3, [r5, #12]
 800e174:	059a      	lsls	r2, r3, #22
 800e176:	d402      	bmi.n	800e17e <_vfiprintf_r+0x2a>
 800e178:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e17a:	f7fd fe12 	bl	800bda2 <__retarget_lock_acquire_recursive>
 800e17e:	89ab      	ldrh	r3, [r5, #12]
 800e180:	071b      	lsls	r3, r3, #28
 800e182:	d501      	bpl.n	800e188 <_vfiprintf_r+0x34>
 800e184:	692b      	ldr	r3, [r5, #16]
 800e186:	b99b      	cbnz	r3, 800e1b0 <_vfiprintf_r+0x5c>
 800e188:	4629      	mov	r1, r5
 800e18a:	4630      	mov	r0, r6
 800e18c:	f000 f938 	bl	800e400 <__swsetup_r>
 800e190:	b170      	cbz	r0, 800e1b0 <_vfiprintf_r+0x5c>
 800e192:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e194:	07dc      	lsls	r4, r3, #31
 800e196:	d504      	bpl.n	800e1a2 <_vfiprintf_r+0x4e>
 800e198:	f04f 30ff 	mov.w	r0, #4294967295
 800e19c:	b01d      	add	sp, #116	@ 0x74
 800e19e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1a2:	89ab      	ldrh	r3, [r5, #12]
 800e1a4:	0598      	lsls	r0, r3, #22
 800e1a6:	d4f7      	bmi.n	800e198 <_vfiprintf_r+0x44>
 800e1a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e1aa:	f7fd fdfb 	bl	800bda4 <__retarget_lock_release_recursive>
 800e1ae:	e7f3      	b.n	800e198 <_vfiprintf_r+0x44>
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1b4:	2320      	movs	r3, #32
 800e1b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e1ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1be:	2330      	movs	r3, #48	@ 0x30
 800e1c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e370 <_vfiprintf_r+0x21c>
 800e1c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e1c8:	f04f 0901 	mov.w	r9, #1
 800e1cc:	4623      	mov	r3, r4
 800e1ce:	469a      	mov	sl, r3
 800e1d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1d4:	b10a      	cbz	r2, 800e1da <_vfiprintf_r+0x86>
 800e1d6:	2a25      	cmp	r2, #37	@ 0x25
 800e1d8:	d1f9      	bne.n	800e1ce <_vfiprintf_r+0x7a>
 800e1da:	ebba 0b04 	subs.w	fp, sl, r4
 800e1de:	d00b      	beq.n	800e1f8 <_vfiprintf_r+0xa4>
 800e1e0:	465b      	mov	r3, fp
 800e1e2:	4622      	mov	r2, r4
 800e1e4:	4629      	mov	r1, r5
 800e1e6:	4630      	mov	r0, r6
 800e1e8:	f7ff ffa2 	bl	800e130 <__sfputs_r>
 800e1ec:	3001      	adds	r0, #1
 800e1ee:	f000 80a7 	beq.w	800e340 <_vfiprintf_r+0x1ec>
 800e1f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1f4:	445a      	add	r2, fp
 800e1f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800e1f8:	f89a 3000 	ldrb.w	r3, [sl]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	f000 809f 	beq.w	800e340 <_vfiprintf_r+0x1ec>
 800e202:	2300      	movs	r3, #0
 800e204:	f04f 32ff 	mov.w	r2, #4294967295
 800e208:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e20c:	f10a 0a01 	add.w	sl, sl, #1
 800e210:	9304      	str	r3, [sp, #16]
 800e212:	9307      	str	r3, [sp, #28]
 800e214:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e218:	931a      	str	r3, [sp, #104]	@ 0x68
 800e21a:	4654      	mov	r4, sl
 800e21c:	2205      	movs	r2, #5
 800e21e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e222:	4853      	ldr	r0, [pc, #332]	@ (800e370 <_vfiprintf_r+0x21c>)
 800e224:	f7f2 f80c 	bl	8000240 <memchr>
 800e228:	9a04      	ldr	r2, [sp, #16]
 800e22a:	b9d8      	cbnz	r0, 800e264 <_vfiprintf_r+0x110>
 800e22c:	06d1      	lsls	r1, r2, #27
 800e22e:	bf44      	itt	mi
 800e230:	2320      	movmi	r3, #32
 800e232:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e236:	0713      	lsls	r3, r2, #28
 800e238:	bf44      	itt	mi
 800e23a:	232b      	movmi	r3, #43	@ 0x2b
 800e23c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e240:	f89a 3000 	ldrb.w	r3, [sl]
 800e244:	2b2a      	cmp	r3, #42	@ 0x2a
 800e246:	d015      	beq.n	800e274 <_vfiprintf_r+0x120>
 800e248:	9a07      	ldr	r2, [sp, #28]
 800e24a:	4654      	mov	r4, sl
 800e24c:	2000      	movs	r0, #0
 800e24e:	f04f 0c0a 	mov.w	ip, #10
 800e252:	4621      	mov	r1, r4
 800e254:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e258:	3b30      	subs	r3, #48	@ 0x30
 800e25a:	2b09      	cmp	r3, #9
 800e25c:	d94b      	bls.n	800e2f6 <_vfiprintf_r+0x1a2>
 800e25e:	b1b0      	cbz	r0, 800e28e <_vfiprintf_r+0x13a>
 800e260:	9207      	str	r2, [sp, #28]
 800e262:	e014      	b.n	800e28e <_vfiprintf_r+0x13a>
 800e264:	eba0 0308 	sub.w	r3, r0, r8
 800e268:	fa09 f303 	lsl.w	r3, r9, r3
 800e26c:	4313      	orrs	r3, r2
 800e26e:	9304      	str	r3, [sp, #16]
 800e270:	46a2      	mov	sl, r4
 800e272:	e7d2      	b.n	800e21a <_vfiprintf_r+0xc6>
 800e274:	9b03      	ldr	r3, [sp, #12]
 800e276:	1d19      	adds	r1, r3, #4
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	9103      	str	r1, [sp, #12]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	bfbb      	ittet	lt
 800e280:	425b      	neglt	r3, r3
 800e282:	f042 0202 	orrlt.w	r2, r2, #2
 800e286:	9307      	strge	r3, [sp, #28]
 800e288:	9307      	strlt	r3, [sp, #28]
 800e28a:	bfb8      	it	lt
 800e28c:	9204      	strlt	r2, [sp, #16]
 800e28e:	7823      	ldrb	r3, [r4, #0]
 800e290:	2b2e      	cmp	r3, #46	@ 0x2e
 800e292:	d10a      	bne.n	800e2aa <_vfiprintf_r+0x156>
 800e294:	7863      	ldrb	r3, [r4, #1]
 800e296:	2b2a      	cmp	r3, #42	@ 0x2a
 800e298:	d132      	bne.n	800e300 <_vfiprintf_r+0x1ac>
 800e29a:	9b03      	ldr	r3, [sp, #12]
 800e29c:	1d1a      	adds	r2, r3, #4
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	9203      	str	r2, [sp, #12]
 800e2a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e2a6:	3402      	adds	r4, #2
 800e2a8:	9305      	str	r3, [sp, #20]
 800e2aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e380 <_vfiprintf_r+0x22c>
 800e2ae:	7821      	ldrb	r1, [r4, #0]
 800e2b0:	2203      	movs	r2, #3
 800e2b2:	4650      	mov	r0, sl
 800e2b4:	f7f1 ffc4 	bl	8000240 <memchr>
 800e2b8:	b138      	cbz	r0, 800e2ca <_vfiprintf_r+0x176>
 800e2ba:	9b04      	ldr	r3, [sp, #16]
 800e2bc:	eba0 000a 	sub.w	r0, r0, sl
 800e2c0:	2240      	movs	r2, #64	@ 0x40
 800e2c2:	4082      	lsls	r2, r0
 800e2c4:	4313      	orrs	r3, r2
 800e2c6:	3401      	adds	r4, #1
 800e2c8:	9304      	str	r3, [sp, #16]
 800e2ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2ce:	4829      	ldr	r0, [pc, #164]	@ (800e374 <_vfiprintf_r+0x220>)
 800e2d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e2d4:	2206      	movs	r2, #6
 800e2d6:	f7f1 ffb3 	bl	8000240 <memchr>
 800e2da:	2800      	cmp	r0, #0
 800e2dc:	d03f      	beq.n	800e35e <_vfiprintf_r+0x20a>
 800e2de:	4b26      	ldr	r3, [pc, #152]	@ (800e378 <_vfiprintf_r+0x224>)
 800e2e0:	bb1b      	cbnz	r3, 800e32a <_vfiprintf_r+0x1d6>
 800e2e2:	9b03      	ldr	r3, [sp, #12]
 800e2e4:	3307      	adds	r3, #7
 800e2e6:	f023 0307 	bic.w	r3, r3, #7
 800e2ea:	3308      	adds	r3, #8
 800e2ec:	9303      	str	r3, [sp, #12]
 800e2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2f0:	443b      	add	r3, r7
 800e2f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2f4:	e76a      	b.n	800e1cc <_vfiprintf_r+0x78>
 800e2f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e2fa:	460c      	mov	r4, r1
 800e2fc:	2001      	movs	r0, #1
 800e2fe:	e7a8      	b.n	800e252 <_vfiprintf_r+0xfe>
 800e300:	2300      	movs	r3, #0
 800e302:	3401      	adds	r4, #1
 800e304:	9305      	str	r3, [sp, #20]
 800e306:	4619      	mov	r1, r3
 800e308:	f04f 0c0a 	mov.w	ip, #10
 800e30c:	4620      	mov	r0, r4
 800e30e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e312:	3a30      	subs	r2, #48	@ 0x30
 800e314:	2a09      	cmp	r2, #9
 800e316:	d903      	bls.n	800e320 <_vfiprintf_r+0x1cc>
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d0c6      	beq.n	800e2aa <_vfiprintf_r+0x156>
 800e31c:	9105      	str	r1, [sp, #20]
 800e31e:	e7c4      	b.n	800e2aa <_vfiprintf_r+0x156>
 800e320:	fb0c 2101 	mla	r1, ip, r1, r2
 800e324:	4604      	mov	r4, r0
 800e326:	2301      	movs	r3, #1
 800e328:	e7f0      	b.n	800e30c <_vfiprintf_r+0x1b8>
 800e32a:	ab03      	add	r3, sp, #12
 800e32c:	9300      	str	r3, [sp, #0]
 800e32e:	462a      	mov	r2, r5
 800e330:	4b12      	ldr	r3, [pc, #72]	@ (800e37c <_vfiprintf_r+0x228>)
 800e332:	a904      	add	r1, sp, #16
 800e334:	4630      	mov	r0, r6
 800e336:	f7fc ffd7 	bl	800b2e8 <_printf_float>
 800e33a:	4607      	mov	r7, r0
 800e33c:	1c78      	adds	r0, r7, #1
 800e33e:	d1d6      	bne.n	800e2ee <_vfiprintf_r+0x19a>
 800e340:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e342:	07d9      	lsls	r1, r3, #31
 800e344:	d405      	bmi.n	800e352 <_vfiprintf_r+0x1fe>
 800e346:	89ab      	ldrh	r3, [r5, #12]
 800e348:	059a      	lsls	r2, r3, #22
 800e34a:	d402      	bmi.n	800e352 <_vfiprintf_r+0x1fe>
 800e34c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e34e:	f7fd fd29 	bl	800bda4 <__retarget_lock_release_recursive>
 800e352:	89ab      	ldrh	r3, [r5, #12]
 800e354:	065b      	lsls	r3, r3, #25
 800e356:	f53f af1f 	bmi.w	800e198 <_vfiprintf_r+0x44>
 800e35a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e35c:	e71e      	b.n	800e19c <_vfiprintf_r+0x48>
 800e35e:	ab03      	add	r3, sp, #12
 800e360:	9300      	str	r3, [sp, #0]
 800e362:	462a      	mov	r2, r5
 800e364:	4b05      	ldr	r3, [pc, #20]	@ (800e37c <_vfiprintf_r+0x228>)
 800e366:	a904      	add	r1, sp, #16
 800e368:	4630      	mov	r0, r6
 800e36a:	f7fd fa45 	bl	800b7f8 <_printf_i>
 800e36e:	e7e4      	b.n	800e33a <_vfiprintf_r+0x1e6>
 800e370:	0800e888 	.word	0x0800e888
 800e374:	0800e892 	.word	0x0800e892
 800e378:	0800b2e9 	.word	0x0800b2e9
 800e37c:	0800e131 	.word	0x0800e131
 800e380:	0800e88e 	.word	0x0800e88e

0800e384 <__swbuf_r>:
 800e384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e386:	460e      	mov	r6, r1
 800e388:	4614      	mov	r4, r2
 800e38a:	4605      	mov	r5, r0
 800e38c:	b118      	cbz	r0, 800e396 <__swbuf_r+0x12>
 800e38e:	6a03      	ldr	r3, [r0, #32]
 800e390:	b90b      	cbnz	r3, 800e396 <__swbuf_r+0x12>
 800e392:	f7fd fbdb 	bl	800bb4c <__sinit>
 800e396:	69a3      	ldr	r3, [r4, #24]
 800e398:	60a3      	str	r3, [r4, #8]
 800e39a:	89a3      	ldrh	r3, [r4, #12]
 800e39c:	071a      	lsls	r2, r3, #28
 800e39e:	d501      	bpl.n	800e3a4 <__swbuf_r+0x20>
 800e3a0:	6923      	ldr	r3, [r4, #16]
 800e3a2:	b943      	cbnz	r3, 800e3b6 <__swbuf_r+0x32>
 800e3a4:	4621      	mov	r1, r4
 800e3a6:	4628      	mov	r0, r5
 800e3a8:	f000 f82a 	bl	800e400 <__swsetup_r>
 800e3ac:	b118      	cbz	r0, 800e3b6 <__swbuf_r+0x32>
 800e3ae:	f04f 37ff 	mov.w	r7, #4294967295
 800e3b2:	4638      	mov	r0, r7
 800e3b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3b6:	6823      	ldr	r3, [r4, #0]
 800e3b8:	6922      	ldr	r2, [r4, #16]
 800e3ba:	1a98      	subs	r0, r3, r2
 800e3bc:	6963      	ldr	r3, [r4, #20]
 800e3be:	b2f6      	uxtb	r6, r6
 800e3c0:	4283      	cmp	r3, r0
 800e3c2:	4637      	mov	r7, r6
 800e3c4:	dc05      	bgt.n	800e3d2 <__swbuf_r+0x4e>
 800e3c6:	4621      	mov	r1, r4
 800e3c8:	4628      	mov	r0, r5
 800e3ca:	f7ff fdc7 	bl	800df5c <_fflush_r>
 800e3ce:	2800      	cmp	r0, #0
 800e3d0:	d1ed      	bne.n	800e3ae <__swbuf_r+0x2a>
 800e3d2:	68a3      	ldr	r3, [r4, #8]
 800e3d4:	3b01      	subs	r3, #1
 800e3d6:	60a3      	str	r3, [r4, #8]
 800e3d8:	6823      	ldr	r3, [r4, #0]
 800e3da:	1c5a      	adds	r2, r3, #1
 800e3dc:	6022      	str	r2, [r4, #0]
 800e3de:	701e      	strb	r6, [r3, #0]
 800e3e0:	6962      	ldr	r2, [r4, #20]
 800e3e2:	1c43      	adds	r3, r0, #1
 800e3e4:	429a      	cmp	r2, r3
 800e3e6:	d004      	beq.n	800e3f2 <__swbuf_r+0x6e>
 800e3e8:	89a3      	ldrh	r3, [r4, #12]
 800e3ea:	07db      	lsls	r3, r3, #31
 800e3ec:	d5e1      	bpl.n	800e3b2 <__swbuf_r+0x2e>
 800e3ee:	2e0a      	cmp	r6, #10
 800e3f0:	d1df      	bne.n	800e3b2 <__swbuf_r+0x2e>
 800e3f2:	4621      	mov	r1, r4
 800e3f4:	4628      	mov	r0, r5
 800e3f6:	f7ff fdb1 	bl	800df5c <_fflush_r>
 800e3fa:	2800      	cmp	r0, #0
 800e3fc:	d0d9      	beq.n	800e3b2 <__swbuf_r+0x2e>
 800e3fe:	e7d6      	b.n	800e3ae <__swbuf_r+0x2a>

0800e400 <__swsetup_r>:
 800e400:	b538      	push	{r3, r4, r5, lr}
 800e402:	4b29      	ldr	r3, [pc, #164]	@ (800e4a8 <__swsetup_r+0xa8>)
 800e404:	4605      	mov	r5, r0
 800e406:	6818      	ldr	r0, [r3, #0]
 800e408:	460c      	mov	r4, r1
 800e40a:	b118      	cbz	r0, 800e414 <__swsetup_r+0x14>
 800e40c:	6a03      	ldr	r3, [r0, #32]
 800e40e:	b90b      	cbnz	r3, 800e414 <__swsetup_r+0x14>
 800e410:	f7fd fb9c 	bl	800bb4c <__sinit>
 800e414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e418:	0719      	lsls	r1, r3, #28
 800e41a:	d422      	bmi.n	800e462 <__swsetup_r+0x62>
 800e41c:	06da      	lsls	r2, r3, #27
 800e41e:	d407      	bmi.n	800e430 <__swsetup_r+0x30>
 800e420:	2209      	movs	r2, #9
 800e422:	602a      	str	r2, [r5, #0]
 800e424:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e428:	81a3      	strh	r3, [r4, #12]
 800e42a:	f04f 30ff 	mov.w	r0, #4294967295
 800e42e:	e033      	b.n	800e498 <__swsetup_r+0x98>
 800e430:	0758      	lsls	r0, r3, #29
 800e432:	d512      	bpl.n	800e45a <__swsetup_r+0x5a>
 800e434:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e436:	b141      	cbz	r1, 800e44a <__swsetup_r+0x4a>
 800e438:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e43c:	4299      	cmp	r1, r3
 800e43e:	d002      	beq.n	800e446 <__swsetup_r+0x46>
 800e440:	4628      	mov	r0, r5
 800e442:	f7fe faaf 	bl	800c9a4 <_free_r>
 800e446:	2300      	movs	r3, #0
 800e448:	6363      	str	r3, [r4, #52]	@ 0x34
 800e44a:	89a3      	ldrh	r3, [r4, #12]
 800e44c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e450:	81a3      	strh	r3, [r4, #12]
 800e452:	2300      	movs	r3, #0
 800e454:	6063      	str	r3, [r4, #4]
 800e456:	6923      	ldr	r3, [r4, #16]
 800e458:	6023      	str	r3, [r4, #0]
 800e45a:	89a3      	ldrh	r3, [r4, #12]
 800e45c:	f043 0308 	orr.w	r3, r3, #8
 800e460:	81a3      	strh	r3, [r4, #12]
 800e462:	6923      	ldr	r3, [r4, #16]
 800e464:	b94b      	cbnz	r3, 800e47a <__swsetup_r+0x7a>
 800e466:	89a3      	ldrh	r3, [r4, #12]
 800e468:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e46c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e470:	d003      	beq.n	800e47a <__swsetup_r+0x7a>
 800e472:	4621      	mov	r1, r4
 800e474:	4628      	mov	r0, r5
 800e476:	f000 f883 	bl	800e580 <__smakebuf_r>
 800e47a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e47e:	f013 0201 	ands.w	r2, r3, #1
 800e482:	d00a      	beq.n	800e49a <__swsetup_r+0x9a>
 800e484:	2200      	movs	r2, #0
 800e486:	60a2      	str	r2, [r4, #8]
 800e488:	6962      	ldr	r2, [r4, #20]
 800e48a:	4252      	negs	r2, r2
 800e48c:	61a2      	str	r2, [r4, #24]
 800e48e:	6922      	ldr	r2, [r4, #16]
 800e490:	b942      	cbnz	r2, 800e4a4 <__swsetup_r+0xa4>
 800e492:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e496:	d1c5      	bne.n	800e424 <__swsetup_r+0x24>
 800e498:	bd38      	pop	{r3, r4, r5, pc}
 800e49a:	0799      	lsls	r1, r3, #30
 800e49c:	bf58      	it	pl
 800e49e:	6962      	ldrpl	r2, [r4, #20]
 800e4a0:	60a2      	str	r2, [r4, #8]
 800e4a2:	e7f4      	b.n	800e48e <__swsetup_r+0x8e>
 800e4a4:	2000      	movs	r0, #0
 800e4a6:	e7f7      	b.n	800e498 <__swsetup_r+0x98>
 800e4a8:	200001e0 	.word	0x200001e0

0800e4ac <_raise_r>:
 800e4ac:	291f      	cmp	r1, #31
 800e4ae:	b538      	push	{r3, r4, r5, lr}
 800e4b0:	4605      	mov	r5, r0
 800e4b2:	460c      	mov	r4, r1
 800e4b4:	d904      	bls.n	800e4c0 <_raise_r+0x14>
 800e4b6:	2316      	movs	r3, #22
 800e4b8:	6003      	str	r3, [r0, #0]
 800e4ba:	f04f 30ff 	mov.w	r0, #4294967295
 800e4be:	bd38      	pop	{r3, r4, r5, pc}
 800e4c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e4c2:	b112      	cbz	r2, 800e4ca <_raise_r+0x1e>
 800e4c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e4c8:	b94b      	cbnz	r3, 800e4de <_raise_r+0x32>
 800e4ca:	4628      	mov	r0, r5
 800e4cc:	f000 f830 	bl	800e530 <_getpid_r>
 800e4d0:	4622      	mov	r2, r4
 800e4d2:	4601      	mov	r1, r0
 800e4d4:	4628      	mov	r0, r5
 800e4d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4da:	f000 b817 	b.w	800e50c <_kill_r>
 800e4de:	2b01      	cmp	r3, #1
 800e4e0:	d00a      	beq.n	800e4f8 <_raise_r+0x4c>
 800e4e2:	1c59      	adds	r1, r3, #1
 800e4e4:	d103      	bne.n	800e4ee <_raise_r+0x42>
 800e4e6:	2316      	movs	r3, #22
 800e4e8:	6003      	str	r3, [r0, #0]
 800e4ea:	2001      	movs	r0, #1
 800e4ec:	e7e7      	b.n	800e4be <_raise_r+0x12>
 800e4ee:	2100      	movs	r1, #0
 800e4f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e4f4:	4620      	mov	r0, r4
 800e4f6:	4798      	blx	r3
 800e4f8:	2000      	movs	r0, #0
 800e4fa:	e7e0      	b.n	800e4be <_raise_r+0x12>

0800e4fc <raise>:
 800e4fc:	4b02      	ldr	r3, [pc, #8]	@ (800e508 <raise+0xc>)
 800e4fe:	4601      	mov	r1, r0
 800e500:	6818      	ldr	r0, [r3, #0]
 800e502:	f7ff bfd3 	b.w	800e4ac <_raise_r>
 800e506:	bf00      	nop
 800e508:	200001e0 	.word	0x200001e0

0800e50c <_kill_r>:
 800e50c:	b538      	push	{r3, r4, r5, lr}
 800e50e:	4d07      	ldr	r5, [pc, #28]	@ (800e52c <_kill_r+0x20>)
 800e510:	2300      	movs	r3, #0
 800e512:	4604      	mov	r4, r0
 800e514:	4608      	mov	r0, r1
 800e516:	4611      	mov	r1, r2
 800e518:	602b      	str	r3, [r5, #0]
 800e51a:	f7f4 fccf 	bl	8002ebc <_kill>
 800e51e:	1c43      	adds	r3, r0, #1
 800e520:	d102      	bne.n	800e528 <_kill_r+0x1c>
 800e522:	682b      	ldr	r3, [r5, #0]
 800e524:	b103      	cbz	r3, 800e528 <_kill_r+0x1c>
 800e526:	6023      	str	r3, [r4, #0]
 800e528:	bd38      	pop	{r3, r4, r5, pc}
 800e52a:	bf00      	nop
 800e52c:	20000cbc 	.word	0x20000cbc

0800e530 <_getpid_r>:
 800e530:	f7f4 bcbc 	b.w	8002eac <_getpid>

0800e534 <__swhatbuf_r>:
 800e534:	b570      	push	{r4, r5, r6, lr}
 800e536:	460c      	mov	r4, r1
 800e538:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e53c:	2900      	cmp	r1, #0
 800e53e:	b096      	sub	sp, #88	@ 0x58
 800e540:	4615      	mov	r5, r2
 800e542:	461e      	mov	r6, r3
 800e544:	da0d      	bge.n	800e562 <__swhatbuf_r+0x2e>
 800e546:	89a3      	ldrh	r3, [r4, #12]
 800e548:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e54c:	f04f 0100 	mov.w	r1, #0
 800e550:	bf14      	ite	ne
 800e552:	2340      	movne	r3, #64	@ 0x40
 800e554:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e558:	2000      	movs	r0, #0
 800e55a:	6031      	str	r1, [r6, #0]
 800e55c:	602b      	str	r3, [r5, #0]
 800e55e:	b016      	add	sp, #88	@ 0x58
 800e560:	bd70      	pop	{r4, r5, r6, pc}
 800e562:	466a      	mov	r2, sp
 800e564:	f000 f848 	bl	800e5f8 <_fstat_r>
 800e568:	2800      	cmp	r0, #0
 800e56a:	dbec      	blt.n	800e546 <__swhatbuf_r+0x12>
 800e56c:	9901      	ldr	r1, [sp, #4]
 800e56e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e572:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e576:	4259      	negs	r1, r3
 800e578:	4159      	adcs	r1, r3
 800e57a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e57e:	e7eb      	b.n	800e558 <__swhatbuf_r+0x24>

0800e580 <__smakebuf_r>:
 800e580:	898b      	ldrh	r3, [r1, #12]
 800e582:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e584:	079d      	lsls	r5, r3, #30
 800e586:	4606      	mov	r6, r0
 800e588:	460c      	mov	r4, r1
 800e58a:	d507      	bpl.n	800e59c <__smakebuf_r+0x1c>
 800e58c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e590:	6023      	str	r3, [r4, #0]
 800e592:	6123      	str	r3, [r4, #16]
 800e594:	2301      	movs	r3, #1
 800e596:	6163      	str	r3, [r4, #20]
 800e598:	b003      	add	sp, #12
 800e59a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e59c:	ab01      	add	r3, sp, #4
 800e59e:	466a      	mov	r2, sp
 800e5a0:	f7ff ffc8 	bl	800e534 <__swhatbuf_r>
 800e5a4:	9f00      	ldr	r7, [sp, #0]
 800e5a6:	4605      	mov	r5, r0
 800e5a8:	4639      	mov	r1, r7
 800e5aa:	4630      	mov	r0, r6
 800e5ac:	f7fe fda8 	bl	800d100 <_malloc_r>
 800e5b0:	b948      	cbnz	r0, 800e5c6 <__smakebuf_r+0x46>
 800e5b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5b6:	059a      	lsls	r2, r3, #22
 800e5b8:	d4ee      	bmi.n	800e598 <__smakebuf_r+0x18>
 800e5ba:	f023 0303 	bic.w	r3, r3, #3
 800e5be:	f043 0302 	orr.w	r3, r3, #2
 800e5c2:	81a3      	strh	r3, [r4, #12]
 800e5c4:	e7e2      	b.n	800e58c <__smakebuf_r+0xc>
 800e5c6:	89a3      	ldrh	r3, [r4, #12]
 800e5c8:	6020      	str	r0, [r4, #0]
 800e5ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5ce:	81a3      	strh	r3, [r4, #12]
 800e5d0:	9b01      	ldr	r3, [sp, #4]
 800e5d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e5d6:	b15b      	cbz	r3, 800e5f0 <__smakebuf_r+0x70>
 800e5d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e5dc:	4630      	mov	r0, r6
 800e5de:	f000 f81d 	bl	800e61c <_isatty_r>
 800e5e2:	b128      	cbz	r0, 800e5f0 <__smakebuf_r+0x70>
 800e5e4:	89a3      	ldrh	r3, [r4, #12]
 800e5e6:	f023 0303 	bic.w	r3, r3, #3
 800e5ea:	f043 0301 	orr.w	r3, r3, #1
 800e5ee:	81a3      	strh	r3, [r4, #12]
 800e5f0:	89a3      	ldrh	r3, [r4, #12]
 800e5f2:	431d      	orrs	r5, r3
 800e5f4:	81a5      	strh	r5, [r4, #12]
 800e5f6:	e7cf      	b.n	800e598 <__smakebuf_r+0x18>

0800e5f8 <_fstat_r>:
 800e5f8:	b538      	push	{r3, r4, r5, lr}
 800e5fa:	4d07      	ldr	r5, [pc, #28]	@ (800e618 <_fstat_r+0x20>)
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	4604      	mov	r4, r0
 800e600:	4608      	mov	r0, r1
 800e602:	4611      	mov	r1, r2
 800e604:	602b      	str	r3, [r5, #0]
 800e606:	f7f4 fcb9 	bl	8002f7c <_fstat>
 800e60a:	1c43      	adds	r3, r0, #1
 800e60c:	d102      	bne.n	800e614 <_fstat_r+0x1c>
 800e60e:	682b      	ldr	r3, [r5, #0]
 800e610:	b103      	cbz	r3, 800e614 <_fstat_r+0x1c>
 800e612:	6023      	str	r3, [r4, #0]
 800e614:	bd38      	pop	{r3, r4, r5, pc}
 800e616:	bf00      	nop
 800e618:	20000cbc 	.word	0x20000cbc

0800e61c <_isatty_r>:
 800e61c:	b538      	push	{r3, r4, r5, lr}
 800e61e:	4d06      	ldr	r5, [pc, #24]	@ (800e638 <_isatty_r+0x1c>)
 800e620:	2300      	movs	r3, #0
 800e622:	4604      	mov	r4, r0
 800e624:	4608      	mov	r0, r1
 800e626:	602b      	str	r3, [r5, #0]
 800e628:	f7f4 fcb8 	bl	8002f9c <_isatty>
 800e62c:	1c43      	adds	r3, r0, #1
 800e62e:	d102      	bne.n	800e636 <_isatty_r+0x1a>
 800e630:	682b      	ldr	r3, [r5, #0]
 800e632:	b103      	cbz	r3, 800e636 <_isatty_r+0x1a>
 800e634:	6023      	str	r3, [r4, #0]
 800e636:	bd38      	pop	{r3, r4, r5, pc}
 800e638:	20000cbc 	.word	0x20000cbc

0800e63c <_init>:
 800e63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e63e:	bf00      	nop
 800e640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e642:	bc08      	pop	{r3}
 800e644:	469e      	mov	lr, r3
 800e646:	4770      	bx	lr

0800e648 <_fini>:
 800e648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e64a:	bf00      	nop
 800e64c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e64e:	bc08      	pop	{r3}
 800e650:	469e      	mov	lr, r3
 800e652:	4770      	bx	lr
