<profile>

<section name = "Vitis HLS Report for 'B_IO_L3_in_x0'" level="0">
<item name = "Date">Thu Sep 15 14:03:27 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6215, 6215, 20.715 us, 20.715 us, 6215, 6215, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- B_IO_L3_in_x0_loop_1">6144, 6144, 6, -, -, 1024, no</column>
<column name=" + B_IO_L3_in_x0_loop_2">2, 2, 1, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 51, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 423, -</column>
<column name="Register">-, -, 1182, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_fu_166_p2">+, 0, 0, 9, 2, 1</column>
<column name="i_V_4_fu_154_p2">+, 0, 0, 18, 11, 1</column>
<column name="ap_block_state75">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln878_4_fu_172_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln878_fu_160_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="B_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">351, 76, 1, 76</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_B_local_out_blk_n">9, 2, 1, 2</column>
<column name="gmem_B_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_B_blk_n_R">9, 2, 1, 2</column>
<column name="i_V_reg_103">9, 2, 11, 22</column>
<column name="p_V_reg_114">9, 2, 2, 4</column>
<column name="p_Val2_s_reg_125">9, 2, 512, 1024</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">75, 0, 75, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_V_4_reg_208">11, 0, 11, 0</column>
<column name="i_V_reg_103">11, 0, 11, 0</column>
<column name="mem_data_V_reg_216">512, 0, 512, 0</column>
<column name="p_V_reg_114">2, 0, 2, 0</column>
<column name="p_Val2_s_reg_125">512, 0, 512, 0</column>
<column name="trunc_ln_reg_197">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, B_IO_L3_in_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, B_IO_L3_in_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, B_IO_L3_in_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, B_IO_L3_in_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, B_IO_L3_in_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, B_IO_L3_in_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, B_IO_L3_in_x0, return value</column>
<column name="m_axi_gmem_B_AWVALID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWREADY">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWADDR">out, 64, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWLEN">out, 32, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWSIZE">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWBURST">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWLOCK">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWCACHE">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWPROT">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWQOS">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWREGION">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_AWUSER">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WVALID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WREADY">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WDATA">out, 512, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WSTRB">out, 64, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WLAST">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_WUSER">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARVALID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARREADY">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARADDR">out, 64, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARID">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARLEN">out, 32, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARSIZE">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARBURST">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARLOCK">out, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARCACHE">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARPROT">out, 3, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARQOS">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARREGION">out, 4, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_ARUSER">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RVALID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RREADY">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RDATA">in, 512, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RLAST">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RUSER">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_RRESP">in, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BVALID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BREADY">out, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BRESP">in, 2, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BID">in, 1, m_axi, gmem_B, pointer</column>
<column name="m_axi_gmem_B_BUSER">in, 1, m_axi, gmem_B, pointer</column>
<column name="fifo_B_local_out_din">out, 256, ap_fifo, fifo_B_local_out, pointer</column>
<column name="fifo_B_local_out_full_n">in, 1, ap_fifo, fifo_B_local_out, pointer</column>
<column name="fifo_B_local_out_write">out, 1, ap_fifo, fifo_B_local_out, pointer</column>
<column name="B_dout">in, 64, ap_fifo, B, pointer</column>
<column name="B_empty_n">in, 1, ap_fifo, B, pointer</column>
<column name="B_read">out, 1, ap_fifo, B, pointer</column>
</table>
</item>
</section>
</profile>
