m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai2/BinToDecDecoder/simulation/modelsim
vBinToDecDecoder
Z1 !s110 1702258156
!i10b 1
!s100 45o`hOAhB^MPOaalDl;2i3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
ITDX?AgiG9M2kHna?NmIbk0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1702038144
Z5 8BinToDecDecoder.vo
Z6 FBinToDecDecoder.vo
!i122 0
L0 32 450
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1702258155.000000
Z9 !s107 BinToDecDecoder.vo|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|BinToDecDecoder.vo|
!i113 1
Z11 o-vlog01compat -work work
Z12 !s92 -vlog01compat -work work +incdir+.
Z13 tCvgOpt 0
n@bin@to@dec@decoder
vBinToDecDecoder_vlg_tst
!s110 1702258157
!i10b 1
!s100 8b2k`>N39nXV9i=Hab86S3
R2
IefEgF78=:aB0M;ZRLb0NH0
R3
R0
w1702038028
8/share_desktop/fpga/FPGA2023/kadai2/BinToDecDecoder/simulation/modelsim/BinToDecDecoderTest.vt
F/share_desktop/fpga/FPGA2023/kadai2/BinToDecDecoder/simulation/modelsim/BinToDecDecoderTest.vt
!i122 1
L0 29 55
R7
r1
!s85 0
31
!s108 1702258157.000000
!s107 /share_desktop/fpga/FPGA2023/kadai2/BinToDecDecoder/simulation/modelsim/BinToDecDecoderTest.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/share_desktop/fpga/FPGA2023/kadai2/BinToDecDecoder/simulation/modelsim|/share_desktop/fpga/FPGA2023/kadai2/BinToDecDecoder/simulation/modelsim/BinToDecDecoderTest.vt|
!i113 1
R11
!s92 -vlog01compat -work work +incdir+/share_desktop/fpga/FPGA2023/kadai2/BinToDecDecoder/simulation/modelsim
R13
n@bin@to@dec@decoder_vlg_tst
vhard_block
R1
!i10b 1
!s100 JfMU7][S1k^=NY<eJSHCP3
R2
IHQRKZfWlBMFG5;5IRVk743
R3
R0
R4
R5
R6
!i122 0
L0 483 34
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
