#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 19 17:43:31 2019
# Process ID: 20044
# Current directory: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8424 D:\FPGA_WORKSPACES\FPGA_Final_Project\FPGA__Proj\HDMI_game_project\HDMI_game_project.xpr
# Log file: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/vivado.log
# Journal file: D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA_WORKSPACES/FPGA_Final_Project/FPGA__Proj/HDMI_game_project/HDMI_game_project.srcs/sources_1/bd/Testing_HDMI/Testing_HDMI.bd}
update_ip_catalog -rebuild
set_property  ip_repo_paths  d:/FPGA_WORKSPACES/Vivado_HLS/hls_multiplier/solution1/impl/ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/FPGA_WORKSPACES/Vivado_HLS/hls_multiplier/solution1/impl/ip D:/FPGA_WORKSPACES/FPGA_Final_Project/Interface/solution1/impl/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/FPGA_WORKSPACES/Vivado_HLS/hls_multiplier/solution1/impl/ip d:/FPGA_WORKSPACES/FPGA_Final_Project/Interface/solution1/impl/ip D:/FPGA_WORKSPACES/Vivado_HLS/Interface/solution1/impl/ip} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Interface:1.0 Interface_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (25 MHz)" }  [get_bd_pins Interface_0/ap_clk]
set_property location {1.5 273 510} [get_bd_cells Interface_0]
undo
undo
set_property location {2.5 590 617} [get_bd_cells Interface_0]
set_property location {2 517 418} [get_bd_cells Interface_0]
import_files -norecurse D:/FPGA_WORKSPACES/FPGA_Rush_Ref/Debounce/Clean_button.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clean_button clean_button_0
set_property location {1.5 160 263} [get_bd_cells clean_button_0]
save_bd_design
