// Seed: 3531527543
module module_0 ();
  logic id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    output tri0 id_3[1 : -1 'b0],
    output wand id_4,
    input supply1 id_5,
    output wire id_6,
    output wand id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10
);
  logic id_12;
  assign id_12 = 1'b0;
  parameter id_13 = -1'b0;
  module_0 modCall_1 ();
  assign id_12 = id_2;
  logic id_14;
endmodule
