<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pci › msi-octeon.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>msi-octeon.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2009, 2010 Cavium Networks</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/msi.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/octeon.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-npi-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-pci-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-npei-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-pexp-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/pci-octeon.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Each bit in msi_free_irq_bitmask represents a MSI interrupt that is</span>
<span class="cm"> * in use.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="n">msi_free_irq_bitmask</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

<span class="cm">/*</span>
<span class="cm"> * Each bit in msi_multiple_irq_bitmask tells that the device using</span>
<span class="cm"> * this bit in msi_free_irq_bitmask is also using the next bit. This</span>
<span class="cm"> * is used so we can disable all of the MSI interrupts when a device</span>
<span class="cm"> * uses multiple.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="n">msi_multiple_irq_bitmask</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

<span class="cm">/*</span>
<span class="cm"> * This lock controls updates to msi_free_irq_bitmask and</span>
<span class="cm"> * msi_multiple_irq_bitmask.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">msi_free_irq_bitmask_lock</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Number of MSI IRQs used. This variable is set up in</span>
<span class="cm"> * the module init time.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">msi_irq_size</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * Called when a driver request MSI interrupts instead of the</span>
<span class="cm"> * legacy INT A-D. This routine will allocate multiple interrupts</span>
<span class="cm"> * for MSI devices that support them. A device can override this by</span>
<span class="cm"> * programming the MSI control bits [6:4] before calling</span>
<span class="cm"> * pci_enable_msi().</span>
<span class="cm"> *</span>
<span class="cm"> * @dev:    Device requesting MSI interrupts</span>
<span class="cm"> * @desc:   MSI descriptor</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">arch_setup_msi_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msi_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msi_msg</span> <span class="n">msg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">control</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">configured_private_bits</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">request_private_bits</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_step</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">search_mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Read the MSI config to figure out how many IRQs this device</span>
<span class="cm">	 * wants.  Most devices only want 1, which will give</span>
<span class="cm">	 * configured_private_bits and request_private_bits equal 0.</span>
<span class="cm">	 */</span>
	<span class="n">pci_read_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">msi_attrib</span><span class="p">.</span><span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_MSI_FLAGS</span><span class="p">,</span>
			     <span class="o">&amp;</span><span class="n">control</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the number of private bits has been configured then use</span>
<span class="cm">	 * that value instead of the requested number. This gives the</span>
<span class="cm">	 * driver the chance to override the number of interrupts</span>
<span class="cm">	 * before calling pci_enable_msi().</span>
<span class="cm">	 */</span>
	<span class="n">configured_private_bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">control</span> <span class="o">&amp;</span> <span class="n">PCI_MSI_FLAGS_QSIZE</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">configured_private_bits</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Nothing is configured, so use the hardware requested size */</span>
		<span class="n">request_private_bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">control</span> <span class="o">&amp;</span> <span class="n">PCI_MSI_FLAGS_QMASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Use the number of configured bits, assuming the</span>
<span class="cm">		 * driver wanted to override the hardware request</span>
<span class="cm">		 * value.</span>
<span class="cm">		 */</span>
		<span class="n">request_private_bits</span> <span class="o">=</span> <span class="n">configured_private_bits</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * The PCI 2.3 spec mandates that there are at most 32</span>
<span class="cm">	 * interrupts. If this device asks for more, only give it one.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_private_bits</span> <span class="o">&gt;</span> <span class="mi">5</span><span class="p">)</span>
		<span class="n">request_private_bits</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">try_only_one:</span>
	<span class="cm">/*</span>
<span class="cm">	 * The IRQs have to be aligned on a power of two based on the</span>
<span class="cm">	 * number being requested.</span>
<span class="cm">	 */</span>
	<span class="n">irq_step</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">request_private_bits</span><span class="p">;</span>

	<span class="cm">/* Mask with one bit for each IRQ */</span>
	<span class="n">search_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq_step</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We&#39;re going to search msi_free_irq_bitmask_lock for zero</span>
<span class="cm">	 * bits. This represents an MSI interrupt number that isn&#39;t in</span>
<span class="cm">	 * use.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msi_free_irq_bitmask_lock</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="n">msi_irq_size</span><span class="o">/</span><span class="mi">64</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">irq</span> <span class="o">+=</span> <span class="n">irq_step</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">msi_free_irq_bitmask</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">search_mask</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">msi_free_irq_bitmask</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">|=</span> <span class="n">search_mask</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
				<span class="n">msi_multiple_irq_bitmask</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">search_mask</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">msi_irq_allocated</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="nl">msi_irq_allocated:</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msi_free_irq_bitmask_lock</span><span class="p">);</span>

	<span class="cm">/* Make sure the search for available interrupts didn&#39;t fail */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">64</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">request_private_bits</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;arch_setup_msi_irq: Unable to find %d free interrupts, trying just one&quot;</span><span class="p">,</span>
			       <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">request_private_bits</span><span class="p">);</span>
			<span class="n">request_private_bits</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">try_only_one</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;arch_setup_msi_irq: Unable to find a free MSI interrupt&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* MSI interrupts start at logical IRQ OCTEON_IRQ_MSI_BIT0 */</span>
	<span class="n">irq</span> <span class="o">+=</span> <span class="n">index</span><span class="o">*</span><span class="mi">64</span><span class="p">;</span>
	<span class="n">irq</span> <span class="o">+=</span> <span class="n">OCTEON_IRQ_MSI_BIT0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">octeon_dma_bar_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">OCTEON_DMA_BAR_TYPE_SMALL</span>:
		<span class="cm">/* When not using big bar, Bar 0 is based at 128MB */</span>
		<span class="n">msg</span><span class="p">.</span><span class="n">address_lo</span> <span class="o">=</span>
			<span class="p">((</span><span class="mi">128ul</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">+</span> <span class="n">CVMX_PCI_MSI_RCV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="n">msg</span><span class="p">.</span><span class="n">address_hi</span> <span class="o">=</span> <span class="p">((</span><span class="mi">128ul</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">+</span> <span class="n">CVMX_PCI_MSI_RCV</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OCTEON_DMA_BAR_TYPE_BIG</span>:
		<span class="cm">/* When using big bar, Bar 0 is based at 0 */</span>
		<span class="n">msg</span><span class="p">.</span><span class="n">address_lo</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">+</span> <span class="n">CVMX_PCI_MSI_RCV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="n">msg</span><span class="p">.</span><span class="n">address_hi</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">+</span> <span class="n">CVMX_PCI_MSI_RCV</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">OCTEON_DMA_BAR_TYPE_PCIE</span>:
		<span class="cm">/* When using PCIe, Bar 0 is based at 0 */</span>
		<span class="cm">/* FIXME CVMX_NPEI_MSI_RCV* other than 0? */</span>
		<span class="n">msg</span><span class="p">.</span><span class="n">address_lo</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">+</span> <span class="n">CVMX_NPEI_PCIE_MSI_RCV</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="n">msg</span><span class="p">.</span><span class="n">address_hi</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">+</span> <span class="n">CVMX_NPEI_PCIE_MSI_RCV</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;arch_setup_msi_irq: Invalid octeon_dma_bar_type&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">msg</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">-</span> <span class="n">OCTEON_IRQ_MSI_BIT0</span><span class="p">;</span>

	<span class="cm">/* Update the number of IRQs the device has available to it */</span>
	<span class="n">control</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_MSI_FLAGS_QSIZE</span><span class="p">;</span>
	<span class="n">control</span> <span class="o">|=</span> <span class="n">request_private_bits</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">msi_attrib</span><span class="p">.</span><span class="n">pos</span> <span class="o">+</span> <span class="n">PCI_MSI_FLAGS</span><span class="p">,</span>
			      <span class="n">control</span><span class="p">);</span>

	<span class="n">irq_set_msi_desc</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>
	<span class="n">write_msi_msg</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">arch_setup_msi_irqs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nvec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msi_desc</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * MSI-X is not supported.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">PCI_CAP_ID_MSIX</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If an architecture wants to support multiple MSI, it needs to</span>
<span class="cm">	 * override arch_setup_msi_irqs()</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">PCI_CAP_ID_MSI</span> <span class="o">&amp;&amp;</span> <span class="n">nvec</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">msi_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">arch_setup_msi_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">entry</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Called when a device no longer needs its MSI interrupts. All</span>
<span class="cm"> * MSI interrupts for the device are freed.</span>
<span class="cm"> *</span>
<span class="cm"> * @irq:    The devices first irq number. There may be multple in sequence.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">arch_teardown_msi_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">number_irqs</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">bitmask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">OCTEON_IRQ_MSI_BIT0</span><span class="p">)</span>
		<span class="o">||</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;</span> <span class="n">msi_irq_size</span> <span class="o">+</span> <span class="n">OCTEON_IRQ_MSI_BIT0</span><span class="p">))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;arch_teardown_msi_irq: Attempted to teardown illegal &quot;</span>
		      <span class="s">&quot;MSI interrupt (%d)&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>

	<span class="n">irq</span> <span class="o">-=</span> <span class="n">OCTEON_IRQ_MSI_BIT0</span><span class="p">;</span>
	<span class="n">index</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">/</span> <span class="mi">64</span><span class="p">;</span>
	<span class="n">irq0</span> <span class="o">=</span> <span class="n">irq</span> <span class="o">%</span> <span class="mi">64</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Count the number of IRQs we need to free by looking at the</span>
<span class="cm">	 * msi_multiple_irq_bitmask. Each bit set means that the next</span>
<span class="cm">	 * IRQ is also owned by this device.</span>
<span class="cm">	 */</span>
	<span class="n">number_irqs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">irq0</span> <span class="o">+</span> <span class="n">number_irqs</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	       <span class="p">(</span><span class="n">msi_multiple_irq_bitmask</span><span class="p">[</span><span class="n">index</span><span class="p">]</span>
		<span class="o">&amp;</span> <span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq0</span> <span class="o">+</span> <span class="n">number_irqs</span><span class="p">))))</span>
		<span class="n">number_irqs</span><span class="o">++</span><span class="p">;</span>
	<span class="n">number_irqs</span><span class="o">++</span><span class="p">;</span>
	<span class="cm">/* Mask with one bit for each IRQ */</span>
	<span class="n">bitmask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">number_irqs</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* Shift the mask to the correct bit location */</span>
	<span class="n">bitmask</span> <span class="o">&lt;&lt;=</span> <span class="n">irq0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">msi_free_irq_bitmask</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="o">!=</span> <span class="n">bitmask</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;arch_teardown_msi_irq: Attempted to teardown MSI &quot;</span>
		      <span class="s">&quot;interrupt (%d) not in use&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>

	<span class="cm">/* Checks are done, update the in use bitmask */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msi_free_irq_bitmask_lock</span><span class="p">);</span>
	<span class="n">msi_free_irq_bitmask</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bitmask</span><span class="p">;</span>
	<span class="n">msi_multiple_irq_bitmask</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bitmask</span><span class="p">;</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msi_free_irq_bitmask_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">octeon_irq_msi_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">msi_rcv_reg</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="k">static</span> <span class="n">u64</span> <span class="n">mis_ena_reg</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_msi_enable_pcie</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">en</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">msi_number</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">OCTEON_IRQ_MSI_BIT0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_index</span> <span class="o">=</span> <span class="n">msi_number</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_bit</span> <span class="o">=</span> <span class="n">msi_number</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_msi_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">en</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">mis_ena_reg</span><span class="p">[</span><span class="n">irq_index</span><span class="p">]);</span>
	<span class="n">en</span> <span class="o">|=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">irq_bit</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">mis_ena_reg</span><span class="p">[</span><span class="n">irq_index</span><span class="p">],</span> <span class="n">en</span><span class="p">);</span>
	<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">mis_ena_reg</span><span class="p">[</span><span class="n">irq_index</span><span class="p">]);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_msi_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_msi_disable_pcie</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">en</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">msi_number</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">OCTEON_IRQ_MSI_BIT0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_index</span> <span class="o">=</span> <span class="n">msi_number</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq_bit</span> <span class="o">=</span> <span class="n">msi_number</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>

	<span class="n">raw_spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_msi_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">en</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">mis_ena_reg</span><span class="p">[</span><span class="n">irq_index</span><span class="p">]);</span>
	<span class="n">en</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">irq_bit</span><span class="p">);</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">mis_ena_reg</span><span class="p">[</span><span class="n">irq_index</span><span class="p">],</span> <span class="n">en</span><span class="p">);</span>
	<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">mis_ena_reg</span><span class="p">[</span><span class="n">irq_index</span><span class="p">]);</span>
	<span class="n">raw_spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">octeon_irq_msi_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_msi_pcie</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;MSI&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_msi_enable_pcie</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_msi_disable_pcie</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_msi_enable_pci</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Octeon PCI doesn&#39;t have the ability to mask/unmask MSI</span>
<span class="cm">	 * interrupts individually. Instead of masking/unmasking them</span>
<span class="cm">	 * in groups of 16, we simple assume MSI devices are well</span>
<span class="cm">	 * behaved. MSI interrupts are always enable and the ACK is</span>
<span class="cm">	 * assumed to be enough</span>
<span class="cm">	 */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">octeon_irq_msi_disable_pci</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* See comment in enable */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">octeon_irq_chip_msi_pci</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;MSI&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span> <span class="o">=</span> <span class="n">octeon_irq_msi_enable_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span> <span class="o">=</span> <span class="n">octeon_irq_msi_disable_pci</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Called by the interrupt handling code when an MSI interrupt</span>
<span class="cm"> * occurs.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">__octeon_msi_do_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="n">u64</span> <span class="n">msi_bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bit</span><span class="p">;</span>

	<span class="n">bit</span> <span class="o">=</span> <span class="n">fls64</span><span class="p">(</span><span class="n">msi_bits</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bit</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bit</span><span class="o">--</span><span class="p">;</span>
		<span class="cm">/* Acknowledge it first. */</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">msi_rcv_reg</span><span class="p">[</span><span class="n">index</span><span class="p">],</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">);</span>

		<span class="n">irq</span> <span class="o">=</span> <span class="n">bit</span> <span class="o">+</span> <span class="n">OCTEON_IRQ_MSI_BIT0</span> <span class="o">+</span> <span class="mi">64</span> <span class="o">*</span> <span class="n">index</span><span class="p">;</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define OCTEON_MSI_INT_HANDLER_X(x)					\</span>
<span class="cp">static irqreturn_t octeon_msi_interrupt##x(int cpl, void *dev_id)	\</span>
<span class="cp">{									\</span>
<span class="cp">	u64 msi_bits = cvmx_read_csr(msi_rcv_reg[(x)]);			\</span>
<span class="cp">	return __octeon_msi_do_interrupt((x), msi_bits);		\</span>
<span class="cp">}</span>

<span class="cm">/*</span>
<span class="cm"> * Create octeon_msi_interrupt{0-3} function body</span>
<span class="cm"> */</span>
<span class="n">OCTEON_MSI_INT_HANDLER_X</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="n">OCTEON_MSI_INT_HANDLER_X</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="n">OCTEON_MSI_INT_HANDLER_X</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
<span class="n">OCTEON_MSI_INT_HANDLER_X</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Initializes the MSI interrupt handling code</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">__init</span> <span class="nf">octeon_msi_initialize</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">msi</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">octeon_dma_bar_type</span> <span class="o">==</span> <span class="n">OCTEON_DMA_BAR_TYPE_PCIE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">msi_rcv_reg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">CVMX_PEXP_NPEI_MSI_RCV0</span><span class="p">;</span>
		<span class="n">msi_rcv_reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">CVMX_PEXP_NPEI_MSI_RCV1</span><span class="p">;</span>
		<span class="n">msi_rcv_reg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">CVMX_PEXP_NPEI_MSI_RCV2</span><span class="p">;</span>
		<span class="n">msi_rcv_reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">CVMX_PEXP_NPEI_MSI_RCV3</span><span class="p">;</span>
		<span class="n">mis_ena_reg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">CVMX_PEXP_NPEI_MSI_ENB0</span><span class="p">;</span>
		<span class="n">mis_ena_reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">CVMX_PEXP_NPEI_MSI_ENB1</span><span class="p">;</span>
		<span class="n">mis_ena_reg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">CVMX_PEXP_NPEI_MSI_ENB2</span><span class="p">;</span>
		<span class="n">mis_ena_reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">CVMX_PEXP_NPEI_MSI_ENB3</span><span class="p">;</span>
		<span class="n">msi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_msi_pcie</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">msi_rcv_reg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">CVMX_NPI_NPI_MSI_RCV</span><span class="p">;</span>
<span class="cp">#define INVALID_GENERATE_ADE 0x8700000000000000ULL;</span>
		<span class="n">msi_rcv_reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">INVALID_GENERATE_ADE</span><span class="p">;</span>
		<span class="n">msi_rcv_reg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">INVALID_GENERATE_ADE</span><span class="p">;</span>
		<span class="n">msi_rcv_reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">INVALID_GENERATE_ADE</span><span class="p">;</span>
		<span class="n">mis_ena_reg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">INVALID_GENERATE_ADE</span><span class="p">;</span>
		<span class="n">mis_ena_reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">INVALID_GENERATE_ADE</span><span class="p">;</span>
		<span class="n">mis_ena_reg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">INVALID_GENERATE_ADE</span><span class="p">;</span>
		<span class="n">mis_ena_reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">INVALID_GENERATE_ADE</span><span class="p">;</span>
		<span class="n">msi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">octeon_irq_chip_msi_pci</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">OCTEON_IRQ_MSI_BIT0</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;=</span> <span class="n">OCTEON_IRQ_MSI_LAST</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">msi</span><span class="p">,</span> <span class="n">handle_simple_irq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">octeon_has_feature</span><span class="p">(</span><span class="n">OCTEON_FEATURE_PCIE</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_PCI_MSI0</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">,</span>
				<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;MSI[0:63]&quot;</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">))</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;request_irq(OCTEON_IRQ_PCI_MSI0) failed&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_PCI_MSI1</span><span class="p">,</span> <span class="n">octeon_msi_interrupt1</span><span class="p">,</span>
				<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;MSI[64:127]&quot;</span><span class="p">,</span> <span class="n">octeon_msi_interrupt1</span><span class="p">))</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;request_irq(OCTEON_IRQ_PCI_MSI1) failed&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_PCI_MSI2</span><span class="p">,</span> <span class="n">octeon_msi_interrupt2</span><span class="p">,</span>
				<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;MSI[127:191]&quot;</span><span class="p">,</span> <span class="n">octeon_msi_interrupt2</span><span class="p">))</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;request_irq(OCTEON_IRQ_PCI_MSI2) failed&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_PCI_MSI3</span><span class="p">,</span> <span class="n">octeon_msi_interrupt3</span><span class="p">,</span>
				<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;MSI[192:255]&quot;</span><span class="p">,</span> <span class="n">octeon_msi_interrupt3</span><span class="p">))</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;request_irq(OCTEON_IRQ_PCI_MSI3) failed&quot;</span><span class="p">);</span>

		<span class="n">msi_irq_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">octeon_is_pci_host</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_PCI_MSI0</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">,</span>
				<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;MSI[0:15]&quot;</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">))</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;request_irq(OCTEON_IRQ_PCI_MSI0) failed&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_PCI_MSI1</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">,</span>
				<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;MSI[16:31]&quot;</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">))</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;request_irq(OCTEON_IRQ_PCI_MSI1) failed&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_PCI_MSI2</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">,</span>
				<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;MSI[32:47]&quot;</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">))</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;request_irq(OCTEON_IRQ_PCI_MSI2) failed&quot;</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_PCI_MSI3</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">,</span>
				<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;MSI[48:63]&quot;</span><span class="p">,</span> <span class="n">octeon_msi_interrupt0</span><span class="p">))</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;request_irq(OCTEON_IRQ_PCI_MSI3) failed&quot;</span><span class="p">);</span>
		<span class="n">msi_irq_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">octeon_msi_initialize</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
