+ body
+ cd and.out
++ basename and.aig
+ fn=and.aig
++ basename and
+ bn=and
+ rm -f and_ref.fir
+ [[ aig == \v ]]
+ /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../yosys -f 'aiger ' -b verilog -o and_ref.v ../and.aig

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)


-- Parsing `../and.aig' using frontend `aiger ' --

1. Executing AIGER frontend.
<suppressed ~6 debug messages>

-- Writing to `and_ref.v' using backend `verilog' --

2. Executing Verilog backend.
Dumping module `\../and.aig'.

End of script. Logfile hash: 88331db6b1
CPU: user 0.00s system 0.00s, MEM: 36.93 MB total, 8.86 MB resident
Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)
Time spent: 83% 1x write_verilog (0 sec), 16% 1x read_aiger (0 sec)
+ frontend='verilog -noblackbox'
+ '[' '!' -f ../and_tb.v ']'
+ /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../yosys -f 'verilog -noblackbox ' -b 'test_autotb ' -o and_tb.v and_ref.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)


-- Parsing `and_ref.v' using frontend `verilog -noblackbox ' --

1. Executing Verilog-2005 frontend: and_ref.v
Parsing Verilog input from `and_ref.v' to AST representation.
Generating RTLIL representation for module `\../and.aig'.
Successfully finished Verilog frontend.

-- Writing to `and_tb.v' using backend `test_autotb ' --

2. Executing TEST_AUTOTB backend (auto-generate pseudo-random test benches).
Generating test bench for module `\../and.aig'.

End of script. Logfile hash: 9db059d962
CPU: user 0.00s system 0.00s, MEM: 36.93 MB total, 8.67 MB resident
Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)
Time spent: 72% 1x read_verilog (0 sec), 27% 1x test_autotb (0 sec)
+ false
+ compile_and_run and_tb_ref and_out_ref and_tb.v and_ref.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simlib.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simcells.v
+ exe=and_tb_ref
+ output=and_out_ref
+ shift 2
+ false
+ false
+ iverilog '-Doutfile="and_out_ref"' -s testbench -o and_tb_ref and_tb.v and_ref.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simlib.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simcells.v
+ vvp -n and_tb_ref
+ false
+ test_count=0
+ '[' 'verilog -noblackbox' = verific -o 'verilog -noblackbox' = verific_gates ']'
+ '[' -n '' ']'
+ '[' -n '' ']'
+ '[' 'verilog -noblackbox' = verific ']'
+ '[' 'verilog -noblackbox' = verific_gates ']'
+ test_passes -f 'verilog -noblackbox ' -p 'hierarchy; proc; opt; memory; opt; fsm; opt -full -fine' and_ref.v
+ /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../yosys -b 'verilog -noattr -noexpr -siminit' -o and_syn0.v -f 'verilog -noblackbox ' -p 'hierarchy; proc; opt; memory; opt; fsm; opt -full -fine' and_ref.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)


-- Parsing `and_ref.v' using frontend `verilog -noblackbox ' --

1. Executing Verilog-2005 frontend: and_ref.v
Parsing Verilog input from `and_ref.v' to AST representation.
Generating RTLIL representation for module `\../and.aig'.
Successfully finished Verilog frontend.

-- Running command `hierarchy; proc; opt; memory; opt; fsm; opt -full -fine' --

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

4.9. Finished OPT passes. (There is nothing left to do.)

5. Executing MEMORY pass.

5.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

5.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

5.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

5.5. Executing MEMORY_COLLECT pass (generating $mem cells).

5.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing FSM pass (extract and optimize FSM).

7.1. Executing FSM_DETECT pass (finding FSMs in design).

7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

8.9. Finished OPT passes. (There is nothing left to do.)

-- Writing to `and_syn0.v' using backend `verilog -noattr -noexpr -siminit' --

9. Executing Verilog backend.
Dumping module `\../and.aig'.

End of script. Logfile hash: 8390e51fee
CPU: user 0.01s system 0.00s, MEM: 37.05 MB total, 8.81 MB resident
Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)
Time spent: 27% 6x opt_expr (0 sec), 23% 6x opt_clean (0 sec), ...
+ compile_and_run and_tb_syn0 and_out_syn0 and_tb.v and_syn0.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simlib.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simcells.v
+ exe=and_tb_syn0
+ output=and_out_syn0
+ shift 2
+ false
+ false
+ iverilog '-Doutfile="and_out_syn0"' -s testbench -o and_tb_syn0 and_tb.v and_syn0.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simlib.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simcells.v
+ vvp -n and_tb_syn0
+ false
+ /home/mkurc/Repos/google-prjxray-yosys/tests/tools/cmp_tbdata and_out_ref and_out_syn0
+ test_count=1
+ test_passes -f 'verilog -noblackbox ' -p 'hierarchy; synth -run coarse; techmap; opt; abc -dff' and_ref.v
+ /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../yosys -b 'verilog -noattr -noexpr -siminit' -o and_syn1.v -f 'verilog -noblackbox ' -p 'hierarchy; synth -run coarse; techmap; opt; abc -dff' and_ref.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)


-- Parsing `and_ref.v' using frontend `verilog -noblackbox ' --

1. Executing Verilog-2005 frontend: and_ref.v
Parsing Verilog input from `and_ref.v' to AST representation.
Generating RTLIL representation for module `\../and.aig'.
Successfully finished Verilog frontend.

-- Running command `hierarchy; synth -run coarse; techmap; opt; abc -dff' --

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing SYNTH pass.

3.1. Executing PROC pass (convert processes to netlists).

3.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.1.3. Executing PROC_INIT pass (extract init attributes).

3.1.4. Executing PROC_ARST pass (detect async resets in processes).

3.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

3.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.4. Executing CHECK pass (checking for obvious problems).
checking module ../and.aig..
found and reported 0 problems.

3.5. Executing OPT pass (performing simple optimizations).

3.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

3.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

3.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.5.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

3.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

3.5.9. Finished OPT passes. (There is nothing left to do.)

3.6. Executing WREDUCE pass (reducing word size of cells).

3.7. Executing PEEPOPT pass (run peephole optimizers).

3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

3.9. Executing TECHMAP pass (map to technology primitives).

3.9.1. Executing Verilog-2005 frontend: /home/mkurc/Repos/google-prjxray-yosys/share/cmp2lut.v
Parsing Verilog input from `/home/mkurc/Repos/google-prjxray-yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.9.2. Continuing TECHMAP pass.
No more expansions possible.

3.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ../and.aig:
  created 0 $alu and 0 $macc cells.

3.11. Executing SHARE pass (SAT-based resource sharing).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

3.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.12.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

3.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

3.12.9. Finished OPT passes. (There is nothing left to do.)

3.13. Executing FSM pass (extract and optimize FSM).

3.13.1. Executing FSM_DETECT pass (finding FSMs in design).

3.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

3.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

3.14.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

3.14.5. Finished fast OPT passes.

3.15. Executing MEMORY pass.

3.15.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.15.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

3.15.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

3.15.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

4. Executing TECHMAP pass (map to technology primitives).

4.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~1 debug messages>

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \../and.aig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \../and.aig.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\../and.aig'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \../and.aig..

5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ../and.aig.

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Summary of detected clock domains:
  1 cells in clk={ }, en={ }

6.2. Extracting gate netlist of module `\../and.aig' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

6.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

-- Writing to `and_syn1.v' using backend `verilog -noattr -noexpr -siminit' --

7. Executing Verilog backend.
Dumping module `\../and.aig'.

End of script. Logfile hash: 128f972920
CPU: user 0.02s system 0.00s, MEM: 37.96 MB total, 10.56 MB resident
Yosys 0.8+498 (git sha1 296ecde6, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)
Time spent: 39% 3x read_verilog (0 sec), 15% 10x opt_clean (0 sec), ...
+ compile_and_run and_tb_syn1 and_out_syn1 and_tb.v and_syn1.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simlib.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simcells.v
+ exe=and_tb_syn1
+ output=and_out_syn1
+ shift 2
+ false
+ false
+ iverilog '-Doutfile="and_out_syn1"' -s testbench -o and_tb_syn1 and_tb.v and_syn1.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simlib.v /home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simcells.v
+ vvp -n and_tb_syn1
+ false
+ /home/mkurc/Repos/google-prjxray-yosys/tests/tools/cmp_tbdata and_out_ref and_out_syn1
+ test_count=2
+ '[' -n '' ']'
+ touch ../and.log
