module palette_ram(
    input  wire        wr_clk_i,
    input  wire        rd_clk_i,
    input  wire        rst_i,
    input  wire        wr_clk_en_i,
    input  wire        rd_en_i,
    input  wire        rd_clk_en_i,
    input  wire        wr_en_i,
    input  wire  [1:0] ben_i,
    input  wire [15:0] wr_data_i,
    input  wire  [7:0] wr_addr_i,
    input  wire  [7:0] rd_addr_i,
    output reg  [15:0] rd_data_o
);

    reg [15:0] mem [0:255];

    initial begin
        $readmemh("source/palette_ram.mem", mem);
    end

    always @(posedge wr_clk_i) begin
        if (wr_clk_en_i && wr_en_i) begin
            if (ben_i[0]) mem[wr_addr_i][7:0] <= wr_data_i[7:0];
            if (ben_i[1]) mem[wr_addr_i][15:8] <= wr_data_i[15:8];
        end
    end

    always @(posedge rd_clk_i) begin
        if (rd_clk_en_i && rd_en_i) begin
            rd_data_o <= mem[rd_addr_i];
        end
    end

    wire unused = rst_i;

endmodule
