

================================================================
== Vitis HLS Report for 'Conv_sysarr'
================================================================
* Date:           Sat Jan 22 01:13:16 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.947 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc19_fu_530  |dataflow_parent_loop_proc19  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_212_1                    |        4|        4|         2|          1|          1|     4|    yes   |
        |- VITIS_LOOP_221_3_VITIS_LOOP_223_4   |      144|      144|         2|          1|          1|   144|    yes   |
        |- VITIS_LOOP_234_6_VITIS_LOOP_236_7   |       81|       81|         2|          1|          1|    81|    yes   |
        |- VITIS_LOOP_290_9_VITIS_LOOP_292_10  |      196|      196|         2|          1|          1|   196|    yes   |
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1100|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       20|    77|     7070|     8181|    -|
|Memory               |     8436|     -|       64|        8|    -|
|Multiplexer          |        -|     -|        -|      924|    -|
|Register             |        -|     -|     2237|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |     8456|    77|     9371|    10213|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |      587|     3|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |      195|     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_dataflow_parent_loop_proc19_fu_530  |dataflow_parent_loop_proc19  |       20|  47|  7070|  8011|    0|
    |mul_20s_20s_20_1_1_U423                 |mul_20s_20s_20_1_1           |        0|   2|     0|    10|    0|
    |mul_20s_20s_20_1_1_U426                 |mul_20s_20s_20_1_1           |        0|   2|     0|    10|    0|
    |mul_20s_20s_20_1_1_U429                 |mul_20s_20s_20_1_1           |        0|   2|     0|    10|    0|
    |mul_30ns_32ns_62_1_1_U422               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_30ns_32ns_62_1_1_U425               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_30ns_32ns_62_1_1_U428               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_32s_32s_32_1_1_U420                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U421                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U424                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U427                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |udiv_32s_32ns_32_36_seq_1_U416          |udiv_32s_32ns_32_36_seq_1    |        0|   0|     0|     0|    0|
    |udiv_32s_32ns_32_36_seq_1_U417          |udiv_32s_32ns_32_36_seq_1    |        0|   0|     0|     0|    0|
    |udiv_32s_32ns_32_36_seq_1_U418          |udiv_32s_32ns_32_36_seq_1    |        0|   0|     0|     0|    0|
    |udiv_32s_32ns_32_36_seq_1_U419          |udiv_32s_32ns_32_36_seq_1    |        0|   0|     0|     0|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |       20|  77|  7070|  8181|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+----+----+-----+--------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+----+----+-----+--------+-----+------+-------------+
    |bias_l2_0_U    |bias_l2_0    |        0|  16|   2|    0|      16|    8|     1|          128|
    |bias_l2_1_U    |bias_l2_0    |        0|  16|   2|    0|      16|    8|     1|          128|
    |bias_l2_2_U    |bias_l2_0    |        0|  16|   2|    0|      16|    8|     1|          128|
    |bias_l2_3_U    |bias_l2_0    |        0|  16|   2|    0|      16|    8|     1|          128|
    |data_l2_0_U    |data_l2_0    |      400|   0|   0|    0|  817216|    8|     1|      6537728|
    |data_l2_1_U    |data_l2_0    |      400|   0|   0|    0|  817216|    8|     1|      6537728|
    |data_l2_2_U    |data_l2_0    |      400|   0|   0|    0|  817216|    8|     1|      6537728|
    |data_l2_3_U    |data_l2_0    |      400|   0|   0|    0|  817216|    8|     1|      6537728|
    |output_l2_0_U  |output_l2_0  |     1421|   0|   0|    0|  802816|   32|     1|     25690112|
    |output_l2_1_U  |output_l2_0  |     1421|   0|   0|    0|  802816|   32|     1|     25690112|
    |output_l2_2_U  |output_l2_0  |     1421|   0|   0|    0|  802816|   32|     1|     25690112|
    |output_l2_3_U  |output_l2_0  |     1421|   0|   0|    0|  802816|   32|     1|     25690112|
    |weight_l2_0_U  |weight_l2_0  |      288|   0|   0|    0|  589824|    8|     1|      4718592|
    |weight_l2_1_U  |weight_l2_0  |      288|   0|   0|    0|  589824|    8|     1|      4718592|
    |weight_l2_2_U  |weight_l2_0  |      288|   0|   0|    0|  589824|    8|     1|      4718592|
    |weight_l2_3_U  |weight_l2_0  |      288|   0|   0|    0|  589824|    8|     1|      4718592|
    +---------------+-------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total          |             |     8436|  64|   8|    0| 8839488|  224|    16|    147786240|
    +---------------+-------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |add117_fu_907_p2                                         |     +    |   0|  0|  27|          20|          20|
    |add162_fu_1048_p2                                        |     +    |   0|  0|  27|          20|          20|
    |add_ln212_fu_640_p2                                      |     +    |   0|  0|  37|          30|           1|
    |add_ln221_1_fu_741_p2                                    |     +    |   0|  0|  39|           1|          32|
    |add_ln221_fu_722_p2                                      |     +    |   0|  0|  69|          62|           1|
    |add_ln223_fu_774_p2                                      |     +    |   0|  0|  37|           1|          30|
    |add_ln234_1_fu_880_p2                                    |     +    |   0|  0|  39|           1|          32|
    |add_ln234_fu_861_p2                                      |     +    |   0|  0|  69|          62|           1|
    |add_ln236_fu_913_p2                                      |     +    |   0|  0|  37|           1|          30|
    |add_ln290_1_fu_1013_p2                                   |     +    |   0|  0|  39|           1|          32|
    |add_ln290_fu_994_p2                                      |     +    |   0|  0|  69|          62|           1|
    |add_ln292_fu_1062_p2                                     |     +    |   0|  0|  37|           1|          30|
    |add_ln298_1_fu_1082_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln298_2_fu_1092_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln298_3_fu_1102_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln298_fu_1072_p2                                     |     +    |   0|  0|  39|          32|          32|
    |kcrs_fu_768_p2                                           |     +    |   0|  0|  27|          20|          20|
    |ap_block_pp0_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state46_pp0_stage0_iter1                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state50_pp1_stage0_iter1                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state53_pp2_stage0_iter1                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state57_pp3_stage0_iter1                        |    and   |   0|  0|   2|           1|           1|
    |icmp_ln212_fu_635_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln221_fu_717_p2                                     |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln223_fu_728_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln234_fu_856_p2                                     |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln236_fu_867_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln290_fu_989_p2                                     |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln292_fu_1000_p2                                    |   icmp   |   0|  0|  20|          30|          30|
    |ap_block_state1                                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc19_fu_530_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc19_fu_530_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |select_ln221_1_fu_747_p3                                 |  select  |   0|  0|  32|           1|          32|
    |select_ln221_fu_733_p3                                   |  select  |   0|  0|  30|           1|           1|
    |select_ln234_1_fu_886_p3                                 |  select  |   0|  0|  32|           1|          32|
    |select_ln234_fu_872_p3                                   |  select  |   0|  0|  30|           1|           1|
    |select_ln290_1_fu_1019_p3                                |  select  |   0|  0|  32|           1|          32|
    |select_ln290_fu_1005_p3                                  |  select  |   0|  0|  30|           1|           1|
    |ap_enable_pp0                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp3                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|1100|         745|         806|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  237|         55|    1|         55|
    |ap_enable_reg_pp0_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1        |   15|          3|    1|          3|
    |ap_phi_mux_crs_phi_fu_446_p4   |    9|          2|   32|         64|
    |ap_phi_mux_ko_phi_fu_423_p4    |    9|          2|   30|         60|
    |ap_phi_mux_wh_1_phi_fu_512_p4  |    9|          2|   32|         64|
    |ap_phi_mux_wh_phi_fu_479_p4    |    9|          2|   32|         64|
    |bias_in_V_blk_n                |    9|          2|    1|          2|
    |bias_l2_0_address0             |   15|          3|    4|         12|
    |bias_l2_1_address0             |   15|          3|    4|         12|
    |bias_l2_2_address0             |   15|          3|    4|         12|
    |bias_l2_3_address0             |   15|          3|    4|         12|
    |co_reg_486                     |    9|          2|   30|         60|
    |conv_out_V_blk_n               |    9|          2|    1|          2|
    |crs_reg_442                    |    9|          2|   32|         64|
    |data_in_V_blk_n                |    9|          2|    1|          2|
    |data_l2_0_address0             |   15|          3|   20|         60|
    |data_l2_0_ce0                  |   15|          3|    1|          3|
    |data_l2_1_address0             |   15|          3|   20|         60|
    |data_l2_1_ce0                  |   15|          3|    1|          3|
    |data_l2_2_address0             |   15|          3|   20|         60|
    |data_l2_2_ce0                  |   15|          3|    1|          3|
    |data_l2_3_address0             |   15|          3|   20|         60|
    |data_l2_3_ce0                  |   15|          3|    1|          3|
    |indvar_flatten13_reg_497       |    9|          2|   62|        124|
    |indvar_flatten6_reg_464        |    9|          2|   62|        124|
    |indvar_flatten_reg_431         |    9|          2|   62|        124|
    |ko_1_reg_453                   |    9|          2|   30|         60|
    |ko_2_reg_519                   |    9|          2|   30|         60|
    |ko_reg_419                     |    9|          2|   30|         60|
    |output_l2_0_address0           |   15|          3|   20|         60|
    |output_l2_0_ce0                |   15|          3|    1|          3|
    |output_l2_0_we0                |    9|          2|    1|          2|
    |output_l2_1_address0           |   15|          3|   20|         60|
    |output_l2_1_ce0                |   15|          3|    1|          3|
    |output_l2_1_we0                |    9|          2|    1|          2|
    |output_l2_2_address0           |   15|          3|   20|         60|
    |output_l2_2_ce0                |   15|          3|    1|          3|
    |output_l2_2_we0                |    9|          2|    1|          2|
    |output_l2_3_address0           |   15|          3|   20|         60|
    |output_l2_3_ce0                |   15|          3|    1|          3|
    |output_l2_3_we0                |    9|          2|    1|          2|
    |param_in_V_blk_n               |    9|          2|    1|          2|
    |weight_in_V_blk_n              |    9|          2|    1|          2|
    |weight_l2_0_address0           |   15|          3|   20|         60|
    |weight_l2_0_ce0                |   15|          3|    1|          3|
    |weight_l2_1_address0           |   15|          3|   20|         60|
    |weight_l2_1_ce0                |   15|          3|    1|          3|
    |weight_l2_2_address0           |   15|          3|   20|         60|
    |weight_l2_2_ce0                |   15|          3|    1|          3|
    |weight_l2_3_address0           |   15|          3|   20|         60|
    |weight_l2_3_ce0                |   15|          3|    1|          3|
    |wh_1_reg_508                   |    9|          2|   32|         64|
    |wh_reg_475                     |    9|          2|   32|         64|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  924|        197|  810|       1945|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                            |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |C_reg_1139                                                   |   32|   0|   32|          0|
    |RS_reg_1173                                                  |   32|   0|   32|          0|
    |TILESIZE_H_reg_1192                                          |   32|   0|   32|          0|
    |TILESIZE_R_reg_1198                                          |   32|   0|   32|          0|
    |TILESIZE_S_reg_1204                                          |   32|   0|   32|          0|
    |TILESIZE_W_reg_1186                                          |   32|   0|   32|          0|
    |TILES_H_reg_1215                                             |   32|   0|   32|          0|
    |TILES_R_reg_1220                                             |   32|   0|   32|          0|
    |TILES_S_reg_1225                                             |   32|   0|   32|          0|
    |TILES_W_reg_1210                                             |   32|   0|   32|          0|
    |WH_in_reg_1167                                               |   32|   0|   32|          0|
    |WH_reg_1154                                                  |   32|   0|   32|          0|
    |add117_reg_1313                                              |   20|   0|   20|          0|
    |add_ln212_reg_1234                                           |   30|   0|   30|          0|
    |ap_CS_fsm                                                    |   54|   0|   54|          0|
    |ap_enable_reg_pp0_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                      |    1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc19_fu_530_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc19_fu_530_ap_ready  |    1|   0|    1|          0|
    |bound11_reg_1338                                             |   62|   0|   62|          0|
    |bound4_reg_1294                                              |   62|   0|   62|          0|
    |bound_reg_1254                                               |   62|   0|   62|          0|
    |cast1_reg_1249                                               |   30|   0|   62|         32|
    |co_reg_486                                                   |   30|   0|   30|          0|
    |crs_reg_442                                                  |   32|   0|   32|          0|
    |div101_cast_reg_1283                                         |   30|   0|   30|          0|
    |div55_cast_reg_1125                                          |   30|   0|   30|          0|
    |empty_93_reg_1289                                            |   20|   0|   20|          0|
    |empty_95_reg_1323                                            |   20|   0|   20|          0|
    |empty_96_reg_1328                                            |   20|   0|   20|          0|
    |empty_97_reg_1333                                            |   20|   0|   20|          0|
    |empty_reg_1244                                               |   20|   0|   20|          0|
    |grp_dataflow_parent_loop_proc19_fu_530_ap_start_reg          |    1|   0|    1|          0|
    |icmp_ln212_reg_1230                                          |    1|   0|    1|          0|
    |icmp_ln221_reg_1259                                          |    1|   0|    1|          0|
    |icmp_ln234_reg_1299                                          |    1|   0|    1|          0|
    |icmp_ln290_reg_1343                                          |    1|   0|    1|          0|
    |indvar_flatten13_reg_497                                     |   62|   0|   62|          0|
    |indvar_flatten6_reg_464                                      |   62|   0|   62|          0|
    |indvar_flatten_reg_431                                       |   62|   0|   62|          0|
    |kcrs_reg_1273                                                |   20|   0|   20|          0|
    |ko_1_reg_453                                                 |   30|   0|   30|          0|
    |ko_2_reg_519                                                 |   30|   0|   30|          0|
    |ko_reg_419                                                   |   30|   0|   30|          0|
    |mul70_reg_1239                                               |   32|   0|   32|          0|
    |param_in_V_read_1_reg_1134                                   |  256|   0|  256|          0|
    |param_in_V_read_2_reg_1149                                   |  256|   0|  256|          0|
    |param_in_V_read_3_reg_1162                                   |  256|   0|  256|          0|
    |select_ln221_1_reg_1268                                      |   32|   0|   32|          0|
    |select_ln234_1_reg_1308                                      |   32|   0|   32|          0|
    |select_ln290_1_reg_1352                                      |   32|   0|   32|          0|
    |trunc_ln185_reg_1144                                         |   20|   0|   20|          0|
    |trunc_ln191_reg_1181                                         |   20|   0|   20|          0|
    |wh_1_reg_508                                                 |   32|   0|   32|          0|
    |wh_reg_475                                                   |   32|   0|   32|          0|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                        | 2237|   0| 2269|         32|
    +-------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Conv_sysarr | return value |
|param_in_V_dout      |  in |  256|   ap_fifo  |  param_in_V  |    pointer   |
|param_in_V_empty_n   |  in |    1|   ap_fifo  |  param_in_V  |    pointer   |
|param_in_V_read      | out |    1|   ap_fifo  |  param_in_V  |    pointer   |
|bias_in_V_dout       |  in |  256|   ap_fifo  |   bias_in_V  |    pointer   |
|bias_in_V_empty_n    |  in |    1|   ap_fifo  |   bias_in_V  |    pointer   |
|bias_in_V_read       | out |    1|   ap_fifo  |   bias_in_V  |    pointer   |
|weight_in_V_dout     |  in |  256|   ap_fifo  |  weight_in_V |    pointer   |
|weight_in_V_empty_n  |  in |    1|   ap_fifo  |  weight_in_V |    pointer   |
|weight_in_V_read     | out |    1|   ap_fifo  |  weight_in_V |    pointer   |
|data_in_V_dout       |  in |  256|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_empty_n    |  in |    1|   ap_fifo  |   data_in_V  |    pointer   |
|data_in_V_read       | out |    1|   ap_fifo  |   data_in_V  |    pointer   |
|conv_out_V_din       | out |  256|   ap_fifo  |  conv_out_V  |    pointer   |
|conv_out_V_full_n    |  in |    1|   ap_fifo  |  conv_out_V  |    pointer   |
|conv_out_V_write     | out |    1|   ap_fifo  |  conv_out_V  |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

