<stg><name>MultiSineMaster</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
entry:2 %sineIdx9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sineIdx9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
entry:3 %indvars_iv710 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv710"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
entry:4 %sineIdx_114 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sineIdx_114"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
entry:5 %add_ln4816 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln4816"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="32">
<![CDATA[
entry:6 %add_ln48_117 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln48_117"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32">
<![CDATA[
entry:7 %add_ln5318 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln5318"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %gmem_addr_1_read411 = alloca i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read411"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %accumulators_load112 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accumulators_load112"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:11 %spectopmodule_ln34 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln34"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_8, i32 0, i32 0, void @empty_7, i32 0, i32 8, void @empty_6, void @empty_5, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %phaseInc, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %phaseInc, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %samples, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_0, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %samples, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %samples_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %samples

]]></Node>
<StgValue><ssdm name="samples_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %phaseInc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %phaseInc

]]></Node>
<StgValue><ssdm name="phaseInc_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:21 %store_ln0 = store i9 48, i9 %add_ln5318

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:22 %store_ln0 = store i9 96, i9 %add_ln48_117

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:23 %store_ln0 = store i4 1, i4 %add_ln4816

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:24 %store_ln0 = store i9 0, i9 %sineIdx_114

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:25 %store_ln0 = store i9 48, i9 %indvars_iv710

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:26 %store_ln0 = store i9 0, i9 %sineIdx9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:27 %store_ln0 = store i4 0, i4 %i8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:28 %store_ln0 = store i9 0, i9 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
entry:29 %br_ln0 = br void %new.header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
new.header:0 %first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.new.latch.for.body4.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.header:11 %br_ln51 = br i1 %first_iter_0, void %for.inc15, void %for.first.iter.for.inc15

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc15:0 %indvar_flatten7_load = load i9 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc15:18 %add_ln48_2 = add i9 %indvar_flatten7_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
new.latch.for.body4.split:0 %indvar_flatten7_load_1 = load i9 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
new.latch.for.body4.split:4 %icmp_ln48 = icmp_eq  i9 %indvar_flatten7_load_1, i9 383

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.latch.for.body4.split:5 %br_ln48 = br i1 %icmp_ln48, void %new.latch.new.latch.for.body4.split, void %last.iter.new.latch.for.body4.split

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:8 %store_ln48 = store i9 %add_ln48_2, i9 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:9 %br_ln48 = br i1 %icmp_ln48, void %new.header, void %for.end17

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
new.header:8 %trunc_ln48_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %phaseInc_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="30">
<![CDATA[
new.header:9 %sext_ln48_1 = sext i30 %trunc_ln48_1

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
new.header:10 %gmem_addr_1 = getelementptr i32 %gmem, i32 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc15:1 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 8

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc15:1 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 8

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc15:1 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 8

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="67" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc15:1 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 8

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="68" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc15:1 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 8

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="69" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc15:1 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 8

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="70" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc15:1 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 8

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
new.header:1 %icmp_ln5115 = phi i1 0, void %entry, i1 %icmp_ln51, void %new.latch.new.latch.for.body4.split

]]></Node>
<StgValue><ssdm name="icmp_ln5115"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
new.header:2 %sineIdx_114_load = load i9 %sineIdx_114

]]></Node>
<StgValue><ssdm name="sineIdx_114_load"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
new.header:3 %add_ln5318_load = load i9 %add_ln5318

]]></Node>
<StgValue><ssdm name="add_ln5318_load"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc15:1 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 8

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc15:1 %i8_load = load i4 %i8

]]></Node>
<StgValue><ssdm name="i8_load"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc15:2 %sineIdx9_load = load i9 %sineIdx9

]]></Node>
<StgValue><ssdm name="sineIdx9_load"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc15:3 %indvars_iv710_load = load i9 %indvars_iv710

]]></Node>
<StgValue><ssdm name="indvars_iv710_load"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc15:4 %add_ln4816_load = load i4 %add_ln4816

]]></Node>
<StgValue><ssdm name="add_ln4816_load"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc15:5 %add_ln48_117_load = load i9 %add_ln48_117

]]></Node>
<StgValue><ssdm name="add_ln48_117_load"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc15:10 %or_ln50 = or i1 %icmp_ln5115, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc15:12 %i = select i1 %icmp_ln5115, i4 %add_ln4816_load, i4 %i8_load

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc15:13 %sineIdx = select i1 %icmp_ln5115, i9 %add_ln5318_load, i9 %sineIdx9_load

]]></Node>
<StgValue><ssdm name="sineIdx"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc15:14 %select_ln48_2 = select i1 %icmp_ln5115, i9 %add_ln48_117_load, i9 %indvars_iv710_load

]]></Node>
<StgValue><ssdm name="select_ln48_2"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="4">
<![CDATA[
for.inc15:15 %empty_19 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="3">
<![CDATA[
for.inc15:16 %i_cast_cast = zext i3 %empty_19

]]></Node>
<StgValue><ssdm name="i_cast_cast"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc15:17 %accumulators_addr = getelementptr i32 %accumulators, i32 0, i32 %i_cast_cast

]]></Node>
<StgValue><ssdm name="accumulators_addr"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="3">
<![CDATA[
for.first.iter.for.body4:1 %accumulators_load = load i3 %accumulators_addr

]]></Node>
<StgValue><ssdm name="accumulators_load"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.body4.split:8 %select_ln50 = select i1 %icmp_ln5115, i9 %add_ln5318_load, i9 %sineIdx_114_load

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.split:9 %sineIdx_2 = add i9 %select_ln50, i9 1

]]></Node>
<StgValue><ssdm name="sineIdx_2"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.split:13 %icmp_ln51 = icmp_eq  i9 %sineIdx_2, i9 %select_ln48_2

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.split:18 %br_ln51 = br i1 %icmp_ln51, void %new.latch.for.body4.split, void %last.iter.for.body4.split

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
new.latch.for.body4.split:1 %add_ln48 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
new.latch.for.body4.split:2 %add_ln48_1 = add i9 %select_ln48_2, i9 48

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
new.latch.for.body4.split:3 %add_ln53 = add i9 %sineIdx, i9 48

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:1 %store_ln53 = store i9 %add_ln53, i9 %add_ln5318

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:2 %store_ln48 = store i9 %add_ln48_1, i9 %add_ln48_117

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:3 %store_ln48 = store i4 %add_ln48, i4 %add_ln4816

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:4 %store_ln56 = store i9 %sineIdx_2, i9 %sineIdx_114

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:5 %store_ln48 = store i9 %select_ln48_2, i9 %indvars_iv710

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:6 %store_ln48 = store i9 %sineIdx, i9 %sineIdx9

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:7 %store_ln48 = store i4 %i, i4 %i8

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="102" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.first.iter.for.body4:0 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="3">
<![CDATA[
for.first.iter.for.body4:1 %accumulators_load = load i3 %accumulators_addr

]]></Node>
<StgValue><ssdm name="accumulators_load"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.for.body4:2 %store_ln53 = store i32 %accumulators_load, i32 %accumulators_load112

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.for.body4:3 %store_ln48 = store i32 %gmem_addr_1_read, i32 %gmem_addr_1_read411

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.body4:4 %br_ln51 = br void %for.body4.split

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
new.header:4 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15:6 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15:7 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_48_1_VITIS_LOOP_51_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15:11 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15:19 %br_ln51 = br i1 %or_ln50, void %for.body4.split, void %for.first.iter.for.body4

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body4.split:0 %accumulators_load3 = phi i32 %p_load, void %for.inc15, i32 %accumulators_load, void %for.first.iter.for.body4

]]></Node>
<StgValue><ssdm name="accumulators_load3"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body4.split:1 %gmem_load = load i32 %gmem_addr_1_read411

]]></Node>
<StgValue><ssdm name="gmem_load"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body4.split:2 %accumulators_load_1 = load i32 %accumulators_load112

]]></Node>
<StgValue><ssdm name="accumulators_load_1"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split:4 %add_ln53_1 = add i32 %gmem_load, i32 %accumulators_load3

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body4.split:5 %address = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %add_ln53_1, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="address"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split:14 %shl_ln51 = shl i32 %gmem_load, i32 6

]]></Node>
<StgValue><ssdm name="shl_ln51"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split:15 %shl_ln51_1 = shl i32 %gmem_load, i32 4

]]></Node>
<StgValue><ssdm name="shl_ln51_1"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split:16 %sub_ln51 = sub i32 %shl_ln51, i32 %shl_ln51_1

]]></Node>
<StgValue><ssdm name="sub_ln51"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split:17 %add_ln51 = add i32 %accumulators_load_1, i32 %sub_ln51

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
last.iter.for.body4.split:0 %store_ln53 = store i32 %add_ln51, i3 %accumulators_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.body4.split:1 %br_ln51 = br void %new.latch.for.body4.split

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
new.latch.new.latch.for.body4.split:0 %store_ln53 = store i32 %add_ln53_1, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
for.body4.split:6 %zext_ln55 = zext i12 %address

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="24" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split:7 %sine_lut_addr = getelementptr i24 %sine_lut, i32 0, i32 %zext_ln55

]]></Node>
<StgValue><ssdm name="sine_lut_addr"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="12">
<![CDATA[
for.body4.split:10 %sine_lut_load = load i12 %sine_lut_addr

]]></Node>
<StgValue><ssdm name="sine_lut_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
new.header:5 %trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %samples_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="30">
<![CDATA[
new.header:6 %sext_ln48 = sext i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
new.header:7 %gmem_addr = getelementptr i32 %gmem, i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc15:0 %empty_16 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 384

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc15:2 %br_ln51 = br void %for.inc15

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="12">
<![CDATA[
for.body4.split:10 %sine_lut_load = load i12 %sine_lut_addr

]]></Node>
<StgValue><ssdm name="sine_lut_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4.split:3 %specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="24">
<![CDATA[
for.body4.split:11 %zext_ln56 = zext i24 %sine_lut_load

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body4.split:12 %write_ln56 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln56, i4 7

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="138" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.new.latch.for.body4.split:0 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="139" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.new.latch.for.body4.split:0 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="140" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.new.latch.for.body4.split:0 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="141" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.new.latch.for.body4.split:0 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="142" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.new.latch.for.body4.split:0 %empty_18 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
last.iter.new.latch.for.body4.split:1 %br_ln0 = br void %new.latch.new.latch.for.body4.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
for.end17:0 %ret_ln93 = ret

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="234" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="235" name="phaseInc" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="phaseInc"/></StgValue>
</port>
<port id="236" name="samples" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="samples"/></StgValue>
</port>
<port id="237" name="accumulators" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="accumulators"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="238" name="sine_lut" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="sine_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="240" from="StgValue_239" to="indvar_flatten7" fromId="239" toId="22">
</dataflow>
<dataflow id="241" from="StgValue_239" to="i8" fromId="239" toId="23">
</dataflow>
<dataflow id="242" from="StgValue_239" to="sineIdx9" fromId="239" toId="24">
</dataflow>
<dataflow id="243" from="StgValue_239" to="indvars_iv710" fromId="239" toId="25">
</dataflow>
<dataflow id="244" from="StgValue_239" to="sineIdx_114" fromId="239" toId="26">
</dataflow>
<dataflow id="245" from="StgValue_239" to="add_ln4816" fromId="239" toId="27">
</dataflow>
<dataflow id="246" from="StgValue_239" to="add_ln48_117" fromId="239" toId="28">
</dataflow>
<dataflow id="247" from="StgValue_239" to="add_ln5318" fromId="239" toId="29">
</dataflow>
<dataflow id="248" from="StgValue_239" to="gmem_addr_1_read411" fromId="239" toId="30">
</dataflow>
<dataflow id="249" from="StgValue_239" to="accumulators_load112" fromId="239" toId="31">
</dataflow>
<dataflow id="250" from="StgValue_239" to="empty" fromId="239" toId="32">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln34" fromId="251" toId="33">
</dataflow>
<dataflow id="254" from="empty" to="spectopmodule_ln34" fromId="253" toId="33">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="34">
</dataflow>
<dataflow id="257" from="gmem" to="specinterface_ln0" fromId="234" toId="34">
</dataflow>
<dataflow id="259" from="empty_8" to="specinterface_ln0" fromId="258" toId="34">
</dataflow>
<dataflow id="261" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="34">
</dataflow>
<dataflow id="262" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="34">
</dataflow>
<dataflow id="264" from="empty_7" to="specinterface_ln0" fromId="263" toId="34">
</dataflow>
<dataflow id="265" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="34">
</dataflow>
<dataflow id="267" from="StgValue_266" to="specinterface_ln0" fromId="266" toId="34">
</dataflow>
<dataflow id="269" from="empty_6" to="specinterface_ln0" fromId="268" toId="34">
</dataflow>
<dataflow id="271" from="empty_5" to="specinterface_ln0" fromId="270" toId="34">
</dataflow>
<dataflow id="272" from="empty_7" to="specinterface_ln0" fromId="263" toId="34">
</dataflow>
<dataflow id="274" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="34">
</dataflow>
<dataflow id="275" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="34">
</dataflow>
<dataflow id="276" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="34">
</dataflow>
<dataflow id="277" from="StgValue_273" to="specinterface_ln0" fromId="273" toId="34">
</dataflow>
<dataflow id="278" from="empty_7" to="specinterface_ln0" fromId="263" toId="34">
</dataflow>
<dataflow id="279" from="empty_7" to="specinterface_ln0" fromId="263" toId="34">
</dataflow>
<dataflow id="281" from="StgValue_280" to="specinterface_ln0" fromId="280" toId="34">
</dataflow>
<dataflow id="282" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="34">
</dataflow>
<dataflow id="283" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="34">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="284" toId="35">
</dataflow>
<dataflow id="286" from="gmem" to="specbitsmap_ln0" fromId="234" toId="35">
</dataflow>
<dataflow id="287" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="36">
</dataflow>
<dataflow id="288" from="phaseInc" to="specinterface_ln0" fromId="235" toId="36">
</dataflow>
<dataflow id="290" from="empty_4" to="specinterface_ln0" fromId="289" toId="36">
</dataflow>
<dataflow id="291" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="292" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="293" from="empty_7" to="specinterface_ln0" fromId="263" toId="36">
</dataflow>
<dataflow id="294" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="295" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="297" from="empty_3" to="specinterface_ln0" fromId="296" toId="36">
</dataflow>
<dataflow id="299" from="empty_2" to="specinterface_ln0" fromId="298" toId="36">
</dataflow>
<dataflow id="300" from="empty_7" to="specinterface_ln0" fromId="263" toId="36">
</dataflow>
<dataflow id="301" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="302" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="303" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="304" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="305" from="empty_7" to="specinterface_ln0" fromId="263" toId="36">
</dataflow>
<dataflow id="307" from="empty_1" to="specinterface_ln0" fromId="306" toId="36">
</dataflow>
<dataflow id="308" from="StgValue_280" to="specinterface_ln0" fromId="280" toId="36">
</dataflow>
<dataflow id="309" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="310" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="36">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="37">
</dataflow>
<dataflow id="312" from="phaseInc" to="specinterface_ln0" fromId="235" toId="37">
</dataflow>
<dataflow id="314" from="empty_9" to="specinterface_ln0" fromId="313" toId="37">
</dataflow>
<dataflow id="315" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="316" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="317" from="empty_7" to="specinterface_ln0" fromId="263" toId="37">
</dataflow>
<dataflow id="318" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="319" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="320" from="empty_7" to="specinterface_ln0" fromId="263" toId="37">
</dataflow>
<dataflow id="321" from="empty_7" to="specinterface_ln0" fromId="263" toId="37">
</dataflow>
<dataflow id="322" from="empty_7" to="specinterface_ln0" fromId="263" toId="37">
</dataflow>
<dataflow id="323" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="324" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="325" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="326" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="327" from="empty_7" to="specinterface_ln0" fromId="263" toId="37">
</dataflow>
<dataflow id="328" from="empty_1" to="specinterface_ln0" fromId="306" toId="37">
</dataflow>
<dataflow id="329" from="StgValue_280" to="specinterface_ln0" fromId="280" toId="37">
</dataflow>
<dataflow id="330" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="331" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="37">
</dataflow>
<dataflow id="332" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="38">
</dataflow>
<dataflow id="333" from="samples" to="specinterface_ln0" fromId="236" toId="38">
</dataflow>
<dataflow id="334" from="empty_4" to="specinterface_ln0" fromId="289" toId="38">
</dataflow>
<dataflow id="335" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="336" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="337" from="empty_7" to="specinterface_ln0" fromId="263" toId="38">
</dataflow>
<dataflow id="338" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="339" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="340" from="empty_3" to="specinterface_ln0" fromId="296" toId="38">
</dataflow>
<dataflow id="342" from="empty_0" to="specinterface_ln0" fromId="341" toId="38">
</dataflow>
<dataflow id="343" from="empty_7" to="specinterface_ln0" fromId="263" toId="38">
</dataflow>
<dataflow id="344" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="345" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="346" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="347" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="348" from="empty_7" to="specinterface_ln0" fromId="263" toId="38">
</dataflow>
<dataflow id="349" from="empty_1" to="specinterface_ln0" fromId="306" toId="38">
</dataflow>
<dataflow id="350" from="StgValue_280" to="specinterface_ln0" fromId="280" toId="38">
</dataflow>
<dataflow id="351" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="352" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="38">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="39">
</dataflow>
<dataflow id="354" from="samples" to="specinterface_ln0" fromId="236" toId="39">
</dataflow>
<dataflow id="355" from="empty_9" to="specinterface_ln0" fromId="313" toId="39">
</dataflow>
<dataflow id="356" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="357" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="358" from="empty_7" to="specinterface_ln0" fromId="263" toId="39">
</dataflow>
<dataflow id="359" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="360" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="361" from="empty_7" to="specinterface_ln0" fromId="263" toId="39">
</dataflow>
<dataflow id="362" from="empty_7" to="specinterface_ln0" fromId="263" toId="39">
</dataflow>
<dataflow id="363" from="empty_7" to="specinterface_ln0" fromId="263" toId="39">
</dataflow>
<dataflow id="364" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="365" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="366" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="367" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="368" from="empty_7" to="specinterface_ln0" fromId="263" toId="39">
</dataflow>
<dataflow id="369" from="empty_1" to="specinterface_ln0" fromId="306" toId="39">
</dataflow>
<dataflow id="370" from="StgValue_280" to="specinterface_ln0" fromId="280" toId="39">
</dataflow>
<dataflow id="371" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="372" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="39">
</dataflow>
<dataflow id="373" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="255" toId="40">
</dataflow>
<dataflow id="374" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="375" from="empty_4" to="specinterface_ln0" fromId="289" toId="40">
</dataflow>
<dataflow id="376" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="377" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="378" from="empty_7" to="specinterface_ln0" fromId="263" toId="40">
</dataflow>
<dataflow id="379" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="380" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="381" from="empty_3" to="specinterface_ln0" fromId="296" toId="40">
</dataflow>
<dataflow id="382" from="empty_7" to="specinterface_ln0" fromId="263" toId="40">
</dataflow>
<dataflow id="383" from="empty_7" to="specinterface_ln0" fromId="263" toId="40">
</dataflow>
<dataflow id="384" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="385" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="386" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="387" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="388" from="empty_7" to="specinterface_ln0" fromId="263" toId="40">
</dataflow>
<dataflow id="389" from="empty_7" to="specinterface_ln0" fromId="263" toId="40">
</dataflow>
<dataflow id="390" from="StgValue_280" to="specinterface_ln0" fromId="280" toId="40">
</dataflow>
<dataflow id="391" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="392" from="StgValue_260" to="specinterface_ln0" fromId="260" toId="40">
</dataflow>
<dataflow id="394" from="_ssdm_op_Read.s_axilite.i32" to="samples_read" fromId="393" toId="41">
</dataflow>
<dataflow id="395" from="samples" to="samples_read" fromId="236" toId="41">
</dataflow>
<dataflow id="396" from="_ssdm_op_Read.s_axilite.i32" to="phaseInc_read" fromId="393" toId="42">
</dataflow>
<dataflow id="397" from="phaseInc" to="phaseInc_read" fromId="235" toId="42">
</dataflow>
<dataflow id="399" from="StgValue_398" to="store_ln0" fromId="398" toId="43">
</dataflow>
<dataflow id="400" from="add_ln5318" to="store_ln0" fromId="29" toId="43">
</dataflow>
<dataflow id="402" from="StgValue_401" to="store_ln0" fromId="401" toId="44">
</dataflow>
<dataflow id="403" from="add_ln48_117" to="store_ln0" fromId="28" toId="44">
</dataflow>
<dataflow id="405" from="StgValue_404" to="store_ln0" fromId="404" toId="45">
</dataflow>
<dataflow id="406" from="add_ln4816" to="store_ln0" fromId="27" toId="45">
</dataflow>
<dataflow id="408" from="StgValue_407" to="store_ln0" fromId="407" toId="46">
</dataflow>
<dataflow id="409" from="sineIdx_114" to="store_ln0" fromId="26" toId="46">
</dataflow>
<dataflow id="410" from="StgValue_398" to="store_ln0" fromId="398" toId="47">
</dataflow>
<dataflow id="411" from="indvars_iv710" to="store_ln0" fromId="25" toId="47">
</dataflow>
<dataflow id="412" from="StgValue_407" to="store_ln0" fromId="407" toId="48">
</dataflow>
<dataflow id="413" from="sineIdx9" to="store_ln0" fromId="24" toId="48">
</dataflow>
<dataflow id="415" from="StgValue_414" to="store_ln0" fromId="414" toId="49">
</dataflow>
<dataflow id="416" from="i8" to="store_ln0" fromId="23" toId="49">
</dataflow>
<dataflow id="417" from="StgValue_407" to="store_ln0" fromId="407" toId="50">
</dataflow>
<dataflow id="418" from="indvar_flatten7" to="store_ln0" fromId="22" toId="50">
</dataflow>
<dataflow id="420" from="StgValue_419" to="first_iter_0" fromId="419" toId="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="421" from="br_ln0" to="first_iter_0" fromId="51" toId="52">
</dataflow>
<dataflow id="423" from="StgValue_422" to="first_iter_0" fromId="422" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="424" from="br_ln48" to="first_iter_0" fromId="60" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="425" from="first_iter_0" to="br_ln51" fromId="52" toId="53">
</dataflow>
<dataflow id="426" from="indvar_flatten7" to="indvar_flatten7_load" fromId="22" toId="54">
</dataflow>
<dataflow id="427" from="indvar_flatten7_load" to="add_ln48_2" fromId="54" toId="55">
</dataflow>
<dataflow id="429" from="StgValue_428" to="add_ln48_2" fromId="428" toId="55">
</dataflow>
<dataflow id="430" from="indvar_flatten7" to="indvar_flatten7_load_1" fromId="22" toId="56">
</dataflow>
<dataflow id="431" from="indvar_flatten7_load_1" to="icmp_ln48" fromId="56" toId="57">
</dataflow>
<dataflow id="433" from="StgValue_432" to="icmp_ln48" fromId="432" toId="57">
</dataflow>
<dataflow id="434" from="icmp_ln48" to="br_ln48" fromId="57" toId="58">
</dataflow>
<dataflow id="435" from="add_ln48_2" to="store_ln48" fromId="55" toId="59">
</dataflow>
<dataflow id="436" from="indvar_flatten7" to="store_ln48" fromId="22" toId="59">
</dataflow>
<dataflow id="437" from="icmp_ln48" to="br_ln48" fromId="57" toId="60">
</dataflow>
<dataflow id="439" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="trunc_ln48_1" fromId="438" toId="61">
</dataflow>
<dataflow id="440" from="phaseInc_read" to="trunc_ln48_1" fromId="42" toId="61">
</dataflow>
<dataflow id="442" from="StgValue_441" to="trunc_ln48_1" fromId="441" toId="61">
</dataflow>
<dataflow id="444" from="StgValue_443" to="trunc_ln48_1" fromId="443" toId="61">
</dataflow>
<dataflow id="445" from="trunc_ln48_1" to="sext_ln48_1" fromId="61" toId="62">
</dataflow>
<dataflow id="446" from="gmem" to="gmem_addr_1" fromId="234" toId="63">
</dataflow>
<dataflow id="447" from="sext_ln48_1" to="gmem_addr_1" fromId="62" toId="63">
</dataflow>
<dataflow id="449" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="448" toId="64">
</dataflow>
<dataflow id="450" from="gmem_addr_1" to="empty_17" fromId="63" toId="64">
</dataflow>
<dataflow id="451" from="StgValue_266" to="empty_17" fromId="266" toId="64">
</dataflow>
<dataflow id="452" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="448" toId="65">
</dataflow>
<dataflow id="453" from="gmem_addr_1" to="empty_17" fromId="63" toId="65">
</dataflow>
<dataflow id="454" from="StgValue_266" to="empty_17" fromId="266" toId="65">
</dataflow>
<dataflow id="455" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="448" toId="66">
</dataflow>
<dataflow id="456" from="gmem_addr_1" to="empty_17" fromId="63" toId="66">
</dataflow>
<dataflow id="457" from="StgValue_266" to="empty_17" fromId="266" toId="66">
</dataflow>
<dataflow id="458" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="448" toId="67">
</dataflow>
<dataflow id="459" from="gmem_addr_1" to="empty_17" fromId="63" toId="67">
</dataflow>
<dataflow id="460" from="StgValue_266" to="empty_17" fromId="266" toId="67">
</dataflow>
<dataflow id="461" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="448" toId="68">
</dataflow>
<dataflow id="462" from="gmem_addr_1" to="empty_17" fromId="63" toId="68">
</dataflow>
<dataflow id="463" from="StgValue_266" to="empty_17" fromId="266" toId="68">
</dataflow>
<dataflow id="464" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="448" toId="69">
</dataflow>
<dataflow id="465" from="gmem_addr_1" to="empty_17" fromId="63" toId="69">
</dataflow>
<dataflow id="466" from="StgValue_266" to="empty_17" fromId="266" toId="69">
</dataflow>
<dataflow id="467" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="448" toId="70">
</dataflow>
<dataflow id="468" from="gmem_addr_1" to="empty_17" fromId="63" toId="70">
</dataflow>
<dataflow id="469" from="StgValue_266" to="empty_17" fromId="266" toId="70">
</dataflow>
<dataflow id="470" from="StgValue_422" to="icmp_ln5115" fromId="422" toId="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="471" from="br_ln0" to="icmp_ln5115" fromId="51" toId="71">
</dataflow>
<dataflow id="472" from="icmp_ln51" to="icmp_ln5115" fromId="90" toId="71">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="473" from="br_ln48" to="icmp_ln5115" fromId="60" toId="71">
<BackEdge/>
</dataflow>
<dataflow id="474" from="sineIdx_114" to="sineIdx_114_load" fromId="26" toId="72">
</dataflow>
<dataflow id="475" from="add_ln5318" to="add_ln5318_load" fromId="29" toId="73">
</dataflow>
<dataflow id="476" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_17" fromId="448" toId="74">
</dataflow>
<dataflow id="477" from="gmem_addr_1" to="empty_17" fromId="63" toId="74">
</dataflow>
<dataflow id="478" from="StgValue_266" to="empty_17" fromId="266" toId="74">
</dataflow>
<dataflow id="479" from="i8" to="i8_load" fromId="23" toId="75">
</dataflow>
<dataflow id="480" from="sineIdx9" to="sineIdx9_load" fromId="24" toId="76">
</dataflow>
<dataflow id="481" from="indvars_iv710" to="indvars_iv710_load" fromId="25" toId="77">
</dataflow>
<dataflow id="482" from="add_ln4816" to="add_ln4816_load" fromId="27" toId="78">
</dataflow>
<dataflow id="483" from="add_ln48_117" to="add_ln48_117_load" fromId="28" toId="79">
</dataflow>
<dataflow id="484" from="icmp_ln5115" to="or_ln50" fromId="71" toId="80">
</dataflow>
<dataflow id="485" from="first_iter_0" to="or_ln50" fromId="52" toId="80">
</dataflow>
<dataflow id="486" from="icmp_ln5115" to="i" fromId="71" toId="81">
</dataflow>
<dataflow id="487" from="add_ln4816_load" to="i" fromId="78" toId="81">
</dataflow>
<dataflow id="488" from="i8_load" to="i" fromId="75" toId="81">
</dataflow>
<dataflow id="489" from="icmp_ln5115" to="sineIdx" fromId="71" toId="82">
</dataflow>
<dataflow id="490" from="add_ln5318_load" to="sineIdx" fromId="73" toId="82">
</dataflow>
<dataflow id="491" from="sineIdx9_load" to="sineIdx" fromId="76" toId="82">
</dataflow>
<dataflow id="492" from="icmp_ln5115" to="select_ln48_2" fromId="71" toId="83">
</dataflow>
<dataflow id="493" from="add_ln48_117_load" to="select_ln48_2" fromId="79" toId="83">
</dataflow>
<dataflow id="494" from="indvars_iv710_load" to="select_ln48_2" fromId="77" toId="83">
</dataflow>
<dataflow id="495" from="i" to="empty_19" fromId="81" toId="84">
</dataflow>
<dataflow id="496" from="empty_19" to="i_cast_cast" fromId="84" toId="85">
</dataflow>
<dataflow id="497" from="accumulators" to="accumulators_addr" fromId="237" toId="86">
</dataflow>
<dataflow id="498" from="StgValue_260" to="accumulators_addr" fromId="260" toId="86">
</dataflow>
<dataflow id="499" from="i_cast_cast" to="accumulators_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="500" from="accumulators_addr" to="accumulators_load" fromId="86" toId="87">
</dataflow>
<dataflow id="501" from="icmp_ln5115" to="select_ln50" fromId="71" toId="88">
</dataflow>
<dataflow id="502" from="add_ln5318_load" to="select_ln50" fromId="73" toId="88">
</dataflow>
<dataflow id="503" from="sineIdx_114_load" to="select_ln50" fromId="72" toId="88">
</dataflow>
<dataflow id="504" from="select_ln50" to="sineIdx_2" fromId="88" toId="89">
</dataflow>
<dataflow id="505" from="StgValue_428" to="sineIdx_2" fromId="428" toId="89">
</dataflow>
<dataflow id="506" from="sineIdx_2" to="icmp_ln51" fromId="89" toId="90">
</dataflow>
<dataflow id="507" from="select_ln48_2" to="icmp_ln51" fromId="83" toId="90">
</dataflow>
<dataflow id="508" from="icmp_ln51" to="br_ln51" fromId="90" toId="91">
</dataflow>
<dataflow id="509" from="i" to="add_ln48" fromId="81" toId="92">
</dataflow>
<dataflow id="510" from="StgValue_404" to="add_ln48" fromId="404" toId="92">
</dataflow>
<dataflow id="511" from="select_ln48_2" to="add_ln48_1" fromId="83" toId="93">
</dataflow>
<dataflow id="512" from="StgValue_398" to="add_ln48_1" fromId="398" toId="93">
</dataflow>
<dataflow id="513" from="sineIdx" to="add_ln53" fromId="82" toId="94">
</dataflow>
<dataflow id="514" from="StgValue_398" to="add_ln53" fromId="398" toId="94">
</dataflow>
<dataflow id="515" from="add_ln53" to="store_ln53" fromId="94" toId="95">
</dataflow>
<dataflow id="516" from="add_ln5318" to="store_ln53" fromId="29" toId="95">
</dataflow>
<dataflow id="517" from="add_ln48_1" to="store_ln48" fromId="93" toId="96">
</dataflow>
<dataflow id="518" from="add_ln48_117" to="store_ln48" fromId="28" toId="96">
</dataflow>
<dataflow id="519" from="add_ln48" to="store_ln48" fromId="92" toId="97">
</dataflow>
<dataflow id="520" from="add_ln4816" to="store_ln48" fromId="27" toId="97">
</dataflow>
<dataflow id="521" from="sineIdx_2" to="store_ln56" fromId="89" toId="98">
</dataflow>
<dataflow id="522" from="sineIdx_114" to="store_ln56" fromId="26" toId="98">
</dataflow>
<dataflow id="523" from="select_ln48_2" to="store_ln48" fromId="83" toId="99">
</dataflow>
<dataflow id="524" from="indvars_iv710" to="store_ln48" fromId="25" toId="99">
</dataflow>
<dataflow id="525" from="sineIdx" to="store_ln48" fromId="82" toId="100">
</dataflow>
<dataflow id="526" from="sineIdx9" to="store_ln48" fromId="24" toId="100">
</dataflow>
<dataflow id="527" from="i" to="store_ln48" fromId="81" toId="101">
</dataflow>
<dataflow id="528" from="i8" to="store_ln48" fromId="23" toId="101">
</dataflow>
<dataflow id="530" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_1_read" fromId="529" toId="102">
</dataflow>
<dataflow id="531" from="gmem_addr_1" to="gmem_addr_1_read" fromId="63" toId="102">
</dataflow>
<dataflow id="532" from="accumulators_addr" to="accumulators_load" fromId="86" toId="103">
</dataflow>
<dataflow id="533" from="accumulators_load" to="store_ln53" fromId="103" toId="104">
</dataflow>
<dataflow id="534" from="accumulators_load112" to="store_ln53" fromId="31" toId="104">
</dataflow>
<dataflow id="535" from="gmem_addr_1_read" to="store_ln48" fromId="102" toId="105">
</dataflow>
<dataflow id="536" from="gmem_addr_1_read411" to="store_ln48" fromId="30" toId="105">
</dataflow>
<dataflow id="537" from="empty" to="p_load" fromId="32" toId="107">
</dataflow>
<dataflow id="539" from="_ssdm_op_SpecPipeline" to="specpipeline_ln50" fromId="538" toId="108">
</dataflow>
<dataflow id="540" from="StgValue_260" to="specpipeline_ln50" fromId="260" toId="108">
</dataflow>
<dataflow id="541" from="StgValue_260" to="specpipeline_ln50" fromId="260" toId="108">
</dataflow>
<dataflow id="542" from="StgValue_239" to="specpipeline_ln50" fromId="239" toId="108">
</dataflow>
<dataflow id="543" from="StgValue_260" to="specpipeline_ln50" fromId="260" toId="108">
</dataflow>
<dataflow id="544" from="empty_7" to="specpipeline_ln50" fromId="263" toId="108">
</dataflow>
<dataflow id="545" from="_ssdm_op_SpecPipeline" to="specpipeline_ln50" fromId="538" toId="109">
</dataflow>
<dataflow id="546" from="StgValue_260" to="specpipeline_ln50" fromId="260" toId="109">
</dataflow>
<dataflow id="547" from="StgValue_260" to="specpipeline_ln50" fromId="260" toId="109">
</dataflow>
<dataflow id="548" from="StgValue_239" to="specpipeline_ln50" fromId="239" toId="109">
</dataflow>
<dataflow id="549" from="StgValue_260" to="specpipeline_ln50" fromId="260" toId="109">
</dataflow>
<dataflow id="550" from="empty_7" to="specpipeline_ln50" fromId="263" toId="109">
</dataflow>
<dataflow id="552" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="551" toId="110">
</dataflow>
<dataflow id="554" from="VITIS_LOOP_48_1_VITIS_LOOP_51_2_str" to="specloopname_ln0" fromId="553" toId="110">
</dataflow>
<dataflow id="556" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="555" toId="111">
</dataflow>
<dataflow id="558" from="StgValue_557" to="speclooptripcount_ln0" fromId="557" toId="111">
</dataflow>
<dataflow id="559" from="StgValue_557" to="speclooptripcount_ln0" fromId="557" toId="111">
</dataflow>
<dataflow id="560" from="StgValue_557" to="speclooptripcount_ln0" fromId="557" toId="111">
</dataflow>
<dataflow id="561" from="_ssdm_op_SpecPipeline" to="specpipeline_ln50" fromId="538" toId="112">
</dataflow>
<dataflow id="562" from="StgValue_260" to="specpipeline_ln50" fromId="260" toId="112">
</dataflow>
<dataflow id="563" from="StgValue_260" to="specpipeline_ln50" fromId="260" toId="112">
</dataflow>
<dataflow id="564" from="StgValue_239" to="specpipeline_ln50" fromId="239" toId="112">
</dataflow>
<dataflow id="565" from="StgValue_260" to="specpipeline_ln50" fromId="260" toId="112">
</dataflow>
<dataflow id="566" from="empty_7" to="specpipeline_ln50" fromId="263" toId="112">
</dataflow>
<dataflow id="567" from="or_ln50" to="br_ln51" fromId="80" toId="113">
</dataflow>
<dataflow id="568" from="p_load" to="accumulators_load3" fromId="107" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="569" from="br_ln51" to="accumulators_load3" fromId="113" toId="114">
</dataflow>
<dataflow id="570" from="accumulators_load" to="accumulators_load3" fromId="103" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="571" from="br_ln51" to="accumulators_load3" fromId="106" toId="114">
</dataflow>
<dataflow id="572" from="gmem_addr_1_read411" to="gmem_load" fromId="30" toId="115">
</dataflow>
<dataflow id="573" from="accumulators_load112" to="accumulators_load_1" fromId="31" toId="116">
</dataflow>
<dataflow id="574" from="gmem_load" to="add_ln53_1" fromId="115" toId="117">
</dataflow>
<dataflow id="575" from="accumulators_load3" to="add_ln53_1" fromId="114" toId="117">
</dataflow>
<dataflow id="577" from="_ssdm_op_PartSelect.i12.i32.i32.i32" to="address" fromId="576" toId="118">
</dataflow>
<dataflow id="578" from="add_ln53_1" to="address" fromId="117" toId="118">
</dataflow>
<dataflow id="580" from="StgValue_579" to="address" fromId="579" toId="118">
</dataflow>
<dataflow id="581" from="StgValue_443" to="address" fromId="443" toId="118">
</dataflow>
<dataflow id="582" from="gmem_load" to="shl_ln51" fromId="115" toId="119">
</dataflow>
<dataflow id="584" from="StgValue_583" to="shl_ln51" fromId="583" toId="119">
</dataflow>
<dataflow id="585" from="gmem_load" to="shl_ln51_1" fromId="115" toId="120">
</dataflow>
<dataflow id="587" from="StgValue_586" to="shl_ln51_1" fromId="586" toId="120">
</dataflow>
<dataflow id="588" from="shl_ln51" to="sub_ln51" fromId="119" toId="121">
</dataflow>
<dataflow id="589" from="shl_ln51_1" to="sub_ln51" fromId="120" toId="121">
</dataflow>
<dataflow id="590" from="accumulators_load_1" to="add_ln51" fromId="116" toId="122">
</dataflow>
<dataflow id="591" from="sub_ln51" to="add_ln51" fromId="121" toId="122">
</dataflow>
<dataflow id="592" from="add_ln51" to="store_ln53" fromId="122" toId="123">
</dataflow>
<dataflow id="593" from="accumulators_addr" to="store_ln53" fromId="86" toId="123">
</dataflow>
<dataflow id="594" from="add_ln53_1" to="store_ln53" fromId="117" toId="125">
</dataflow>
<dataflow id="595" from="empty" to="store_ln53" fromId="32" toId="125">
</dataflow>
<dataflow id="596" from="address" to="zext_ln55" fromId="118" toId="126">
</dataflow>
<dataflow id="597" from="sine_lut" to="sine_lut_addr" fromId="238" toId="127">
</dataflow>
<dataflow id="598" from="StgValue_260" to="sine_lut_addr" fromId="260" toId="127">
</dataflow>
<dataflow id="599" from="zext_ln55" to="sine_lut_addr" fromId="126" toId="127">
</dataflow>
<dataflow id="600" from="sine_lut_addr" to="sine_lut_load" fromId="127" toId="128">
</dataflow>
<dataflow id="601" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="trunc_ln" fromId="438" toId="129">
</dataflow>
<dataflow id="602" from="samples_read" to="trunc_ln" fromId="41" toId="129">
</dataflow>
<dataflow id="603" from="StgValue_441" to="trunc_ln" fromId="441" toId="129">
</dataflow>
<dataflow id="604" from="StgValue_443" to="trunc_ln" fromId="443" toId="129">
</dataflow>
<dataflow id="605" from="trunc_ln" to="sext_ln48" fromId="129" toId="130">
</dataflow>
<dataflow id="606" from="gmem" to="gmem_addr" fromId="234" toId="131">
</dataflow>
<dataflow id="607" from="sext_ln48" to="gmem_addr" fromId="130" toId="131">
</dataflow>
<dataflow id="609" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_16" fromId="608" toId="132">
</dataflow>
<dataflow id="610" from="gmem_addr" to="empty_16" fromId="131" toId="132">
</dataflow>
<dataflow id="612" from="StgValue_611" to="empty_16" fromId="611" toId="132">
</dataflow>
<dataflow id="613" from="sine_lut_addr" to="sine_lut_load" fromId="127" toId="134">
</dataflow>
<dataflow id="614" from="_ssdm_op_SpecPipeline" to="specpipeline_ln47" fromId="538" toId="135">
</dataflow>
<dataflow id="615" from="StgValue_280" to="specpipeline_ln47" fromId="280" toId="135">
</dataflow>
<dataflow id="616" from="StgValue_260" to="specpipeline_ln47" fromId="260" toId="135">
</dataflow>
<dataflow id="617" from="StgValue_260" to="specpipeline_ln47" fromId="260" toId="135">
</dataflow>
<dataflow id="618" from="StgValue_260" to="specpipeline_ln47" fromId="260" toId="135">
</dataflow>
<dataflow id="619" from="empty_7" to="specpipeline_ln47" fromId="263" toId="135">
</dataflow>
<dataflow id="620" from="sine_lut_load" to="zext_ln56" fromId="134" toId="136">
</dataflow>
<dataflow id="622" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln56" fromId="621" toId="137">
</dataflow>
<dataflow id="623" from="gmem_addr" to="write_ln56" fromId="131" toId="137">
</dataflow>
<dataflow id="624" from="zext_ln56" to="write_ln56" fromId="136" toId="137">
</dataflow>
<dataflow id="626" from="StgValue_625" to="write_ln56" fromId="625" toId="137">
</dataflow>
<dataflow id="628" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_18" fromId="627" toId="138">
</dataflow>
<dataflow id="629" from="gmem_addr" to="empty_18" fromId="131" toId="138">
</dataflow>
<dataflow id="630" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_18" fromId="627" toId="139">
</dataflow>
<dataflow id="631" from="gmem_addr" to="empty_18" fromId="131" toId="139">
</dataflow>
<dataflow id="632" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_18" fromId="627" toId="140">
</dataflow>
<dataflow id="633" from="gmem_addr" to="empty_18" fromId="131" toId="140">
</dataflow>
<dataflow id="634" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_18" fromId="627" toId="141">
</dataflow>
<dataflow id="635" from="gmem_addr" to="empty_18" fromId="131" toId="141">
</dataflow>
<dataflow id="636" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_18" fromId="627" toId="142">
</dataflow>
<dataflow id="637" from="gmem_addr" to="empty_18" fromId="131" toId="142">
</dataflow>
<dataflow id="638" from="first_iter_0" to="StgValue_3" fromId="52" toId="3">
</dataflow>
<dataflow id="639" from="first_iter_0" to="StgValue_4" fromId="52" toId="4">
</dataflow>
<dataflow id="640" from="first_iter_0" to="StgValue_5" fromId="52" toId="5">
</dataflow>
<dataflow id="641" from="first_iter_0" to="StgValue_6" fromId="52" toId="6">
</dataflow>
<dataflow id="642" from="first_iter_0" to="StgValue_7" fromId="52" toId="7">
</dataflow>
<dataflow id="643" from="first_iter_0" to="StgValue_8" fromId="52" toId="8">
</dataflow>
<dataflow id="644" from="first_iter_0" to="StgValue_9" fromId="52" toId="9">
</dataflow>
<dataflow id="645" from="first_iter_0" to="StgValue_10" fromId="52" toId="10">
</dataflow>
<dataflow id="646" from="or_ln50" to="StgValue_10" fromId="80" toId="10">
</dataflow>
<dataflow id="647" from="or_ln50" to="StgValue_11" fromId="80" toId="11">
</dataflow>
<dataflow id="648" from="icmp_ln51" to="StgValue_12" fromId="90" toId="12">
</dataflow>
<dataflow id="649" from="first_iter_0" to="StgValue_14" fromId="52" toId="14">
</dataflow>
<dataflow id="650" from="icmp_ln48" to="StgValue_16" fromId="57" toId="16">
</dataflow>
<dataflow id="651" from="icmp_ln48" to="StgValue_17" fromId="57" toId="17">
</dataflow>
<dataflow id="652" from="icmp_ln48" to="StgValue_18" fromId="57" toId="18">
</dataflow>
<dataflow id="653" from="icmp_ln48" to="StgValue_19" fromId="57" toId="19">
</dataflow>
<dataflow id="654" from="icmp_ln48" to="StgValue_20" fromId="57" toId="20">
</dataflow>
<dataflow id="655" from="icmp_ln48" to="StgValue_2" fromId="57" toId="2">
</dataflow>
<dataflow id="656" from="icmp_ln48" to="StgValue_3" fromId="57" toId="3">
</dataflow>
<dataflow id="657" from="icmp_ln48" to="StgValue_4" fromId="57" toId="4">
</dataflow>
<dataflow id="658" from="icmp_ln48" to="StgValue_5" fromId="57" toId="5">
</dataflow>
<dataflow id="659" from="icmp_ln48" to="StgValue_6" fromId="57" toId="6">
</dataflow>
<dataflow id="660" from="icmp_ln48" to="StgValue_7" fromId="57" toId="7">
</dataflow>
<dataflow id="661" from="icmp_ln48" to="StgValue_8" fromId="57" toId="8">
</dataflow>
<dataflow id="662" from="icmp_ln48" to="StgValue_9" fromId="57" toId="9">
</dataflow>
<dataflow id="663" from="icmp_ln48" to="StgValue_10" fromId="57" toId="10">
</dataflow>
<dataflow id="664" from="icmp_ln48" to="StgValue_11" fromId="57" toId="11">
</dataflow>
<dataflow id="665" from="icmp_ln48" to="StgValue_12" fromId="57" toId="12">
</dataflow>
<dataflow id="666" from="icmp_ln48" to="StgValue_13" fromId="57" toId="13">
</dataflow>
<dataflow id="667" from="icmp_ln48" to="StgValue_14" fromId="57" toId="14">
</dataflow>
<dataflow id="668" from="icmp_ln48" to="StgValue_15" fromId="57" toId="15">
</dataflow>
<dataflow id="669" from="or_ln50" to="StgValue_12" fromId="80" toId="12">
</dataflow>
<dataflow id="670" from="or_ln50" to="StgValue_13" fromId="80" toId="13">
</dataflow>
<dataflow id="671" from="or_ln50" to="StgValue_14" fromId="80" toId="14">
</dataflow>
<dataflow id="672" from="or_ln50" to="StgValue_15" fromId="80" toId="15">
</dataflow>
<dataflow id="673" from="or_ln50" to="StgValue_16" fromId="80" toId="16">
</dataflow>
<dataflow id="674" from="or_ln50" to="StgValue_17" fromId="80" toId="17">
</dataflow>
<dataflow id="675" from="or_ln50" to="StgValue_18" fromId="80" toId="18">
</dataflow>
<dataflow id="676" from="or_ln50" to="StgValue_19" fromId="80" toId="19">
</dataflow>
<dataflow id="677" from="or_ln50" to="StgValue_20" fromId="80" toId="20">
</dataflow>
</dataflows>


</stg>
