A. V. Aho , S. C. Johnson, Optimal Code Generation for Expression Trees, Journal of the ACM (JACM), v.23 n.3, p.488-501, July 1976[doi>10.1145/321958.321970]
A. V. Aho , S. C. Johnson , J. D. Ullman, Code Generation for Expressions with Common Subexpressions, Journal of the ACM (JACM), v.24 n.1, p.146-160, Jan. 1977[doi>10.1145/321992.322001]
A. V. Aho , S. C. Johnson , J. D. Ullman, Code-generation for machines with multiregister operations, Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.21-28, January 17-19, 1977, Los Angeles, California[doi>10.1145/512950.512953]
Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
CORPORATE Analog Devices, ADSP-2100 Family user's manual, Prentice-Hall, Inc., Upper Saddle River, NJ, 1993
A. W. Appel , K. J. Supowit, Generalization of the Sethi-Ullman algorithm for register allocation, Software—Practice & Experience, v.17 n.6, p.417-421, June 1987[doi>10.1002/spe.4380170607]
Guido Costa Souza De Araujo, Code generation algorithms for digital signal processors, Princeton University, Princeton, NJ, 1997
Guido Araujo , Ashok Sudarsanam , Sharad Malik, Instruction Set Design and Optimizations for Address Computation in DSP Architectures, Proceedings of the 9th international symposium on System synthesis, p.105, November 06-08, 1996
David H. Bartley, Optimizing stack frame accesses for processors with restricted addressing modes, Software—Practice & Experience, v.22 n.2, p.101-110, Feb. 1992[doi>10.1002/spe.4380220202]
A. Basu , R. Leupers , P. Marwedel, Array Index Allocation under Register Constraints in DSP Programs, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.330, January 10-13, 1999
Rastislav Bodík , Rajiv Gupta, Array data flow analysis for load-store optimizations in fine-grain architectures, International Journal of Parallel Programming, v.24 n.6, p.481-512, Dec. 1996
F. T. Boesch , J. F. Gimpel, Covering Points of a Digraph with Point-Disjoint Paths and Its Application to Code Optimization, Journal of the ACM (JACM), v.24 n.2, p.192-198, April 1977[doi>10.1145/322003.322005]
David G. Bradlee , Susan J. Eggers , Robert R. Henry, Integrating register allocation and instruction scheduling for RISCs, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.122-131, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106986]
P. Briggs , K. D. Cooper , K. Kennedy , L. Torczon, Coloring  heuristics for register allocation, Proceedings of the ACM SIGPLAN 1989 Conference on Programming language design and implementation, p.275-284, June 19-23, 1989, Portland, Oregon, USA[doi>10.1145/73141.74843]
J. L. Bruno , T. Lassagne, The Generation of Optimal Code for Stack Machines, Journal of the ACM (JACM), v.22 n.3, p.382-396, July 1975[doi>10.1145/321892.321901]
John Bruno , Ravi Sethi, Code Generation for a One-Register Machine, Journal of the ACM (JACM), v.23 n.3, p.502-510, July 1976[doi>10.1145/321958.321971]
David Callahan , Steve Carr , Ken Kennedy, Improving register allocation for subscripted variables, Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, p.53-65, June 1990, White Plains, New York, USA[doi>10.1145/93542.93553]
David Callahan , Brian Koblenz, Register allocation via hierarchical graph coloring, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.192-203, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113462]
G. J. Chaitin, Register allocation & spilling via graph coloring, Proceedings of the 1982 SIGPLAN symposium on Compiler construction, p.98-105, June 23-25, 1982, Boston, Massachusetts, USA[doi>10.1145/800230.806984]
Fred C. Chow , John L. Hennessy, The priority-based coloring approach to register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.12 n.4, p.501-536, Oct. 1990[doi>10.1145/88616.88621]
R. Cytron , J. Ferrante , B. K. Rosen , M. N. Wegman , F. K. Zadeck, An efficient method of computing static single assignment form, Proceedings of the 16th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.25-35, January 11-13, 1989, Austin, Texas, USA[doi>10.1145/75277.75280]
Erik Eckstein , Andreas Krall, Minimizing cost of local variables access for DSP-processors, Proceedings of the ACM SIGPLAN 1999 workshop on Languages, compilers, and tools for embedded systems, p.20-27, May 05-05, 1999, Atlanta, Georgia, USA[doi>10.1145/314403.314424]
Catherine Gebotys, DSP address optimization using a minimum cost circulation technique, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.100-103, November 09-13, 1997, San Jose, California, USA
J. R. Goodman , W.-C. Hsu, Code scheduling and register allocation in large basic blocks, Proceedings of the 2nd international conference on Supercomputing, p.442-452, June 1988, St. Malo, France[doi>10.1145/55364.55407]
Rajiv Gupta , Mary Lou Soffa , Denise Ombres, Efficient register allocation via coloring using clique separators, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.3, p.370-386, May 1994[doi>10.1145/177492.177499]
Charles Young Hitchcock, III, Addressing modes for fast and optimal code generation (compilers), Carnegie Mellon University, Pittsburgh, PA, 1986
L. P. Horwitz , R. M. Karp , R. E. Miller , S. Winograd, Index Register Allocation, Journal of the ACM (JACM), v.13 n.1, p.43-61, Jan. 1966[doi>10.1145/321312.321317]
Leupers, R., Basu, A., and Marwedel, P. 1998. Optimized array index computation in DSP programs. In Proceedings of the ASP-DAC. IEEE Computer Society Press, Los Alamitos, CA.
Rainer Leupers , Fabian David, A uniform optimization technique for offset assignment problems, Proceedings of the 11th international symposium on System synthesis, p.3-8, December 02-04, 1998, Hsinchu, Taiwan, China
Stan Liao , Srinivas Devadas , Kurt Keutzer , Steve Tjiang , Albert Wang, Storage assignment to decrease code size, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.186-195, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207139]
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Ottoni, G., Rigo, S., Araujo, G., Rajagopalan, S., and Malik, S. 2001. Optimal Live Range Merge for Address Register Allocation in Embedded Programs. In Proceedings of the 10th International Conference on Compiler Construction (CC2001). Lecture Notes in Computer Science, vol. 2027. Springer, Berlin, Germany, 274--288.
Amit Rao , Santosh Pande, Storage assignment optimizations to generate compact and efficient code on embedded DSPs, Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, p.128-138, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/301618.301653]
Sethi, R. 1975. Complete register allocation problems. SIAM J. Comput. 4, 3 (Sept.), 226--248.
Ravi Sethi , J. D. Ullman, The Generation of Optimal Code for Arithmetic Expressions, Journal of the ACM (JACM), v.17 n.4, p.715-728, Oct. 1970[doi>10.1145/321607.321620]
Robert Endre Tarjan, Data structures and network algorithms, Society for Industrial and Applied Mathematics, Philadelphia, PA, 1983
Zivojnovic, V., Velarde, J., and Sclåager, C. 1994. DSPstone, a DSP benchmarking methodology. Technical report, Aachen University of Technology (Aug.), Aachen, Germany.
