---
title: About
---

<img src="pic/oussama.jpg" alt="photo" style="float: left;" width="105"/>

<center>
    <h2> Oussama Oulkaid </h2>
    <h3> 
    PhD Student, Formal Methods for Pseudo-Electric Circuit Verification <br>
    @ <i> <a href="http://www.ens-lyon.fr/LIP/">Laboratoire de l'Informatique du Parallélisme</a> </i>,
    <i> <a href="https://www-verimag.imag.fr/">VERIMAG</a> </i>,
    and <i> <a href="https://www.aniah.fr/">Aniah</a> </i>
    </h3>
   <hr>
</center>

## ABOUT
Since October 2022, I am conducting a [_CIFRE_](https://www.enseignementsup-recherche.gouv.fr/fr/les-cifre-46510) PhD thesis 
in [_LIP_](http://www.ens-lyon.fr/LIP/), [_VERIMAG_](https://www-verimag.imag.fr/">Verimag) and [_Aniah_](https://www.aniah.fr/">Aniah). \
The academic side of my thesis is supervised by [Matthieu Moy](https://matthieu-moy.fr/) 
and co-supervised by [Pascal Raymond](http://www-verimag.imag.fr/~raymond/). \
The industrial side is supervised by [Mehdi Khosravian](https://www.lamsade.dauphine.fr/~mkhosravian/).

Here is my [short resume](short-resume.pdf).

## CONTACT
Office 297, VERIMAG laboratory, Bâtiment IMAG, 700 Avenue Centrale, Saint Martin d'Hères 38401, France \
Oussama\.Oulkaid@ens-lyon.fr
