// Seed: 3015048559
module module_0 (
    input wor   id_0,
    input wor   id_1,
    input uwire id_2,
    input tri   id_3
);
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input tri1 id_11,
    output wand id_12,
    input supply1 id_13,
    output tri0 id_14,
    input tri1 id_15,
    input wor id_16,
    input wor id_17,
    output tri1 id_18,
    output wand id_19,
    input wire id_20,
    input supply0 id_21,
    output uwire id_22,
    output wire id_23,
    output wor id_24,
    input uwire id_25
);
  wire id_27;
  module_0(
      id_20, id_11, id_25, id_11
  );
endmodule
