// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "dt-bindings/interrupt-controller/irq.h"
#include "dt-bindings/gpio/gpio.h"
#include "dt-bindings/clock/mt7981-clk.h"
#include "dt-bindings/reset/mt7981-resets.h"

&soc {
    compatible = "mediatek,mt7981-soc";
    #address-cells = <2>;
    #size-cells = <2>;
    ranges;

    uart0: serial@11002000 {
        compatible = "mediatek,mt7981-uart", "mediatek,mt6577-uart";
        reg = <0 0x11002000 0 0x400>;
        interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_LOW>;
        clocks = <&topckgen CLK_TOP_UART_SEL>, <&pericfg CLK_PERI_UART0>;
        clock-names = "baud", "bus";
        status = "disabled";
    };

    watchdog: watchdog@1001c000 {
        compatible = "mediatek,mt7981-wdt", "mediatek,mt6589-wdt";
        reg = <0 0x1001c000 0 0x100>;
        interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>;
        status = "disabled";
    };

    topckgen: clock-controller@10000000 {
        compatible = "mediatek,mt7981-topckgen";
        reg = <0 0x10000000 0 0x1000>;
        #clock-cells = <1>;
    };

    pericfg: syscon@10003000 {
        compatible = "mediatek,mt7981-pericfg", "syscon";
        reg = <0 0x10003000 0 0x1000>;
    };

    resetc: reset-controller@10000000 {
        compatible = "mediatek,mt7981-reset";
        reg = <0 0x10000000 0 0x1000>;
        #reset-cells = <1>;
    };
};
