{
  "Top": "decoder",
  "RtlTop": "decoder",
  "RtlPrefix": "",
  "RtlSubPrefix": "decoder_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_24": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_24_0",
          "name": "input_24_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_24_0_ap_vld",
          "name": "input_24_0_ap_vld",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_24_1",
          "name": "input_24_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_24_1_ap_vld",
          "name": "input_24_1_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    },
    "layer5_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer5_out",
          "name": "layer5_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer5_out_ap_vld",
          "name": "layer5_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=sysgen",
      "config_export -output=C:\/Users\/Vansh\/vck\/NN_on_FPGA\/decoder_ip",
      "config_export -rtl=verilog",
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=all",
      "config_cosim -wave_debug=1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "decoder"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "8",
    "Latency": "29"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "decoder",
    "Version": "1.0",
    "DisplayName": "Decoder",
    "Revision": "2113663086",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_decoder_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/decoder\/decoder_hls\/firmware\/parameters.h",
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/decoder\/decoder_hls\/firmware\/defines.h",
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/decoder\/decoder_hls\/firmware\/decoder.h",
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/decoder\/decoder_hls\/firmware\/decoder.cpp"
    ],
    "TestBench": [
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/decoder\/decoder_hls\/firmware\/weights",
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/decoder\/decoder_hls\/tb_data",
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/decoder\/decoder_hls\/decoder_test.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.vhd",
      "impl\/vhdl\/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.vhd",
      "impl\/vhdl\/decoder_mul_16s_11s_26_1_1.vhd",
      "impl\/vhdl\/decoder_mul_16s_12s_26_1_1.vhd",
      "impl\/vhdl\/decoder_mul_16s_13s_26_1_1.vhd",
      "impl\/vhdl\/decoder_mul_18s_17ns_26_1_1.vhd",
      "impl\/vhdl\/decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.vhd",
      "impl\/vhdl\/decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.vhd",
      "impl\/vhdl\/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.vhd",
      "impl\/vhdl\/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.vhd",
      "impl\/vhdl\/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.vhd",
      "impl\/vhdl\/decoder_sparsemux_21_4_17_1_1.vhd",
      "impl\/vhdl\/decoder.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v",
      "impl\/verilog\/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v",
      "impl\/verilog\/decoder_mul_16s_11s_26_1_1.v",
      "impl\/verilog\/decoder_mul_16s_12s_26_1_1.v",
      "impl\/verilog\/decoder_mul_16s_13s_26_1_1.v",
      "impl\/verilog\/decoder_mul_18s_17ns_26_1_1.v",
      "impl\/verilog\/decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v",
      "impl\/verilog\/decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v",
      "impl\/verilog\/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v",
      "impl\/verilog\/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.dat",
      "impl\/verilog\/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v",
      "impl\/verilog\/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.dat",
      "impl\/verilog\/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.v",
      "impl\/verilog\/decoder_sparsemux_21_4_17_1_1.v",
      "impl\/verilog\/decoder.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/decoder.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_24_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_24_0": "DATA"},
      "ports": ["input_24_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "input_24"
        }]
    },
    "input_24_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_24_1": "DATA"},
      "ports": ["input_24_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "input_24"
        }]
    },
    "layer5_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"layer5_out": "DATA"},
      "ports": ["layer5_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer5_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_24_0": {
      "dir": "in",
      "width": "16"
    },
    "input_24_0_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "input_24_1": {
      "dir": "in",
      "width": "16"
    },
    "input_24_1_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "layer5_out": {
      "dir": "out",
      "width": "256"
    },
    "layer5_out_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "decoder",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s",
          "InstanceName": "grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_59",
          "BindInstances": "mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 add_ln73_fu_561_p2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_13s_26_1_1_U4 add_ln58_285_fu_778_p2 add_ln58_286_fu_788_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s",
          "InstanceName": "call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_67",
          "BindInstances": "icmp_ln45_fu_208_p2 datareg_fu_214_p3 icmp_ln45_1_fu_226_p2 datareg_1_fu_232_p3 icmp_ln45_2_fu_244_p2 datareg_2_fu_250_p3 icmp_ln45_3_fu_262_p2 datareg_3_fu_268_p3 icmp_ln45_4_fu_280_p2 datareg_4_fu_286_p3 icmp_ln45_5_fu_298_p2 datareg_5_fu_304_p3 icmp_ln45_6_fu_316_p2 datareg_6_fu_322_p3 icmp_ln45_7_fu_334_p2 datareg_7_fu_340_p3 icmp_ln45_8_fu_352_p2 datareg_8_fu_358_p3 icmp_ln45_9_fu_370_p2 datareg_9_fu_376_p3 icmp_ln45_10_fu_388_p2 datareg_10_fu_394_p3 icmp_ln45_11_fu_406_p2 datareg_11_fu_412_p3 icmp_ln45_12_fu_424_p2 datareg_12_fu_430_p3 icmp_ln45_13_fu_442_p2 datareg_13_fu_448_p3 icmp_ln45_14_fu_460_p2 datareg_14_fu_466_p3 icmp_ln45_15_fu_478_p2 datareg_15_fu_484_p3"
        },
        {
          "ModuleName": "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s",
          "InstanceName": "grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_87",
          "BindInstances": "mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U44 mul_16s_11s_26_1_1_U31 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U28 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U50 mul_16s_11s_26_1_1_U31 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U29 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U28 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U46 add_ln73_fu_13912_p2 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U53 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U34 mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U32 mul_16s_12s_26_1_1_U48 mul_16s_11s_26_1_1_U31 mul_16s_13s_26_1_1_U40 add_ln42_fu_14043_p2 mul_16s_12s_26_1_1_U51 mul_16s_11s_26_1_1_U43 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U28 sub_ln42_fu_13517_p2 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U37 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U53 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U32 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U29 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U50 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U29 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U53 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U32 mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U28 sub_ln42_1_fu_14657_p2 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U55 mul_16s_11s_26_1_1_U47 mul_16s_11s_26_1_1_U31 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U29 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U53 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U55 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U27 mul_16s_11s_26_1_1_U31 mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U30 sub_ln73_5_fu_14918_p2 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U28 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U32 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U25 add_ln73_1_fu_14968_p2 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U48 mul_16s_11s_26_1_1_U52 mul_16s_11s_26_1_1_U43 mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U28 mul_16s_12s_26_1_1_U53 sub_ln73_fu_15055_p2 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U34 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U32 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U29 mul_16s_11s_26_1_1_U31 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U30 sub_ln73_6_fu_15112_p2 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U42 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U37 mul_16s_13s_26_1_1_U40 sub_ln73_7_fu_13555_p2 sub_ln73_8_fu_13597_p2 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U44 mul_16s_11s_26_1_1_U31 mul_16s_12s_26_1_1_U51 sub_ln42_4_fu_13635_p2 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U32 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U29 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U53 sub_ln73_9_fu_13680_p2 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U35 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U39 sub_ln73_10_fu_13116_p2 mul_16s_12s_26_1_1_U28 sub_ln73_11_fu_13150_p2 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U32 mul_16s_11s_26_1_1_U47 add_ln73_2_fu_13174_p2 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U29 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U53 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U35 add_ln42_1_fu_13232_p2 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U41 add_ln58_1_fu_14376_p2 add_ln58_4_fu_14779_p2 add_ln58_7_fu_15128_p2 add_ln58_8_fu_15404_p2 add_ln58_17_fu_14393_p2 add_ln58_20_fu_14797_p2 add_ln58_23_fu_15134_p2 add_ln58_24_fu_15420_p2 add_ln58_33_fu_14146_p2 add_ln58_36_fu_14815_p2 add_ln58_39_fu_15139_p2 add_ln58_40_fu_15436_p2 add_ln58_49_fu_14421_p2 add_ln58_52_fu_14833_p2 add_ln58_55_fu_15145_p2 add_ln58_56_fu_15452_p2 add_ln58_65_fu_14438_p2 add_ln58_68_fu_15156_p2 add_ln58_71_fu_15168_p2 add_ln58_72_fu_15468_p2 add_ln58_81_fu_14456_p2 add_ln58_84_fu_15180_p2 add_ln58_87_fu_15191_p2 add_ln58_88_fu_15484_p2 add_ln58_97_fu_14474_p2 add_ln58_100_fu_15201_p2 add_ln58_103_fu_15212_p2 add_ln58_104_fu_15500_p2 add_ln58_113_fu_14157_p2 add_ln58_116_fu_15221_p2 add_ln58_119_fu_15233_p2 add_ln58_120_fu_15516_p2 add_ln58_129_fu_14491_p2 add_ln58_132_fu_15245_p2 add_ln58_135_fu_15532_p2 add_ln58_136_fu_15537_p2 add_ln58_145_fu_14513_p2 add_ln58_148_fu_15263_p2 add_ln58_151_fu_15554_p2 add_ln58_152_fu_15560_p2 add_ln58_161_fu_14531_p2 add_ln58_164_fu_15279_p2 add_ln58_167_fu_15577_p2 add_ln58_168_fu_15707_p2 add_ln58_171_fu_13371_p2 add_ln58_172_fu_13823_p2 add_ln58_177_fu_14548_p2 add_ln58_180_fu_15295_p2 add_ln58_183_fu_15583_p2 add_ln58_184_fu_15723_p2 add_ln58_193_fu_14565_p2 add_ln58_196_fu_14851_p2 add_ln58_199_fu_15589_p2 add_ln58_200_fu_15739_p2 add_ln58_209_fu_14583_p2 add_ln58_212_fu_15313_p2 add_ln58_215_fu_15595_p2 add_ln58_216_fu_15755_p2 add_ln58_225_fu_14601_p2 add_ln58_228_fu_15331_p2 add_ln58_231_fu_15601_p2 add_ln58_232_fu_15771_p2 add_ln58_241_fu_14618_p2 add_ln58_244_fu_15347_p2 add_ln58_247_fu_15607_p2 add_ln58_248_fu_15787_p2"
        },
        {
          "ModuleName": "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s",
          "InstanceName": "grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107",
          "BindInstances": "icmp_ln65_fu_488_p2 xor_ln65_fu_494_p2 select_ln65_fu_500_p3 icmp_ln65_1_fu_508_p2 xor_ln65_1_fu_514_p2 select_ln65_1_fu_520_p3 icmp_ln65_2_fu_528_p2 xor_ln65_2_fu_534_p2 select_ln65_2_fu_540_p3 icmp_ln65_3_fu_548_p2 xor_ln65_3_fu_554_p2 select_ln65_3_fu_560_p3 icmp_ln65_4_fu_568_p2 xor_ln65_4_fu_574_p2 select_ln65_4_fu_580_p3 icmp_ln65_5_fu_588_p2 xor_ln65_5_fu_594_p2 select_ln65_5_fu_600_p3 icmp_ln65_6_fu_728_p2 xor_ln65_6_fu_732_p2 select_ln65_6_fu_738_p3 icmp_ln65_7_fu_608_p2 xor_ln65_7_fu_614_p2 select_ln65_7_fu_620_p3 icmp_ln65_8_fu_628_p2 xor_ln65_8_fu_634_p2 select_ln65_8_fu_640_p3 icmp_ln65_9_fu_648_p2 xor_ln65_9_fu_654_p2 select_ln65_9_fu_660_p3 icmp_ln65_10_fu_668_p2 xor_ln65_10_fu_674_p2 select_ln65_10_fu_680_p3 icmp_ln65_11_fu_688_p2 xor_ln65_11_fu_694_p2 select_ln65_11_fu_700_p3 icmp_ln65_12_fu_708_p2 xor_ln65_12_fu_714_p2 select_ln65_12_fu_720_p3 icmp_ln65_13_fu_744_p2 xor_ln65_13_fu_748_p2 select_ln65_13_fu_754_p3 icmp_ln65_14_fu_760_p2 xor_ln65_14_fu_766_p2 x_max_fu_772_p3 sub_ln245_fu_786_p2 xor_ln245_fu_808_p2 and_ln245_fu_814_p2 xor_ln245_1_fu_820_p2 sub_ln245_1_fu_829_p2 xor_ln245_2_fu_851_p2 and_ln245_1_fu_857_p2 xor_ln245_3_fu_863_p2 sub_ln245_2_fu_872_p2 xor_ln245_4_fu_894_p2 and_ln245_2_fu_900_p2 xor_ln245_5_fu_906_p2 sub_ln245_3_fu_915_p2 xor_ln245_6_fu_937_p2 and_ln245_3_fu_943_p2 xor_ln245_7_fu_949_p2 sub_ln245_4_fu_958_p2 xor_ln245_8_fu_980_p2 and_ln245_4_fu_986_p2 xor_ln245_9_fu_992_p2 sub_ln245_5_fu_1001_p2 xor_ln245_10_fu_1023_p2 and_ln245_5_fu_1029_p2 xor_ln245_11_fu_1035_p2 sub_ln245_6_fu_1044_p2 xor_ln245_12_fu_1066_p2 and_ln245_6_fu_1072_p2 xor_ln245_13_fu_1078_p2 sub_ln245_7_fu_1087_p2 xor_ln245_14_fu_1109_p2 and_ln245_7_fu_1115_p2 xor_ln245_15_fu_1121_p2 sub_ln245_8_fu_1130_p2 xor_ln245_16_fu_1152_p2 and_ln245_8_fu_1158_p2 xor_ln245_17_fu_1164_p2 sub_ln245_9_fu_1173_p2 xor_ln245_18_fu_1195_p2 and_ln245_9_fu_1201_p2 xor_ln245_19_fu_1207_p2 sub_ln245_10_fu_1216_p2 xor_ln245_20_fu_1238_p2 and_ln245_10_fu_1244_p2 xor_ln245_21_fu_1250_p2 sub_ln245_11_fu_1259_p2 xor_ln245_22_fu_1281_p2 and_ln245_11_fu_1287_p2 xor_ln245_23_fu_1293_p2 sub_ln245_12_fu_1302_p2 xor_ln245_24_fu_1324_p2 and_ln245_12_fu_1330_p2 xor_ln245_25_fu_1336_p2 sub_ln245_13_fu_1345_p2 xor_ln245_26_fu_1367_p2 and_ln245_13_fu_1373_p2 xor_ln245_27_fu_1379_p2 sub_ln245_14_fu_1388_p2 xor_ln245_28_fu_1410_p2 and_ln245_14_fu_1416_p2 xor_ln245_29_fu_1422_p2 sub_ln245_15_fu_1431_p2 xor_ln245_30_fu_1453_p2 and_ln245_15_fu_1459_p2 xor_ln245_31_fu_1465_p2 select_ln245_fu_1471_p3 select_ln245_1_fu_1489_p3 select_ln245_2_fu_1502_p3 select_ln245_3_fu_1520_p3 select_ln245_4_fu_1533_p3 select_ln245_5_fu_1551_p3 select_ln245_6_fu_1564_p3 select_ln245_7_fu_1582_p3 select_ln245_8_fu_1595_p3 select_ln245_9_fu_1613_p3 select_ln245_10_fu_1626_p3 select_ln245_11_fu_1644_p3 select_ln245_12_fu_1657_p3 select_ln245_13_fu_1675_p3 select_ln245_14_fu_1688_p3 select_ln245_15_fu_1706_p3 select_ln245_16_fu_1719_p3 select_ln245_17_fu_1737_p3 select_ln245_18_fu_1750_p3 select_ln245_19_fu_1768_p3 select_ln245_20_fu_1781_p3 select_ln245_21_fu_1799_p3 select_ln245_22_fu_1812_p3 select_ln245_23_fu_1830_p3 select_ln245_24_fu_1843_p3 select_ln245_25_fu_1861_p3 select_ln245_26_fu_1874_p3 select_ln245_27_fu_1892_p3 select_ln245_28_fu_1905_p3 select_ln245_29_fu_1923_p3 select_ln245_30_fu_1936_p3 select_ln245_31_fu_1954_p3 add_ln50_fu_1975_p2 add_ln50_1_fu_1981_p2 xor_ln50_fu_2039_p2 and_ln50_fu_2044_p2 xor_ln50_1_fu_2049_p2 select_ln50_fu_2053_p3 select_ln50_1_fu_2061_p3 add_ln50_2_fu_2011_p2 add_ln50_3_fu_2017_p2 xor_ln50_2_fu_2068_p2 and_ln50_1_fu_2073_p2 xor_ln50_3_fu_2078_p2 select_ln50_2_fu_2082_p3 select_ln50_3_fu_2090_p3 add_ln50_4_fu_2105_p2 add_ln50_5_fu_2111_p2 xor_ln50_4_fu_2133_p2 and_ln50_2_fu_2139_p2 xor_ln50_5_fu_2145_p2 select_ln50_4_fu_2151_p3 select_ln50_5_fu_2169_p3 mul_18s_17ns_26_1_1_U96 mul_18s_17ns_26_1_1_U97 mul_18s_17ns_26_1_1_U98 mul_18s_17ns_26_1_1_U99 mul_18s_17ns_26_1_1_U100 mul_18s_17ns_26_1_1_U101 mul_18s_17ns_26_1_1_U102 mul_18s_17ns_26_1_1_U103 mul_18s_17ns_26_1_1_U104 mul_18s_17ns_26_1_1_U105 mul_18s_17ns_26_1_1_U106 mul_18s_17ns_26_1_1_U107 mul_18s_17ns_26_1_1_U108 mul_18s_17ns_26_1_1_U109 mul_18s_17ns_26_1_1_U110 mul_18s_17ns_26_1_1_U111 exp_table_U invert_table_U",
          "Instances": [
            {
              "ModuleName": "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s",
              "InstanceName": "grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400",
              "BindInstances": "sparsemux_21_4_17_1_1_U74 sparsemux_21_4_17_1_1_U75 add_ln50_fu_282_p2 select_ln50_fu_296_p3 sparsemux_21_4_17_1_1_U76 sparsemux_21_4_17_1_1_U77 add_ln50_6_fu_408_p2 select_ln50_6_fu_422_p3 add_ln50_7_fu_436_p2 add_ln50_8_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_6_fu_474_p2 and_ln50_3_fu_480_p2 xor_ln50_7_fu_486_p2 xor_ln50_8_fu_492_p2 or_ln50_fu_498_p2 select_ln50_7_fu_504_p3 select_ln50_8_fu_512_p3 ap_return"
            },
            {
              "ModuleName": "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s",
              "InstanceName": "grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422",
              "BindInstances": "sparsemux_21_4_17_1_1_U74 sparsemux_21_4_17_1_1_U75 add_ln50_fu_282_p2 select_ln50_fu_296_p3 sparsemux_21_4_17_1_1_U76 sparsemux_21_4_17_1_1_U77 add_ln50_6_fu_408_p2 select_ln50_6_fu_422_p3 add_ln50_7_fu_436_p2 add_ln50_8_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_6_fu_474_p2 and_ln50_3_fu_480_p2 xor_ln50_7_fu_486_p2 xor_ln50_8_fu_492_p2 or_ln50_fu_498_p2 select_ln50_7_fu_504_p3 select_ln50_8_fu_512_p3 ap_return"
            },
            {
              "ModuleName": "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s",
              "InstanceName": "grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444",
              "BindInstances": "sparsemux_21_4_17_1_1_U74 sparsemux_21_4_17_1_1_U75 add_ln50_fu_282_p2 select_ln50_fu_296_p3 sparsemux_21_4_17_1_1_U76 sparsemux_21_4_17_1_1_U77 add_ln50_6_fu_408_p2 select_ln50_6_fu_422_p3 add_ln50_7_fu_436_p2 add_ln50_8_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_6_fu_474_p2 and_ln50_3_fu_480_p2 xor_ln50_7_fu_486_p2 xor_ln50_8_fu_492_p2 or_ln50_fu_498_p2 select_ln50_7_fu_504_p3 select_ln50_8_fu_512_p3 ap_return"
            },
            {
              "ModuleName": "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s",
              "InstanceName": "grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466",
              "BindInstances": "sparsemux_21_4_17_1_1_U74 sparsemux_21_4_17_1_1_U75 add_ln50_fu_282_p2 select_ln50_fu_296_p3 sparsemux_21_4_17_1_1_U76 sparsemux_21_4_17_1_1_U77 add_ln50_6_fu_408_p2 select_ln50_6_fu_422_p3 add_ln50_7_fu_436_p2 add_ln50_8_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_6_fu_474_p2 and_ln50_3_fu_480_p2 xor_ln50_7_fu_486_p2 xor_ln50_8_fu_492_p2 or_ln50_fu_498_p2 select_ln50_7_fu_504_p3 select_ln50_8_fu_512_p3 ap_return"
            }
          ]
        }
      ]
    },
    "Info": {
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "decoder": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.461"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "4",
          "FF": "634",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "874",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.141"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "41600",
          "UTIL_FF": "0",
          "LUT": "608",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "8",
          "PipelineDepth": "10",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.530"
        },
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "35",
          "FF": "4141",
          "AVAIL_FF": "41600",
          "UTIL_FF": "9",
          "LUT": "7649",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "36",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.394"
        },
        "Area": {
          "FF": "38",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "372",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "1",
          "PipelineDepth": "10",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.119"
        },
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "9",
          "DSP": "16",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "17",
          "FF": "2122",
          "AVAIL_FF": "41600",
          "UTIL_FF": "5",
          "LUT": "3795",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "decoder": {
        "Latency": {
          "LatencyBest": "29",
          "LatencyAvg": "29",
          "LatencyWorst": "29",
          "PipelineII": "8",
          "PipelineDepth": "30",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.119"
        },
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "9",
          "DSP": "52",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "57",
          "FF": "7714",
          "AVAIL_FF": "41600",
          "UTIL_FF": "18",
          "LUT": "13067",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "62",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-26 23:06:49 +1000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
