
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ionice_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401140 <.init>:
  401140:	stp	x29, x30, [sp, #-16]!
  401144:	mov	x29, sp
  401148:	bl	4014f0 <ferror@plt+0x60>
  40114c:	ldp	x29, x30, [sp], #16
  401150:	ret

Disassembly of section .plt:

0000000000401160 <memcpy@plt-0x20>:
  401160:	stp	x16, x30, [sp, #-16]!
  401164:	adrp	x16, 414000 <ferror@plt+0x12b70>
  401168:	ldr	x17, [x16, #4088]
  40116c:	add	x16, x16, #0xff8
  401170:	br	x17
  401174:	nop
  401178:	nop
  40117c:	nop

0000000000401180 <memcpy@plt>:
  401180:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401184:	ldr	x17, [x16]
  401188:	add	x16, x16, #0x0
  40118c:	br	x17

0000000000401190 <_exit@plt>:
  401190:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401194:	ldr	x17, [x16, #8]
  401198:	add	x16, x16, #0x8
  40119c:	br	x17

00000000004011a0 <strtoul@plt>:
  4011a0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4011a4:	ldr	x17, [x16, #16]
  4011a8:	add	x16, x16, #0x10
  4011ac:	br	x17

00000000004011b0 <strlen@plt>:
  4011b0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4011b4:	ldr	x17, [x16, #24]
  4011b8:	add	x16, x16, #0x18
  4011bc:	br	x17

00000000004011c0 <fputs@plt>:
  4011c0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4011c4:	ldr	x17, [x16, #32]
  4011c8:	add	x16, x16, #0x20
  4011cc:	br	x17

00000000004011d0 <exit@plt>:
  4011d0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4011d4:	ldr	x17, [x16, #40]
  4011d8:	add	x16, x16, #0x28
  4011dc:	br	x17

00000000004011e0 <dup@plt>:
  4011e0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4011e4:	ldr	x17, [x16, #48]
  4011e8:	add	x16, x16, #0x30
  4011ec:	br	x17

00000000004011f0 <strtoimax@plt>:
  4011f0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4011f4:	ldr	x17, [x16, #56]
  4011f8:	add	x16, x16, #0x38
  4011fc:	br	x17

0000000000401200 <strtod@plt>:
  401200:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401204:	ldr	x17, [x16, #64]
  401208:	add	x16, x16, #0x40
  40120c:	br	x17

0000000000401210 <__cxa_atexit@plt>:
  401210:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401214:	ldr	x17, [x16, #72]
  401218:	add	x16, x16, #0x48
  40121c:	br	x17

0000000000401220 <snprintf@plt>:
  401220:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401224:	ldr	x17, [x16, #80]
  401228:	add	x16, x16, #0x50
  40122c:	br	x17

0000000000401230 <localeconv@plt>:
  401230:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401234:	ldr	x17, [x16, #88]
  401238:	add	x16, x16, #0x58
  40123c:	br	x17

0000000000401240 <fileno@plt>:
  401240:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401244:	ldr	x17, [x16, #96]
  401248:	add	x16, x16, #0x60
  40124c:	br	x17

0000000000401250 <malloc@plt>:
  401250:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401254:	ldr	x17, [x16, #104]
  401258:	add	x16, x16, #0x68
  40125c:	br	x17

0000000000401260 <strncmp@plt>:
  401260:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401264:	ldr	x17, [x16, #112]
  401268:	add	x16, x16, #0x70
  40126c:	br	x17

0000000000401270 <bindtextdomain@plt>:
  401270:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401274:	ldr	x17, [x16, #120]
  401278:	add	x16, x16, #0x78
  40127c:	br	x17

0000000000401280 <__libc_start_main@plt>:
  401280:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401284:	ldr	x17, [x16, #128]
  401288:	add	x16, x16, #0x80
  40128c:	br	x17

0000000000401290 <fgetc@plt>:
  401290:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401294:	ldr	x17, [x16, #136]
  401298:	add	x16, x16, #0x88
  40129c:	br	x17

00000000004012a0 <strcasecmp@plt>:
  4012a0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4012a4:	ldr	x17, [x16, #144]
  4012a8:	add	x16, x16, #0x90
  4012ac:	br	x17

00000000004012b0 <strdup@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4012b4:	ldr	x17, [x16, #152]
  4012b8:	add	x16, x16, #0x98
  4012bc:	br	x17

00000000004012c0 <close@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4012c4:	ldr	x17, [x16, #160]
  4012c8:	add	x16, x16, #0xa0
  4012cc:	br	x17

00000000004012d0 <__gmon_start__@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4012d4:	ldr	x17, [x16, #168]
  4012d8:	add	x16, x16, #0xa8
  4012dc:	br	x17

00000000004012e0 <strtoumax@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4012e4:	ldr	x17, [x16, #176]
  4012e8:	add	x16, x16, #0xb0
  4012ec:	br	x17

00000000004012f0 <abort@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4012f4:	ldr	x17, [x16, #184]
  4012f8:	add	x16, x16, #0xb8
  4012fc:	br	x17

0000000000401300 <puts@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401304:	ldr	x17, [x16, #192]
  401308:	add	x16, x16, #0xc0
  40130c:	br	x17

0000000000401310 <textdomain@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401314:	ldr	x17, [x16, #200]
  401318:	add	x16, x16, #0xc8
  40131c:	br	x17

0000000000401320 <getopt_long@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401324:	ldr	x17, [x16, #208]
  401328:	add	x16, x16, #0xd0
  40132c:	br	x17

0000000000401330 <execvp@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401334:	ldr	x17, [x16, #216]
  401338:	add	x16, x16, #0xd8
  40133c:	br	x17

0000000000401340 <strcmp@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401344:	ldr	x17, [x16, #224]
  401348:	add	x16, x16, #0xe0
  40134c:	br	x17

0000000000401350 <warn@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401354:	ldr	x17, [x16, #232]
  401358:	add	x16, x16, #0xe8
  40135c:	br	x17

0000000000401360 <__ctype_b_loc@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401364:	ldr	x17, [x16, #240]
  401368:	add	x16, x16, #0xf0
  40136c:	br	x17

0000000000401370 <strtol@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401374:	ldr	x17, [x16, #248]
  401378:	add	x16, x16, #0xf8
  40137c:	br	x17

0000000000401380 <free@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401384:	ldr	x17, [x16, #256]
  401388:	add	x16, x16, #0x100
  40138c:	br	x17

0000000000401390 <vasprintf@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401394:	ldr	x17, [x16, #264]
  401398:	add	x16, x16, #0x108
  40139c:	br	x17

00000000004013a0 <strndup@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4013a4:	ldr	x17, [x16, #272]
  4013a8:	add	x16, x16, #0x110
  4013ac:	br	x17

00000000004013b0 <strspn@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4013b4:	ldr	x17, [x16, #280]
  4013b8:	add	x16, x16, #0x118
  4013bc:	br	x17

00000000004013c0 <strchr@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4013c4:	ldr	x17, [x16, #288]
  4013c8:	add	x16, x16, #0x120
  4013cc:	br	x17

00000000004013d0 <fflush@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4013d4:	ldr	x17, [x16, #296]
  4013d8:	add	x16, x16, #0x128
  4013dc:	br	x17

00000000004013e0 <warnx@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4013e4:	ldr	x17, [x16, #304]
  4013e8:	add	x16, x16, #0x130
  4013ec:	br	x17

00000000004013f0 <memchr@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13b70>
  4013f4:	ldr	x17, [x16, #312]
  4013f8:	add	x16, x16, #0x138
  4013fc:	br	x17

0000000000401400 <dcgettext@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401404:	ldr	x17, [x16, #320]
  401408:	add	x16, x16, #0x140
  40140c:	br	x17

0000000000401410 <errx@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401414:	ldr	x17, [x16, #328]
  401418:	add	x16, x16, #0x148
  40141c:	br	x17

0000000000401420 <strcspn@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401424:	ldr	x17, [x16, #336]
  401428:	add	x16, x16, #0x150
  40142c:	br	x17

0000000000401430 <printf@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401434:	ldr	x17, [x16, #344]
  401438:	add	x16, x16, #0x158
  40143c:	br	x17

0000000000401440 <__errno_location@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401444:	ldr	x17, [x16, #352]
  401448:	add	x16, x16, #0x160
  40144c:	br	x17

0000000000401450 <syscall@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401454:	ldr	x17, [x16, #360]
  401458:	add	x16, x16, #0x168
  40145c:	br	x17

0000000000401460 <fprintf@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401464:	ldr	x17, [x16, #368]
  401468:	add	x16, x16, #0x170
  40146c:	br	x17

0000000000401470 <err@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401474:	ldr	x17, [x16, #376]
  401478:	add	x16, x16, #0x178
  40147c:	br	x17

0000000000401480 <setlocale@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401484:	ldr	x17, [x16, #384]
  401488:	add	x16, x16, #0x180
  40148c:	br	x17

0000000000401490 <ferror@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13b70>
  401494:	ldr	x17, [x16, #392]
  401498:	add	x16, x16, #0x188
  40149c:	br	x17

Disassembly of section .text:

00000000004014a0 <.text>:
  4014a0:	mov	x29, #0x0                   	// #0
  4014a4:	mov	x30, #0x0                   	// #0
  4014a8:	mov	x5, x0
  4014ac:	ldr	x1, [sp]
  4014b0:	add	x2, sp, #0x8
  4014b4:	mov	x6, sp
  4014b8:	movz	x0, #0x0, lsl #48
  4014bc:	movk	x0, #0x0, lsl #32
  4014c0:	movk	x0, #0x40, lsl #16
  4014c4:	movk	x0, #0x15ac
  4014c8:	movz	x3, #0x0, lsl #48
  4014cc:	movk	x3, #0x0, lsl #32
  4014d0:	movk	x3, #0x40, lsl #16
  4014d4:	movk	x3, #0x3668
  4014d8:	movz	x4, #0x0, lsl #48
  4014dc:	movk	x4, #0x0, lsl #32
  4014e0:	movk	x4, #0x40, lsl #16
  4014e4:	movk	x4, #0x36e8
  4014e8:	bl	401280 <__libc_start_main@plt>
  4014ec:	bl	4012f0 <abort@plt>
  4014f0:	adrp	x0, 414000 <ferror@plt+0x12b70>
  4014f4:	ldr	x0, [x0, #4064]
  4014f8:	cbz	x0, 401500 <ferror@plt+0x70>
  4014fc:	b	4012d0 <__gmon_start__@plt>
  401500:	ret
  401504:	nop
  401508:	adrp	x0, 415000 <ferror@plt+0x13b70>
  40150c:	add	x0, x0, #0x1a8
  401510:	adrp	x1, 415000 <ferror@plt+0x13b70>
  401514:	add	x1, x1, #0x1a8
  401518:	cmp	x1, x0
  40151c:	b.eq	401534 <ferror@plt+0xa4>  // b.none
  401520:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401524:	ldr	x1, [x1, #1816]
  401528:	cbz	x1, 401534 <ferror@plt+0xa4>
  40152c:	mov	x16, x1
  401530:	br	x16
  401534:	ret
  401538:	adrp	x0, 415000 <ferror@plt+0x13b70>
  40153c:	add	x0, x0, #0x1a8
  401540:	adrp	x1, 415000 <ferror@plt+0x13b70>
  401544:	add	x1, x1, #0x1a8
  401548:	sub	x1, x1, x0
  40154c:	lsr	x2, x1, #63
  401550:	add	x1, x2, x1, asr #3
  401554:	cmp	xzr, x1, asr #1
  401558:	asr	x1, x1, #1
  40155c:	b.eq	401574 <ferror@plt+0xe4>  // b.none
  401560:	adrp	x2, 403000 <ferror@plt+0x1b70>
  401564:	ldr	x2, [x2, #1824]
  401568:	cbz	x2, 401574 <ferror@plt+0xe4>
  40156c:	mov	x16, x2
  401570:	br	x16
  401574:	ret
  401578:	stp	x29, x30, [sp, #-32]!
  40157c:	mov	x29, sp
  401580:	str	x19, [sp, #16]
  401584:	adrp	x19, 415000 <ferror@plt+0x13b70>
  401588:	ldrb	w0, [x19, #464]
  40158c:	cbnz	w0, 40159c <ferror@plt+0x10c>
  401590:	bl	401508 <ferror@plt+0x78>
  401594:	mov	w0, #0x1                   	// #1
  401598:	strb	w0, [x19, #464]
  40159c:	ldr	x19, [sp, #16]
  4015a0:	ldp	x29, x30, [sp], #32
  4015a4:	ret
  4015a8:	b	401538 <ferror@plt+0xa8>
  4015ac:	sub	sp, sp, #0x70
  4015b0:	stp	x20, x19, [sp, #96]
  4015b4:	mov	x19, x1
  4015b8:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4015bc:	stp	x24, x23, [sp, #64]
  4015c0:	mov	w23, w0
  4015c4:	add	x1, x1, #0x9c0
  4015c8:	mov	w0, #0x6                   	// #6
  4015cc:	stp	x29, x30, [sp, #16]
  4015d0:	stp	x28, x27, [sp, #32]
  4015d4:	stp	x26, x25, [sp, #48]
  4015d8:	stp	x22, x21, [sp, #80]
  4015dc:	add	x29, sp, #0x10
  4015e0:	bl	401480 <setlocale@plt>
  4015e4:	adrp	x20, 403000 <ferror@plt+0x1b70>
  4015e8:	add	x20, x20, #0x88e
  4015ec:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4015f0:	add	x1, x1, #0x899
  4015f4:	mov	x0, x20
  4015f8:	bl	401270 <bindtextdomain@plt>
  4015fc:	mov	x0, x20
  401600:	bl	401310 <textdomain@plt>
  401604:	adrp	x0, 401000 <memcpy@plt-0x180>
  401608:	add	x0, x0, #0xd90
  40160c:	bl	4036f0 <ferror@plt+0x2260>
  401610:	mov	w26, wzr
  401614:	mov	w25, wzr
  401618:	mov	w20, wzr
  40161c:	mov	x21, xzr
  401620:	mov	w24, #0x4                   	// #4
  401624:	mov	w22, #0x2                   	// #2
  401628:	adrp	x27, 415000 <ferror@plt+0x13b70>
  40162c:	adrp	x28, 415000 <ferror@plt+0x13b70>
  401630:	adrp	x2, 403000 <ferror@plt+0x1b70>
  401634:	adrp	x3, 403000 <ferror@plt+0x1b70>
  401638:	mov	w0, w23
  40163c:	mov	x1, x19
  401640:	add	x2, x2, #0x8ab
  401644:	add	x3, x3, #0x730
  401648:	mov	x4, xzr
  40164c:	bl	401320 <getopt_long@plt>
  401650:	cmp	w0, #0x62
  401654:	b.le	4016ac <ferror@plt+0x21c>
  401658:	sub	w8, w0, #0x6e
  40165c:	cmp	w8, #0x7
  401660:	b.hi	4016e0 <ferror@plt+0x250>  // b.pmore
  401664:	adrp	x11, 403000 <ferror@plt+0x1b70>
  401668:	add	x11, x11, #0x728
  40166c:	adr	x9, 40167c <ferror@plt+0x1ec>
  401670:	ldrb	w10, [x11, x8]
  401674:	add	x9, x9, x10, lsl #2
  401678:	br	x9
  40167c:	ldr	x24, [x27, #432]
  401680:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401684:	mov	w2, #0x5                   	// #5
  401688:	mov	x0, xzr
  40168c:	add	x1, x1, #0x8ba
  401690:	bl	401400 <dcgettext@plt>
  401694:	mov	x1, x0
  401698:	mov	x0, x24
  40169c:	bl	402504 <ferror@plt+0x1074>
  4016a0:	mov	w24, w0
  4016a4:	orr	w26, w26, #0x1
  4016a8:	b	401630 <ferror@plt+0x1a0>
  4016ac:	cmn	w0, #0x1
  4016b0:	b.eq	4017e4 <ferror@plt+0x354>  // b.none
  4016b4:	cmp	w0, #0x50
  4016b8:	b.ne	40197c <ferror@plt+0x4ec>  // b.any
  4016bc:	cbnz	w20, 4019c0 <ferror@plt+0x530>
  4016c0:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4016c4:	mov	w2, #0x5                   	// #5
  4016c8:	mov	x0, xzr
  4016cc:	add	x1, x1, #0x951
  4016d0:	bl	401400 <dcgettext@plt>
  4016d4:	mov	x21, x0
  4016d8:	mov	w20, #0x2                   	// #2
  4016dc:	b	401780 <ferror@plt+0x2f0>
  4016e0:	cmp	w0, #0x63
  4016e4:	stur	w24, [x29, #-4]
  4016e8:	b.ne	4019b4 <ferror@plt+0x524>  // b.any
  4016ec:	mov	w24, w23
  4016f0:	mov	w23, w25
  4016f4:	mov	x25, x28
  4016f8:	bl	401360 <__ctype_b_loc@plt>
  4016fc:	ldr	x28, [x27, #432]
  401700:	ldr	x8, [x0]
  401704:	ldrsb	x9, [x28]
  401708:	ldrh	w8, [x8, x9, lsl #1]
  40170c:	tbnz	w8, #11, 4017a0 <ferror@plt+0x310>
  401710:	mov	x22, xzr
  401714:	adrp	x8, 403000 <ferror@plt+0x1b70>
  401718:	add	x8, x8, #0x850
  40171c:	ldr	x1, [x8, x22, lsl #3]
  401720:	mov	x0, x28
  401724:	bl	4012a0 <strcasecmp@plt>
  401728:	cbz	w0, 4017c8 <ferror@plt+0x338>
  40172c:	add	x22, x22, #0x1
  401730:	cmp	x22, #0x4
  401734:	b.ne	401714 <ferror@plt+0x284>  // b.any
  401738:	b	401958 <ferror@plt+0x4c8>
  40173c:	cbnz	w20, 4019c0 <ferror@plt+0x530>
  401740:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401744:	mov	w2, #0x5                   	// #5
  401748:	mov	x0, xzr
  40174c:	add	x1, x1, #0x967
  401750:	bl	401400 <dcgettext@plt>
  401754:	mov	x21, x0
  401758:	mov	w20, #0x3                   	// #3
  40175c:	b	401780 <ferror@plt+0x2f0>
  401760:	cbnz	w20, 4019c0 <ferror@plt+0x530>
  401764:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401768:	mov	w2, #0x5                   	// #5
  40176c:	mov	x0, xzr
  401770:	add	x1, x1, #0x93c
  401774:	bl	401400 <dcgettext@plt>
  401778:	mov	x21, x0
  40177c:	mov	w20, #0x1                   	// #1
  401780:	ldr	x0, [x27, #432]
  401784:	mov	x1, x21
  401788:	bl	402504 <ferror@plt+0x1074>
  40178c:	mov	w25, w0
  401790:	b	401630 <ferror@plt+0x1a0>
  401794:	mov	w8, #0x1                   	// #1
  401798:	strb	w8, [x28, #468]
  40179c:	b	401630 <ferror@plt+0x1a0>
  4017a0:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4017a4:	mov	w2, #0x5                   	// #5
  4017a8:	mov	x0, xzr
  4017ac:	add	x1, x1, #0x8d6
  4017b0:	bl	401400 <dcgettext@plt>
  4017b4:	mov	x1, x0
  4017b8:	mov	x0, x28
  4017bc:	bl	402504 <ferror@plt+0x1074>
  4017c0:	mov	w22, w0
  4017c4:	b	4017cc <ferror@plt+0x33c>
  4017c8:	tbnz	w22, #31, 401958 <ferror@plt+0x4c8>
  4017cc:	mov	x28, x25
  4017d0:	mov	w25, w23
  4017d4:	mov	w23, w24
  4017d8:	ldur	w24, [x29, #-4]
  4017dc:	orr	w26, w26, #0x2
  4017e0:	b	401630 <ferror@plt+0x1a0>
  4017e4:	sub	w8, w22, #0x1
  4017e8:	cmp	w8, #0x2
  4017ec:	b.cc	401880 <ferror@plt+0x3f0>  // b.lo, b.ul, b.last
  4017f0:	cmp	w22, #0x3
  4017f4:	b.eq	40182c <ferror@plt+0x39c>  // b.none
  4017f8:	cbnz	w22, 40185c <ferror@plt+0x3cc>
  4017fc:	mov	w24, wzr
  401800:	tbz	w26, #0, 401880 <ferror@plt+0x3f0>
  401804:	ldrb	w8, [x28, #468]
  401808:	tbnz	w8, #0, 401880 <ferror@plt+0x3f0>
  40180c:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401810:	add	x1, x1, #0x9c1
  401814:	mov	w2, #0x5                   	// #5
  401818:	mov	x0, xzr
  40181c:	bl	401400 <dcgettext@plt>
  401820:	bl	4013e0 <warnx@plt>
  401824:	mov	w24, wzr
  401828:	b	401880 <ferror@plt+0x3f0>
  40182c:	mov	w24, #0x7                   	// #7
  401830:	tbz	w26, #0, 401880 <ferror@plt+0x3f0>
  401834:	ldrb	w8, [x28, #468]
  401838:	tbnz	w8, #0, 401880 <ferror@plt+0x3f0>
  40183c:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401840:	add	x1, x1, #0x9ea
  401844:	mov	w2, #0x5                   	// #5
  401848:	mov	x0, xzr
  40184c:	bl	401400 <dcgettext@plt>
  401850:	bl	4013e0 <warnx@plt>
  401854:	mov	w24, #0x7                   	// #7
  401858:	b	401880 <ferror@plt+0x3f0>
  40185c:	ldrb	w8, [x28, #468]
  401860:	tbnz	w8, #0, 401880 <ferror@plt+0x3f0>
  401864:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401868:	add	x1, x1, #0xa13
  40186c:	mov	w2, #0x5                   	// #5
  401870:	mov	x0, xzr
  401874:	bl	401400 <dcgettext@plt>
  401878:	mov	w1, w22
  40187c:	bl	4013e0 <warnx@plt>
  401880:	adrp	x27, 415000 <ferror@plt+0x13b70>
  401884:	ldr	w8, [x27, #440]
  401888:	orr	w9, w25, w26
  40188c:	cbnz	w9, 4018c8 <ferror@plt+0x438>
  401890:	cmp	w8, w23
  401894:	b.ne	4018c8 <ferror@plt+0x438>  // b.any
  401898:	mov	w1, #0x1                   	// #1
  40189c:	mov	w0, wzr
  4018a0:	bl	401c6c <ferror@plt+0x7dc>
  4018a4:	ldp	x20, x19, [sp, #96]
  4018a8:	ldp	x22, x21, [sp, #80]
  4018ac:	ldp	x24, x23, [sp, #64]
  4018b0:	ldp	x26, x25, [sp, #48]
  4018b4:	ldp	x28, x27, [sp, #32]
  4018b8:	ldp	x29, x30, [sp, #16]
  4018bc:	mov	w0, wzr
  4018c0:	add	sp, sp, #0x70
  4018c4:	ret
  4018c8:	cbnz	w26, 401908 <ferror@plt+0x478>
  4018cc:	cbz	w20, 401908 <ferror@plt+0x478>
  4018d0:	mov	w0, w25
  4018d4:	mov	w1, w20
  4018d8:	bl	401c6c <ferror@plt+0x7dc>
  4018dc:	ldrsw	x8, [x27, #440]
  4018e0:	ldr	x0, [x19, x8, lsl #3]
  4018e4:	cbz	x0, 4018a4 <ferror@plt+0x414>
  4018e8:	mov	x1, x21
  4018ec:	bl	402504 <ferror@plt+0x1074>
  4018f0:	mov	w1, w20
  4018f4:	bl	401c6c <ferror@plt+0x7dc>
  4018f8:	ldrsw	x8, [x27, #440]
  4018fc:	add	x8, x8, #0x1
  401900:	str	w8, [x27, #440]
  401904:	b	4018e0 <ferror@plt+0x450>
  401908:	cbz	w26, 4019e0 <ferror@plt+0x550>
  40190c:	cbz	w20, 4019e0 <ferror@plt+0x550>
  401910:	mov	w0, w25
  401914:	mov	w1, w22
  401918:	mov	w2, w24
  40191c:	mov	w3, w20
  401920:	bl	401d30 <ferror@plt+0x8a0>
  401924:	ldrsw	x8, [x27, #440]
  401928:	ldr	x0, [x19, x8, lsl #3]
  40192c:	cbz	x0, 4018a4 <ferror@plt+0x414>
  401930:	mov	x1, x21
  401934:	bl	402504 <ferror@plt+0x1074>
  401938:	mov	w1, w22
  40193c:	mov	w2, w24
  401940:	mov	w3, w20
  401944:	bl	401d30 <ferror@plt+0x8a0>
  401948:	ldrsw	x8, [x27, #440]
  40194c:	add	x8, x8, #0x1
  401950:	str	w8, [x27, #440]
  401954:	b	401928 <ferror@plt+0x498>
  401958:	adrp	x1, 403000 <ferror@plt+0x1b70>
  40195c:	add	x1, x1, #0x8ed
  401960:	mov	w2, #0x5                   	// #5
  401964:	mov	x0, xzr
  401968:	bl	401400 <dcgettext@plt>
  40196c:	ldr	x2, [x27, #432]
  401970:	mov	x1, x0
  401974:	mov	w0, #0x1                   	// #1
  401978:	bl	401410 <errx@plt>
  40197c:	cmp	w0, #0x56
  401980:	b.ne	401a04 <ferror@plt+0x574>  // b.any
  401984:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401988:	add	x1, x1, #0x97c
  40198c:	mov	w2, #0x5                   	// #5
  401990:	mov	x0, xzr
  401994:	bl	401400 <dcgettext@plt>
  401998:	adrp	x8, 415000 <ferror@plt+0x13b70>
  40199c:	ldr	x1, [x8, #456]
  4019a0:	adrp	x2, 403000 <ferror@plt+0x1b70>
  4019a4:	add	x2, x2, #0x988
  4019a8:	bl	401430 <printf@plt>
  4019ac:	mov	w0, wzr
  4019b0:	bl	4011d0 <exit@plt>
  4019b4:	cmp	w0, #0x68
  4019b8:	b.ne	401a04 <ferror@plt+0x574>  // b.any
  4019bc:	bl	401a9c <ferror@plt+0x60c>
  4019c0:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4019c4:	add	x1, x1, #0x90c
  4019c8:	mov	w2, #0x5                   	// #5
  4019cc:	mov	x0, xzr
  4019d0:	bl	401400 <dcgettext@plt>
  4019d4:	mov	x1, x0
  4019d8:	mov	w0, #0x1                   	// #1
  4019dc:	bl	401410 <errx@plt>
  4019e0:	sxtw	x8, w8
  4019e4:	ldr	x8, [x19, x8, lsl #3]
  4019e8:	cbnz	x8, 401a3c <ferror@plt+0x5ac>
  4019ec:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4019f0:	add	x1, x1, #0xa3e
  4019f4:	mov	w2, #0x5                   	// #5
  4019f8:	mov	x0, xzr
  4019fc:	bl	401400 <dcgettext@plt>
  401a00:	bl	4013e0 <warnx@plt>
  401a04:	adrp	x8, 415000 <ferror@plt+0x13b70>
  401a08:	ldr	x19, [x8, #424]
  401a0c:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401a10:	add	x1, x1, #0x99a
  401a14:	mov	w2, #0x5                   	// #5
  401a18:	mov	x0, xzr
  401a1c:	bl	401400 <dcgettext@plt>
  401a20:	adrp	x8, 415000 <ferror@plt+0x13b70>
  401a24:	ldr	x2, [x8, #456]
  401a28:	mov	x1, x0
  401a2c:	mov	x0, x19
  401a30:	bl	401460 <fprintf@plt>
  401a34:	mov	w0, #0x1                   	// #1
  401a38:	bl	4011d0 <exit@plt>
  401a3c:	mov	w3, #0x1                   	// #1
  401a40:	mov	w0, wzr
  401a44:	mov	w1, w22
  401a48:	mov	w2, w24
  401a4c:	bl	401d30 <ferror@plt+0x8a0>
  401a50:	ldrsw	x8, [x27, #440]
  401a54:	add	x1, x19, x8, lsl #3
  401a58:	ldr	x0, [x1]
  401a5c:	bl	401330 <execvp@plt>
  401a60:	bl	401440 <__errno_location@plt>
  401a64:	ldr	w8, [x0]
  401a68:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401a6c:	add	x1, x1, #0xa29
  401a70:	mov	w2, #0x5                   	// #5
  401a74:	cmp	w8, #0x2
  401a78:	mov	w8, #0x7e                  	// #126
  401a7c:	mov	x0, xzr
  401a80:	cinc	w20, w8, eq  // eq = none
  401a84:	bl	401400 <dcgettext@plt>
  401a88:	ldrsw	x8, [x27, #440]
  401a8c:	mov	x1, x0
  401a90:	mov	w0, w20
  401a94:	ldr	x2, [x19, x8, lsl #3]
  401a98:	bl	401470 <err@plt>
  401a9c:	stp	x29, x30, [sp, #-32]!
  401aa0:	adrp	x8, 415000 <ferror@plt+0x13b70>
  401aa4:	stp	x20, x19, [sp, #16]
  401aa8:	ldr	x19, [x8, #448]
  401aac:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401ab0:	add	x1, x1, #0xa73
  401ab4:	mov	w2, #0x5                   	// #5
  401ab8:	mov	x0, xzr
  401abc:	mov	x29, sp
  401ac0:	bl	401400 <dcgettext@plt>
  401ac4:	mov	x1, x19
  401ac8:	bl	4011c0 <fputs@plt>
  401acc:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401ad0:	add	x1, x1, #0xa7c
  401ad4:	mov	w2, #0x5                   	// #5
  401ad8:	mov	x0, xzr
  401adc:	bl	401400 <dcgettext@plt>
  401ae0:	adrp	x8, 415000 <ferror@plt+0x13b70>
  401ae4:	ldr	x2, [x8, #456]
  401ae8:	mov	x1, x0
  401aec:	mov	x0, x19
  401af0:	bl	401460 <fprintf@plt>
  401af4:	adrp	x20, 403000 <ferror@plt+0x1b70>
  401af8:	add	x20, x20, #0x9bf
  401afc:	mov	x0, x20
  401b00:	mov	x1, x19
  401b04:	bl	4011c0 <fputs@plt>
  401b08:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401b0c:	add	x1, x1, #0xaec
  401b10:	mov	w2, #0x5                   	// #5
  401b14:	mov	x0, xzr
  401b18:	bl	401400 <dcgettext@plt>
  401b1c:	mov	x1, x19
  401b20:	bl	4011c0 <fputs@plt>
  401b24:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401b28:	add	x1, x1, #0xb30
  401b2c:	mov	w2, #0x5                   	// #5
  401b30:	mov	x0, xzr
  401b34:	bl	401400 <dcgettext@plt>
  401b38:	mov	x1, x19
  401b3c:	bl	4011c0 <fputs@plt>
  401b40:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401b44:	add	x1, x1, #0xb3b
  401b48:	mov	w2, #0x5                   	// #5
  401b4c:	mov	x0, xzr
  401b50:	bl	401400 <dcgettext@plt>
  401b54:	mov	x1, x19
  401b58:	bl	4011c0 <fputs@plt>
  401b5c:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401b60:	add	x1, x1, #0xbc0
  401b64:	mov	w2, #0x5                   	// #5
  401b68:	mov	x0, xzr
  401b6c:	bl	401400 <dcgettext@plt>
  401b70:	mov	x1, x19
  401b74:	bl	4011c0 <fputs@plt>
  401b78:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401b7c:	add	x1, x1, #0xc54
  401b80:	mov	w2, #0x5                   	// #5
  401b84:	mov	x0, xzr
  401b88:	bl	401400 <dcgettext@plt>
  401b8c:	mov	x1, x19
  401b90:	bl	4011c0 <fputs@plt>
  401b94:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401b98:	add	x1, x1, #0xc94
  401b9c:	mov	w2, #0x5                   	// #5
  401ba0:	mov	x0, xzr
  401ba4:	bl	401400 <dcgettext@plt>
  401ba8:	mov	x1, x19
  401bac:	bl	4011c0 <fputs@plt>
  401bb0:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401bb4:	add	x1, x1, #0xcde
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	mov	x0, xzr
  401bc0:	bl	401400 <dcgettext@plt>
  401bc4:	mov	x1, x19
  401bc8:	bl	4011c0 <fputs@plt>
  401bcc:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401bd0:	add	x1, x1, #0xd07
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	bl	401400 <dcgettext@plt>
  401be0:	mov	x1, x19
  401be4:	bl	4011c0 <fputs@plt>
  401be8:	mov	x0, x20
  401bec:	mov	x1, x19
  401bf0:	bl	4011c0 <fputs@plt>
  401bf4:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401bf8:	add	x1, x1, #0xd73
  401bfc:	mov	w2, #0x5                   	// #5
  401c00:	mov	x0, xzr
  401c04:	bl	401400 <dcgettext@plt>
  401c08:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401c0c:	mov	x19, x0
  401c10:	add	x1, x1, #0xd94
  401c14:	mov	w2, #0x5                   	// #5
  401c18:	mov	x0, xzr
  401c1c:	bl	401400 <dcgettext@plt>
  401c20:	mov	x4, x0
  401c24:	adrp	x0, 403000 <ferror@plt+0x1b70>
  401c28:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401c2c:	adrp	x3, 403000 <ferror@plt+0x1b70>
  401c30:	add	x0, x0, #0xd56
  401c34:	add	x1, x1, #0xd67
  401c38:	add	x3, x3, #0xd85
  401c3c:	mov	x2, x19
  401c40:	bl	401430 <printf@plt>
  401c44:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401c48:	add	x1, x1, #0xda4
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	mov	x0, xzr
  401c54:	bl	401400 <dcgettext@plt>
  401c58:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401c5c:	add	x1, x1, #0xdbf
  401c60:	bl	401430 <printf@plt>
  401c64:	mov	w0, wzr
  401c68:	bl	4011d0 <exit@plt>
  401c6c:	stp	x29, x30, [sp, #-48]!
  401c70:	mov	w2, w0
  401c74:	mov	w0, #0x1f                  	// #31
  401c78:	str	x21, [sp, #16]
  401c7c:	stp	x20, x19, [sp, #32]
  401c80:	mov	x29, sp
  401c84:	bl	401450 <syscall@plt>
  401c88:	mov	x19, x0
  401c8c:	cmn	w19, #0x1
  401c90:	b.eq	401d10 <ferror@plt+0x880>  // b.none
  401c94:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401c98:	add	x1, x1, #0xddb
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	mov	x0, xzr
  401ca4:	asr	w21, w19, #13
  401ca8:	bl	401400 <dcgettext@plt>
  401cac:	mov	x20, x0
  401cb0:	tbnz	w19, #31, 401cc8 <ferror@plt+0x838>
  401cb4:	cmp	w21, #0x3
  401cb8:	b.hi	401cc8 <ferror@plt+0x838>  // b.pmore
  401cbc:	adrp	x8, 403000 <ferror@plt+0x1b70>
  401cc0:	add	x8, x8, #0x850
  401cc4:	ldr	x20, [x8, w21, uxtw #3]
  401cc8:	cmp	w21, #0x3
  401ccc:	b.ne	401ce4 <ferror@plt+0x854>  // b.any
  401cd0:	mov	x0, x20
  401cd4:	ldp	x20, x19, [sp, #32]
  401cd8:	ldr	x21, [sp, #16]
  401cdc:	ldp	x29, x30, [sp], #48
  401ce0:	b	401300 <puts@plt>
  401ce4:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401ce8:	add	x1, x1, #0xde3
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	mov	x0, xzr
  401cf4:	bl	401400 <dcgettext@plt>
  401cf8:	and	x2, x19, #0x1fff
  401cfc:	mov	x1, x20
  401d00:	ldp	x20, x19, [sp, #32]
  401d04:	ldr	x21, [sp, #16]
  401d08:	ldp	x29, x30, [sp], #48
  401d0c:	b	401430 <printf@plt>
  401d10:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401d14:	add	x1, x1, #0xdc9
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	mov	x0, xzr
  401d20:	bl	401400 <dcgettext@plt>
  401d24:	mov	x1, x0
  401d28:	mov	w0, #0x1                   	// #1
  401d2c:	bl	401470 <err@plt>
  401d30:	stp	x29, x30, [sp, #-16]!
  401d34:	mov	w9, w3
  401d38:	mov	w8, w0
  401d3c:	orr	w3, w2, w1, lsl #13
  401d40:	mov	w0, #0x1e                  	// #30
  401d44:	mov	w1, w9
  401d48:	mov	w2, w8
  401d4c:	mov	x29, sp
  401d50:	bl	401450 <syscall@plt>
  401d54:	adrp	x8, 415000 <ferror@plt+0x13b70>
  401d58:	ldrb	w8, [x8, #468]
  401d5c:	tbnz	w8, #0, 401d68 <ferror@plt+0x8d8>
  401d60:	cmn	w0, #0x1
  401d64:	b.eq	401d70 <ferror@plt+0x8e0>  // b.none
  401d68:	ldp	x29, x30, [sp], #16
  401d6c:	ret
  401d70:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401d74:	add	x1, x1, #0xdf1
  401d78:	mov	w2, #0x5                   	// #5
  401d7c:	mov	x0, xzr
  401d80:	bl	401400 <dcgettext@plt>
  401d84:	mov	x1, x0
  401d88:	mov	w0, #0x1                   	// #1
  401d8c:	bl	401470 <err@plt>
  401d90:	stp	x29, x30, [sp, #-32]!
  401d94:	adrp	x8, 415000 <ferror@plt+0x13b70>
  401d98:	stp	x20, x19, [sp, #16]
  401d9c:	ldr	x20, [x8, #448]
  401da0:	mov	x29, sp
  401da4:	bl	401440 <__errno_location@plt>
  401da8:	mov	x19, x0
  401dac:	str	wzr, [x0]
  401db0:	mov	x0, x20
  401db4:	bl	401490 <ferror@plt>
  401db8:	cbnz	w0, 401e58 <ferror@plt+0x9c8>
  401dbc:	mov	x0, x20
  401dc0:	bl	4013d0 <fflush@plt>
  401dc4:	cbz	w0, 401e18 <ferror@plt+0x988>
  401dc8:	ldr	w20, [x19]
  401dcc:	cmp	w20, #0x9
  401dd0:	b.eq	401ddc <ferror@plt+0x94c>  // b.none
  401dd4:	cmp	w20, #0x20
  401dd8:	b.ne	401e70 <ferror@plt+0x9e0>  // b.any
  401ddc:	adrp	x8, 415000 <ferror@plt+0x13b70>
  401de0:	ldr	x20, [x8, #424]
  401de4:	str	wzr, [x19]
  401de8:	mov	x0, x20
  401dec:	bl	401490 <ferror@plt>
  401df0:	cbnz	w0, 401e94 <ferror@plt+0xa04>
  401df4:	mov	x0, x20
  401df8:	bl	4013d0 <fflush@plt>
  401dfc:	cbz	w0, 401e38 <ferror@plt+0x9a8>
  401e00:	ldr	w8, [x19]
  401e04:	cmp	w8, #0x9
  401e08:	b.ne	401e94 <ferror@plt+0xa04>  // b.any
  401e0c:	ldp	x20, x19, [sp, #16]
  401e10:	ldp	x29, x30, [sp], #32
  401e14:	ret
  401e18:	mov	x0, x20
  401e1c:	bl	401240 <fileno@plt>
  401e20:	tbnz	w0, #31, 401dc8 <ferror@plt+0x938>
  401e24:	bl	4011e0 <dup@plt>
  401e28:	tbnz	w0, #31, 401dc8 <ferror@plt+0x938>
  401e2c:	bl	4012c0 <close@plt>
  401e30:	cbnz	w0, 401dc8 <ferror@plt+0x938>
  401e34:	b	401ddc <ferror@plt+0x94c>
  401e38:	mov	x0, x20
  401e3c:	bl	401240 <fileno@plt>
  401e40:	tbnz	w0, #31, 401e00 <ferror@plt+0x970>
  401e44:	bl	4011e0 <dup@plt>
  401e48:	tbnz	w0, #31, 401e00 <ferror@plt+0x970>
  401e4c:	bl	4012c0 <close@plt>
  401e50:	cbnz	w0, 401e00 <ferror@plt+0x970>
  401e54:	b	401e0c <ferror@plt+0x97c>
  401e58:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401e5c:	add	x1, x1, #0xa48
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	mov	x0, xzr
  401e68:	bl	401400 <dcgettext@plt>
  401e6c:	b	401e88 <ferror@plt+0x9f8>
  401e70:	adrp	x1, 403000 <ferror@plt+0x1b70>
  401e74:	add	x1, x1, #0xa48
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	mov	x0, xzr
  401e80:	bl	401400 <dcgettext@plt>
  401e84:	cbnz	w20, 401e90 <ferror@plt+0xa00>
  401e88:	bl	4013e0 <warnx@plt>
  401e8c:	b	401e94 <ferror@plt+0xa04>
  401e90:	bl	401350 <warn@plt>
  401e94:	mov	w0, #0x1                   	// #1
  401e98:	bl	401190 <_exit@plt>
  401e9c:	adrp	x8, 415000 <ferror@plt+0x13b70>
  401ea0:	str	w0, [x8, #416]
  401ea4:	ret
  401ea8:	sub	sp, sp, #0x70
  401eac:	stp	x29, x30, [sp, #16]
  401eb0:	stp	x28, x27, [sp, #32]
  401eb4:	stp	x26, x25, [sp, #48]
  401eb8:	stp	x24, x23, [sp, #64]
  401ebc:	stp	x22, x21, [sp, #80]
  401ec0:	stp	x20, x19, [sp, #96]
  401ec4:	add	x29, sp, #0x10
  401ec8:	str	xzr, [x1]
  401ecc:	cbz	x0, 401f10 <ferror@plt+0xa80>
  401ed0:	ldrb	w23, [x0]
  401ed4:	mov	x20, x0
  401ed8:	cbz	x23, 401f10 <ferror@plt+0xa80>
  401edc:	mov	x21, x2
  401ee0:	mov	x19, x1
  401ee4:	bl	401360 <__ctype_b_loc@plt>
  401ee8:	ldr	x8, [x0]
  401eec:	mov	x22, x0
  401ef0:	ldrh	w9, [x8, x23, lsl #1]
  401ef4:	tbz	w9, #13, 401f08 <ferror@plt+0xa78>
  401ef8:	add	x9, x20, #0x1
  401efc:	ldrb	w23, [x9], #1
  401f00:	ldrh	w10, [x8, x23, lsl #1]
  401f04:	tbnz	w10, #13, 401efc <ferror@plt+0xa6c>
  401f08:	cmp	w23, #0x2d
  401f0c:	b.ne	401f44 <ferror@plt+0xab4>  // b.any
  401f10:	mov	w24, #0xffffffea            	// #-22
  401f14:	neg	w19, w24
  401f18:	bl	401440 <__errno_location@plt>
  401f1c:	str	w19, [x0]
  401f20:	mov	w0, w24
  401f24:	ldp	x20, x19, [sp, #96]
  401f28:	ldp	x22, x21, [sp, #80]
  401f2c:	ldp	x24, x23, [sp, #64]
  401f30:	ldp	x26, x25, [sp, #48]
  401f34:	ldp	x28, x27, [sp, #32]
  401f38:	ldp	x29, x30, [sp, #16]
  401f3c:	add	sp, sp, #0x70
  401f40:	ret
  401f44:	bl	401440 <__errno_location@plt>
  401f48:	mov	x23, x0
  401f4c:	str	wzr, [x0]
  401f50:	add	x1, sp, #0x8
  401f54:	mov	x0, x20
  401f58:	mov	w2, wzr
  401f5c:	str	xzr, [sp, #8]
  401f60:	bl	4012e0 <strtoumax@plt>
  401f64:	ldr	x25, [sp, #8]
  401f68:	ldr	w8, [x23]
  401f6c:	cmp	x25, x20
  401f70:	b.eq	4020f0 <ferror@plt+0xc60>  // b.none
  401f74:	add	x9, x0, #0x1
  401f78:	mov	x20, x0
  401f7c:	cmp	x9, #0x1
  401f80:	b.hi	401f88 <ferror@plt+0xaf8>  // b.pmore
  401f84:	cbnz	w8, 4020f4 <ferror@plt+0xc64>
  401f88:	cbz	x25, 402100 <ferror@plt+0xc70>
  401f8c:	ldrb	w8, [x25]
  401f90:	cbz	w8, 402100 <ferror@plt+0xc70>
  401f94:	mov	w27, wzr
  401f98:	mov	x28, xzr
  401f9c:	mov	w8, #0x400                 	// #1024
  401fa0:	str	x8, [sp]
  401fa4:	ldrb	w8, [x25, #1]
  401fa8:	cmp	w8, #0x61
  401fac:	b.le	401fd8 <ferror@plt+0xb48>
  401fb0:	cmp	w8, #0x62
  401fb4:	b.eq	401fe0 <ferror@plt+0xb50>  // b.none
  401fb8:	cmp	w8, #0x69
  401fbc:	b.ne	401ff0 <ferror@plt+0xb60>  // b.any
  401fc0:	ldrb	w8, [x25, #2]
  401fc4:	orr	w8, w8, #0x20
  401fc8:	cmp	w8, #0x62
  401fcc:	b.ne	401ff0 <ferror@plt+0xb60>  // b.any
  401fd0:	ldrb	w8, [x25, #3]
  401fd4:	b	401fec <ferror@plt+0xb5c>
  401fd8:	cmp	w8, #0x42
  401fdc:	b.ne	401fec <ferror@plt+0xb5c>  // b.any
  401fe0:	ldrb	w8, [x25, #2]
  401fe4:	cbnz	w8, 401ff0 <ferror@plt+0xb60>
  401fe8:	b	402110 <ferror@plt+0xc80>
  401fec:	cbz	w8, 402118 <ferror@plt+0xc88>
  401ff0:	bl	401230 <localeconv@plt>
  401ff4:	cbz	x0, 402014 <ferror@plt+0xb84>
  401ff8:	ldr	x24, [x0]
  401ffc:	cbz	x24, 402020 <ferror@plt+0xb90>
  402000:	mov	x0, x24
  402004:	bl	4011b0 <strlen@plt>
  402008:	mov	x26, x0
  40200c:	mov	w8, #0x1                   	// #1
  402010:	b	402028 <ferror@plt+0xb98>
  402014:	mov	w8, wzr
  402018:	mov	x24, xzr
  40201c:	b	402024 <ferror@plt+0xb94>
  402020:	mov	w8, wzr
  402024:	mov	x26, xzr
  402028:	cbnz	x28, 401f10 <ferror@plt+0xa80>
  40202c:	ldrb	w9, [x25]
  402030:	eor	w8, w8, #0x1
  402034:	cmp	w9, #0x0
  402038:	cset	w9, eq  // eq = none
  40203c:	orr	w8, w8, w9
  402040:	tbnz	w8, #0, 401f10 <ferror@plt+0xa80>
  402044:	mov	x0, x24
  402048:	mov	x1, x25
  40204c:	mov	x2, x26
  402050:	bl	401260 <strncmp@plt>
  402054:	cbnz	w0, 401f10 <ferror@plt+0xa80>
  402058:	add	x24, x25, x26
  40205c:	ldrb	w8, [x24]
  402060:	cmp	w8, #0x30
  402064:	b.ne	402078 <ferror@plt+0xbe8>  // b.any
  402068:	ldrb	w8, [x24, #1]!
  40206c:	add	w27, w27, #0x1
  402070:	cmp	w8, #0x30
  402074:	b.eq	402068 <ferror@plt+0xbd8>  // b.none
  402078:	ldr	x9, [x22]
  40207c:	sxtb	x8, w8
  402080:	ldrh	w8, [x9, x8, lsl #1]
  402084:	tbnz	w8, #11, 402098 <ferror@plt+0xc08>
  402088:	mov	x28, xzr
  40208c:	str	x24, [sp, #8]
  402090:	mov	x25, x24
  402094:	b	401fa4 <ferror@plt+0xb14>
  402098:	add	x1, sp, #0x8
  40209c:	mov	x0, x24
  4020a0:	mov	w2, wzr
  4020a4:	str	wzr, [x23]
  4020a8:	str	xzr, [sp, #8]
  4020ac:	bl	4012e0 <strtoumax@plt>
  4020b0:	ldr	x25, [sp, #8]
  4020b4:	ldr	w8, [x23]
  4020b8:	cmp	x25, x24
  4020bc:	b.eq	4020f0 <ferror@plt+0xc60>  // b.none
  4020c0:	add	x9, x0, #0x1
  4020c4:	cmp	x9, #0x1
  4020c8:	b.hi	4020d0 <ferror@plt+0xc40>  // b.pmore
  4020cc:	cbnz	w8, 4020f4 <ferror@plt+0xc64>
  4020d0:	mov	x28, xzr
  4020d4:	cbz	x0, 401fa4 <ferror@plt+0xb14>
  4020d8:	cbz	x25, 401f10 <ferror@plt+0xa80>
  4020dc:	ldrb	w8, [x25]
  4020e0:	mov	w24, #0xffffffea            	// #-22
  4020e4:	mov	x28, x0
  4020e8:	cbnz	w8, 401fa4 <ferror@plt+0xb14>
  4020ec:	b	401f14 <ferror@plt+0xa84>
  4020f0:	cbz	w8, 401f10 <ferror@plt+0xa80>
  4020f4:	neg	w24, w8
  4020f8:	tbz	w24, #31, 401f20 <ferror@plt+0xa90>
  4020fc:	b	401f14 <ferror@plt+0xa84>
  402100:	mov	w24, wzr
  402104:	str	x20, [x19]
  402108:	tbz	w24, #31, 401f20 <ferror@plt+0xa90>
  40210c:	b	401f14 <ferror@plt+0xa84>
  402110:	mov	w8, #0x3e8                 	// #1000
  402114:	str	x8, [sp]
  402118:	ldrsb	w23, [x25]
  40211c:	adrp	x22, 403000 <ferror@plt+0x1b70>
  402120:	add	x22, x22, #0xe1c
  402124:	mov	w2, #0x9                   	// #9
  402128:	mov	x0, x22
  40212c:	mov	w1, w23
  402130:	bl	4013f0 <memchr@plt>
  402134:	cbnz	x0, 402154 <ferror@plt+0xcc4>
  402138:	adrp	x22, 403000 <ferror@plt+0x1b70>
  40213c:	add	x22, x22, #0xe25
  402140:	mov	w2, #0x9                   	// #9
  402144:	mov	x0, x22
  402148:	mov	w1, w23
  40214c:	bl	4013f0 <memchr@plt>
  402150:	cbz	x0, 401f10 <ferror@plt+0xa80>
  402154:	ldr	x11, [sp]
  402158:	sub	w8, w0, w22
  40215c:	adds	w8, w8, #0x1
  402160:	b.cs	402184 <ferror@plt+0xcf4>  // b.hs, b.nlast
  402164:	mvn	w9, w0
  402168:	add	w9, w9, w22
  40216c:	umulh	x10, x11, x20
  402170:	cmp	xzr, x10
  402174:	b.ne	40218c <ferror@plt+0xcfc>  // b.any
  402178:	adds	w9, w9, #0x1
  40217c:	mul	x20, x20, x11
  402180:	b.cc	40216c <ferror@plt+0xcdc>  // b.lo, b.ul, b.last
  402184:	mov	w24, wzr
  402188:	b	402190 <ferror@plt+0xd00>
  40218c:	mov	w24, #0xffffffde            	// #-34
  402190:	cbz	x21, 402198 <ferror@plt+0xd08>
  402194:	str	w8, [x21]
  402198:	cbz	x28, 402104 <ferror@plt+0xc74>
  40219c:	cbz	w8, 402104 <ferror@plt+0xc74>
  4021a0:	mvn	w8, w0
  4021a4:	add	w9, w8, w22
  4021a8:	mov	w8, #0x1                   	// #1
  4021ac:	umulh	x10, x11, x8
  4021b0:	cmp	xzr, x10
  4021b4:	b.ne	4021c4 <ferror@plt+0xd34>  // b.any
  4021b8:	adds	w9, w9, #0x1
  4021bc:	mul	x8, x8, x11
  4021c0:	b.cc	4021ac <ferror@plt+0xd1c>  // b.lo, b.ul, b.last
  4021c4:	mov	w9, #0xa                   	// #10
  4021c8:	cmp	x28, #0xb
  4021cc:	b.cc	4021e0 <ferror@plt+0xd50>  // b.lo, b.ul, b.last
  4021d0:	add	x9, x9, x9, lsl #2
  4021d4:	lsl	x9, x9, #1
  4021d8:	cmp	x9, x28
  4021dc:	b.cc	4021d0 <ferror@plt+0xd40>  // b.lo, b.ul, b.last
  4021e0:	cmp	w27, #0x1
  4021e4:	b.lt	4021f8 <ferror@plt+0xd68>  // b.tstop
  4021e8:	add	x9, x9, x9, lsl #2
  4021ec:	subs	w27, w27, #0x1
  4021f0:	lsl	x9, x9, #1
  4021f4:	b.ne	4021e8 <ferror@plt+0xd58>  // b.any
  4021f8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4021fc:	mov	w12, #0x1                   	// #1
  402200:	movk	x10, #0xcccd
  402204:	mov	w11, #0xa                   	// #10
  402208:	umulh	x13, x28, x10
  40220c:	lsr	x13, x13, #3
  402210:	add	x14, x12, x12, lsl #2
  402214:	msub	x15, x13, x11, x28
  402218:	lsl	x14, x14, #1
  40221c:	cbz	x15, 402230 <ferror@plt+0xda0>
  402220:	udiv	x12, x9, x12
  402224:	udiv	x12, x12, x15
  402228:	udiv	x12, x8, x12
  40222c:	add	x20, x12, x20
  402230:	cmp	x28, #0x9
  402234:	mov	x28, x13
  402238:	mov	x12, x14
  40223c:	b.hi	402208 <ferror@plt+0xd78>  // b.pmore
  402240:	b	402104 <ferror@plt+0xc74>
  402244:	mov	x2, xzr
  402248:	b	401ea8 <ferror@plt+0xa18>
  40224c:	stp	x29, x30, [sp, #-48]!
  402250:	stp	x20, x19, [sp, #32]
  402254:	mov	x20, x1
  402258:	mov	x19, x0
  40225c:	str	x21, [sp, #16]
  402260:	mov	x29, sp
  402264:	cbz	x0, 402298 <ferror@plt+0xe08>
  402268:	ldrb	w21, [x19]
  40226c:	mov	x8, x19
  402270:	cbz	w21, 40229c <ferror@plt+0xe0c>
  402274:	bl	401360 <__ctype_b_loc@plt>
  402278:	ldr	x9, [x0]
  40227c:	mov	x8, x19
  402280:	and	x10, x21, #0xff
  402284:	ldrh	w10, [x9, x10, lsl #1]
  402288:	tbz	w10, #11, 40229c <ferror@plt+0xe0c>
  40228c:	ldrb	w21, [x8, #1]!
  402290:	cbnz	w21, 402280 <ferror@plt+0xdf0>
  402294:	b	40229c <ferror@plt+0xe0c>
  402298:	mov	x8, xzr
  40229c:	cbz	x20, 4022a4 <ferror@plt+0xe14>
  4022a0:	str	x8, [x20]
  4022a4:	cmp	x8, x19
  4022a8:	b.ls	4022bc <ferror@plt+0xe2c>  // b.plast
  4022ac:	ldrb	w8, [x8]
  4022b0:	cmp	w8, #0x0
  4022b4:	cset	w0, eq  // eq = none
  4022b8:	b	4022c0 <ferror@plt+0xe30>
  4022bc:	mov	w0, wzr
  4022c0:	ldp	x20, x19, [sp, #32]
  4022c4:	ldr	x21, [sp, #16]
  4022c8:	ldp	x29, x30, [sp], #48
  4022cc:	ret
  4022d0:	stp	x29, x30, [sp, #-48]!
  4022d4:	stp	x20, x19, [sp, #32]
  4022d8:	mov	x20, x1
  4022dc:	mov	x19, x0
  4022e0:	str	x21, [sp, #16]
  4022e4:	mov	x29, sp
  4022e8:	cbz	x0, 40231c <ferror@plt+0xe8c>
  4022ec:	ldrb	w21, [x19]
  4022f0:	mov	x8, x19
  4022f4:	cbz	w21, 402320 <ferror@plt+0xe90>
  4022f8:	bl	401360 <__ctype_b_loc@plt>
  4022fc:	ldr	x9, [x0]
  402300:	mov	x8, x19
  402304:	and	x10, x21, #0xff
  402308:	ldrh	w10, [x9, x10, lsl #1]
  40230c:	tbz	w10, #12, 402320 <ferror@plt+0xe90>
  402310:	ldrb	w21, [x8, #1]!
  402314:	cbnz	w21, 402304 <ferror@plt+0xe74>
  402318:	b	402320 <ferror@plt+0xe90>
  40231c:	mov	x8, xzr
  402320:	cbz	x20, 402328 <ferror@plt+0xe98>
  402324:	str	x8, [x20]
  402328:	cmp	x8, x19
  40232c:	b.ls	402340 <ferror@plt+0xeb0>  // b.plast
  402330:	ldrb	w8, [x8]
  402334:	cmp	w8, #0x0
  402338:	cset	w0, eq  // eq = none
  40233c:	b	402344 <ferror@plt+0xeb4>
  402340:	mov	w0, wzr
  402344:	ldp	x20, x19, [sp, #32]
  402348:	ldr	x21, [sp, #16]
  40234c:	ldp	x29, x30, [sp], #48
  402350:	ret
  402354:	sub	sp, sp, #0x110
  402358:	stp	x29, x30, [sp, #208]
  40235c:	add	x29, sp, #0xd0
  402360:	mov	x8, #0xffffffffffffffd0    	// #-48
  402364:	mov	x9, sp
  402368:	sub	x10, x29, #0x50
  40236c:	stp	x28, x23, [sp, #224]
  402370:	stp	x22, x21, [sp, #240]
  402374:	stp	x20, x19, [sp, #256]
  402378:	mov	x20, x1
  40237c:	mov	x19, x0
  402380:	movk	x8, #0xff80, lsl #32
  402384:	add	x11, x29, #0x40
  402388:	add	x9, x9, #0x80
  40238c:	add	x22, x10, #0x30
  402390:	mov	w23, #0xffffffd0            	// #-48
  402394:	stp	x2, x3, [x29, #-80]
  402398:	stp	x4, x5, [x29, #-64]
  40239c:	stp	x6, x7, [x29, #-48]
  4023a0:	stp	q1, q2, [sp, #16]
  4023a4:	stp	q3, q4, [sp, #48]
  4023a8:	str	q0, [sp]
  4023ac:	stp	q5, q6, [sp, #80]
  4023b0:	str	q7, [sp, #112]
  4023b4:	stp	x9, x8, [x29, #-16]
  4023b8:	stp	x11, x22, [x29, #-32]
  4023bc:	tbnz	w23, #31, 4023c8 <ferror@plt+0xf38>
  4023c0:	mov	w8, w23
  4023c4:	b	4023e0 <ferror@plt+0xf50>
  4023c8:	add	w8, w23, #0x8
  4023cc:	cmn	w23, #0x8
  4023d0:	stur	w8, [x29, #-8]
  4023d4:	b.gt	4023e0 <ferror@plt+0xf50>
  4023d8:	add	x9, x22, w23, sxtw
  4023dc:	b	4023ec <ferror@plt+0xf5c>
  4023e0:	ldur	x9, [x29, #-32]
  4023e4:	add	x10, x9, #0x8
  4023e8:	stur	x10, [x29, #-32]
  4023ec:	ldr	x1, [x9]
  4023f0:	cbz	x1, 402468 <ferror@plt+0xfd8>
  4023f4:	tbnz	w8, #31, 402400 <ferror@plt+0xf70>
  4023f8:	mov	w23, w8
  4023fc:	b	402418 <ferror@plt+0xf88>
  402400:	add	w23, w8, #0x8
  402404:	cmn	w8, #0x8
  402408:	stur	w23, [x29, #-8]
  40240c:	b.gt	402418 <ferror@plt+0xf88>
  402410:	add	x8, x22, w8, sxtw
  402414:	b	402424 <ferror@plt+0xf94>
  402418:	ldur	x8, [x29, #-32]
  40241c:	add	x9, x8, #0x8
  402420:	stur	x9, [x29, #-32]
  402424:	ldr	x21, [x8]
  402428:	cbz	x21, 402468 <ferror@plt+0xfd8>
  40242c:	mov	x0, x19
  402430:	bl	401340 <strcmp@plt>
  402434:	cbz	w0, 40244c <ferror@plt+0xfbc>
  402438:	mov	x0, x19
  40243c:	mov	x1, x21
  402440:	bl	401340 <strcmp@plt>
  402444:	cbnz	w0, 4023bc <ferror@plt+0xf2c>
  402448:	b	402450 <ferror@plt+0xfc0>
  40244c:	mov	w0, #0x1                   	// #1
  402450:	ldp	x20, x19, [sp, #256]
  402454:	ldp	x22, x21, [sp, #240]
  402458:	ldp	x28, x23, [sp, #224]
  40245c:	ldp	x29, x30, [sp, #208]
  402460:	add	sp, sp, #0x110
  402464:	ret
  402468:	adrp	x8, 415000 <ferror@plt+0x13b70>
  40246c:	ldr	w0, [x8, #416]
  402470:	adrp	x1, 403000 <ferror@plt+0x1b70>
  402474:	add	x1, x1, #0xe2e
  402478:	mov	x2, x20
  40247c:	mov	x3, x19
  402480:	bl	401410 <errx@plt>
  402484:	cbz	x1, 4024a8 <ferror@plt+0x1018>
  402488:	sxtb	w8, w2
  40248c:	ldrsb	w9, [x0]
  402490:	cbz	w9, 4024a8 <ferror@plt+0x1018>
  402494:	cmp	w8, w9
  402498:	b.eq	4024ac <ferror@plt+0x101c>  // b.none
  40249c:	sub	x1, x1, #0x1
  4024a0:	add	x0, x0, #0x1
  4024a4:	cbnz	x1, 40248c <ferror@plt+0xffc>
  4024a8:	mov	x0, xzr
  4024ac:	ret
  4024b0:	stp	x29, x30, [sp, #-32]!
  4024b4:	stp	x20, x19, [sp, #16]
  4024b8:	mov	x29, sp
  4024bc:	mov	x20, x1
  4024c0:	mov	x19, x0
  4024c4:	bl	402504 <ferror@plt+0x1074>
  4024c8:	cmp	w0, w0, sxth
  4024cc:	b.ne	4024dc <ferror@plt+0x104c>  // b.any
  4024d0:	ldp	x20, x19, [sp, #16]
  4024d4:	ldp	x29, x30, [sp], #32
  4024d8:	ret
  4024dc:	bl	401440 <__errno_location@plt>
  4024e0:	mov	w8, #0x22                  	// #34
  4024e4:	str	w8, [x0]
  4024e8:	adrp	x8, 415000 <ferror@plt+0x13b70>
  4024ec:	ldr	w0, [x8, #416]
  4024f0:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4024f4:	add	x1, x1, #0xe2e
  4024f8:	mov	x2, x20
  4024fc:	mov	x3, x19
  402500:	bl	401470 <err@plt>
  402504:	stp	x29, x30, [sp, #-32]!
  402508:	stp	x20, x19, [sp, #16]
  40250c:	mov	x29, sp
  402510:	mov	x20, x1
  402514:	mov	x19, x0
  402518:	bl	4025bc <ferror@plt+0x112c>
  40251c:	cmp	x0, w0, sxtw
  402520:	b.ne	402530 <ferror@plt+0x10a0>  // b.any
  402524:	ldp	x20, x19, [sp, #16]
  402528:	ldp	x29, x30, [sp], #32
  40252c:	ret
  402530:	bl	401440 <__errno_location@plt>
  402534:	mov	w8, #0x22                  	// #34
  402538:	str	w8, [x0]
  40253c:	adrp	x8, 415000 <ferror@plt+0x13b70>
  402540:	ldr	w0, [x8, #416]
  402544:	adrp	x1, 403000 <ferror@plt+0x1b70>
  402548:	add	x1, x1, #0xe2e
  40254c:	mov	x2, x20
  402550:	mov	x3, x19
  402554:	bl	401470 <err@plt>
  402558:	mov	w2, #0xa                   	// #10
  40255c:	b	402560 <ferror@plt+0x10d0>
  402560:	stp	x29, x30, [sp, #-32]!
  402564:	stp	x20, x19, [sp, #16]
  402568:	mov	x29, sp
  40256c:	mov	x20, x1
  402570:	mov	x19, x0
  402574:	bl	402678 <ferror@plt+0x11e8>
  402578:	cmp	w0, #0x10, lsl #12
  40257c:	b.cs	40258c <ferror@plt+0x10fc>  // b.hs, b.nlast
  402580:	ldp	x20, x19, [sp, #16]
  402584:	ldp	x29, x30, [sp], #32
  402588:	ret
  40258c:	bl	401440 <__errno_location@plt>
  402590:	mov	w8, #0x22                  	// #34
  402594:	str	w8, [x0]
  402598:	adrp	x8, 415000 <ferror@plt+0x13b70>
  40259c:	ldr	w0, [x8, #416]
  4025a0:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4025a4:	add	x1, x1, #0xe2e
  4025a8:	mov	x2, x20
  4025ac:	mov	x3, x19
  4025b0:	bl	401470 <err@plt>
  4025b4:	mov	w2, #0x10                  	// #16
  4025b8:	b	402560 <ferror@plt+0x10d0>
  4025bc:	stp	x29, x30, [sp, #-48]!
  4025c0:	mov	x29, sp
  4025c4:	str	x21, [sp, #16]
  4025c8:	stp	x20, x19, [sp, #32]
  4025cc:	mov	x20, x1
  4025d0:	mov	x19, x0
  4025d4:	str	xzr, [x29, #24]
  4025d8:	bl	401440 <__errno_location@plt>
  4025dc:	str	wzr, [x0]
  4025e0:	cbz	x19, 402630 <ferror@plt+0x11a0>
  4025e4:	ldrb	w8, [x19]
  4025e8:	cbz	w8, 402630 <ferror@plt+0x11a0>
  4025ec:	mov	x21, x0
  4025f0:	add	x1, x29, #0x18
  4025f4:	mov	w2, #0xa                   	// #10
  4025f8:	mov	x0, x19
  4025fc:	bl	4011f0 <strtoimax@plt>
  402600:	ldr	w8, [x21]
  402604:	cbnz	w8, 40264c <ferror@plt+0x11bc>
  402608:	ldr	x8, [x29, #24]
  40260c:	cmp	x8, x19
  402610:	b.eq	402630 <ferror@plt+0x11a0>  // b.none
  402614:	cbz	x8, 402620 <ferror@plt+0x1190>
  402618:	ldrb	w8, [x8]
  40261c:	cbnz	w8, 402630 <ferror@plt+0x11a0>
  402620:	ldp	x20, x19, [sp, #32]
  402624:	ldr	x21, [sp, #16]
  402628:	ldp	x29, x30, [sp], #48
  40262c:	ret
  402630:	adrp	x8, 415000 <ferror@plt+0x13b70>
  402634:	ldr	w0, [x8, #416]
  402638:	adrp	x1, 403000 <ferror@plt+0x1b70>
  40263c:	add	x1, x1, #0xe2e
  402640:	mov	x2, x20
  402644:	mov	x3, x19
  402648:	bl	401410 <errx@plt>
  40264c:	adrp	x9, 415000 <ferror@plt+0x13b70>
  402650:	ldr	w0, [x9, #416]
  402654:	cmp	w8, #0x22
  402658:	b.ne	402638 <ferror@plt+0x11a8>  // b.any
  40265c:	adrp	x1, 403000 <ferror@plt+0x1b70>
  402660:	add	x1, x1, #0xe2e
  402664:	mov	x2, x20
  402668:	mov	x3, x19
  40266c:	bl	401470 <err@plt>
  402670:	mov	w2, #0xa                   	// #10
  402674:	b	402678 <ferror@plt+0x11e8>
  402678:	stp	x29, x30, [sp, #-32]!
  40267c:	stp	x20, x19, [sp, #16]
  402680:	mov	x29, sp
  402684:	mov	x20, x1
  402688:	mov	x19, x0
  40268c:	bl	4026dc <ferror@plt+0x124c>
  402690:	lsr	x8, x0, #32
  402694:	cbnz	x8, 4026a4 <ferror@plt+0x1214>
  402698:	ldp	x20, x19, [sp, #16]
  40269c:	ldp	x29, x30, [sp], #32
  4026a0:	ret
  4026a4:	bl	401440 <__errno_location@plt>
  4026a8:	mov	w8, #0x22                  	// #34
  4026ac:	str	w8, [x0]
  4026b0:	adrp	x8, 415000 <ferror@plt+0x13b70>
  4026b4:	ldr	w0, [x8, #416]
  4026b8:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4026bc:	add	x1, x1, #0xe2e
  4026c0:	mov	x2, x20
  4026c4:	mov	x3, x19
  4026c8:	bl	401470 <err@plt>
  4026cc:	mov	w2, #0x10                  	// #16
  4026d0:	b	402678 <ferror@plt+0x11e8>
  4026d4:	mov	w2, #0xa                   	// #10
  4026d8:	b	4026dc <ferror@plt+0x124c>
  4026dc:	sub	sp, sp, #0x40
  4026e0:	stp	x29, x30, [sp, #16]
  4026e4:	stp	x22, x21, [sp, #32]
  4026e8:	stp	x20, x19, [sp, #48]
  4026ec:	add	x29, sp, #0x10
  4026f0:	mov	w21, w2
  4026f4:	mov	x20, x1
  4026f8:	mov	x19, x0
  4026fc:	str	xzr, [sp, #8]
  402700:	bl	401440 <__errno_location@plt>
  402704:	str	wzr, [x0]
  402708:	cbz	x19, 40275c <ferror@plt+0x12cc>
  40270c:	ldrb	w8, [x19]
  402710:	cbz	w8, 40275c <ferror@plt+0x12cc>
  402714:	mov	x22, x0
  402718:	add	x1, sp, #0x8
  40271c:	mov	x0, x19
  402720:	mov	w2, w21
  402724:	bl	4012e0 <strtoumax@plt>
  402728:	ldr	w8, [x22]
  40272c:	cbnz	w8, 402778 <ferror@plt+0x12e8>
  402730:	ldr	x8, [sp, #8]
  402734:	cmp	x8, x19
  402738:	b.eq	40275c <ferror@plt+0x12cc>  // b.none
  40273c:	cbz	x8, 402748 <ferror@plt+0x12b8>
  402740:	ldrb	w8, [x8]
  402744:	cbnz	w8, 40275c <ferror@plt+0x12cc>
  402748:	ldp	x20, x19, [sp, #48]
  40274c:	ldp	x22, x21, [sp, #32]
  402750:	ldp	x29, x30, [sp, #16]
  402754:	add	sp, sp, #0x40
  402758:	ret
  40275c:	adrp	x8, 415000 <ferror@plt+0x13b70>
  402760:	ldr	w0, [x8, #416]
  402764:	adrp	x1, 403000 <ferror@plt+0x1b70>
  402768:	add	x1, x1, #0xe2e
  40276c:	mov	x2, x20
  402770:	mov	x3, x19
  402774:	bl	401410 <errx@plt>
  402778:	adrp	x9, 415000 <ferror@plt+0x13b70>
  40277c:	ldr	w0, [x9, #416]
  402780:	cmp	w8, #0x22
  402784:	b.ne	402764 <ferror@plt+0x12d4>  // b.any
  402788:	adrp	x1, 403000 <ferror@plt+0x1b70>
  40278c:	add	x1, x1, #0xe2e
  402790:	mov	x2, x20
  402794:	mov	x3, x19
  402798:	bl	401470 <err@plt>
  40279c:	mov	w2, #0x10                  	// #16
  4027a0:	b	4026dc <ferror@plt+0x124c>
  4027a4:	stp	x29, x30, [sp, #-48]!
  4027a8:	mov	x29, sp
  4027ac:	str	x21, [sp, #16]
  4027b0:	stp	x20, x19, [sp, #32]
  4027b4:	mov	x20, x1
  4027b8:	mov	x19, x0
  4027bc:	str	xzr, [x29, #24]
  4027c0:	bl	401440 <__errno_location@plt>
  4027c4:	str	wzr, [x0]
  4027c8:	cbz	x19, 402814 <ferror@plt+0x1384>
  4027cc:	ldrb	w8, [x19]
  4027d0:	cbz	w8, 402814 <ferror@plt+0x1384>
  4027d4:	mov	x21, x0
  4027d8:	add	x1, x29, #0x18
  4027dc:	mov	x0, x19
  4027e0:	bl	401200 <strtod@plt>
  4027e4:	ldr	w8, [x21]
  4027e8:	cbnz	w8, 402830 <ferror@plt+0x13a0>
  4027ec:	ldr	x8, [x29, #24]
  4027f0:	cmp	x8, x19
  4027f4:	b.eq	402814 <ferror@plt+0x1384>  // b.none
  4027f8:	cbz	x8, 402804 <ferror@plt+0x1374>
  4027fc:	ldrb	w8, [x8]
  402800:	cbnz	w8, 402814 <ferror@plt+0x1384>
  402804:	ldp	x20, x19, [sp, #32]
  402808:	ldr	x21, [sp, #16]
  40280c:	ldp	x29, x30, [sp], #48
  402810:	ret
  402814:	adrp	x8, 415000 <ferror@plt+0x13b70>
  402818:	ldr	w0, [x8, #416]
  40281c:	adrp	x1, 403000 <ferror@plt+0x1b70>
  402820:	add	x1, x1, #0xe2e
  402824:	mov	x2, x20
  402828:	mov	x3, x19
  40282c:	bl	401410 <errx@plt>
  402830:	adrp	x9, 415000 <ferror@plt+0x13b70>
  402834:	ldr	w0, [x9, #416]
  402838:	cmp	w8, #0x22
  40283c:	b.ne	40281c <ferror@plt+0x138c>  // b.any
  402840:	adrp	x1, 403000 <ferror@plt+0x1b70>
  402844:	add	x1, x1, #0xe2e
  402848:	mov	x2, x20
  40284c:	mov	x3, x19
  402850:	bl	401470 <err@plt>
  402854:	stp	x29, x30, [sp, #-48]!
  402858:	mov	x29, sp
  40285c:	str	x21, [sp, #16]
  402860:	stp	x20, x19, [sp, #32]
  402864:	mov	x20, x1
  402868:	mov	x19, x0
  40286c:	str	xzr, [x29, #24]
  402870:	bl	401440 <__errno_location@plt>
  402874:	str	wzr, [x0]
  402878:	cbz	x19, 4028c8 <ferror@plt+0x1438>
  40287c:	ldrb	w8, [x19]
  402880:	cbz	w8, 4028c8 <ferror@plt+0x1438>
  402884:	mov	x21, x0
  402888:	add	x1, x29, #0x18
  40288c:	mov	w2, #0xa                   	// #10
  402890:	mov	x0, x19
  402894:	bl	401370 <strtol@plt>
  402898:	ldr	w8, [x21]
  40289c:	cbnz	w8, 4028e4 <ferror@plt+0x1454>
  4028a0:	ldr	x8, [x29, #24]
  4028a4:	cmp	x8, x19
  4028a8:	b.eq	4028c8 <ferror@plt+0x1438>  // b.none
  4028ac:	cbz	x8, 4028b8 <ferror@plt+0x1428>
  4028b0:	ldrb	w8, [x8]
  4028b4:	cbnz	w8, 4028c8 <ferror@plt+0x1438>
  4028b8:	ldp	x20, x19, [sp, #32]
  4028bc:	ldr	x21, [sp, #16]
  4028c0:	ldp	x29, x30, [sp], #48
  4028c4:	ret
  4028c8:	adrp	x8, 415000 <ferror@plt+0x13b70>
  4028cc:	ldr	w0, [x8, #416]
  4028d0:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4028d4:	add	x1, x1, #0xe2e
  4028d8:	mov	x2, x20
  4028dc:	mov	x3, x19
  4028e0:	bl	401410 <errx@plt>
  4028e4:	adrp	x9, 415000 <ferror@plt+0x13b70>
  4028e8:	ldr	w0, [x9, #416]
  4028ec:	cmp	w8, #0x22
  4028f0:	b.ne	4028d0 <ferror@plt+0x1440>  // b.any
  4028f4:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4028f8:	add	x1, x1, #0xe2e
  4028fc:	mov	x2, x20
  402900:	mov	x3, x19
  402904:	bl	401470 <err@plt>
  402908:	stp	x29, x30, [sp, #-48]!
  40290c:	mov	x29, sp
  402910:	str	x21, [sp, #16]
  402914:	stp	x20, x19, [sp, #32]
  402918:	mov	x20, x1
  40291c:	mov	x19, x0
  402920:	str	xzr, [x29, #24]
  402924:	bl	401440 <__errno_location@plt>
  402928:	str	wzr, [x0]
  40292c:	cbz	x19, 40297c <ferror@plt+0x14ec>
  402930:	ldrb	w8, [x19]
  402934:	cbz	w8, 40297c <ferror@plt+0x14ec>
  402938:	mov	x21, x0
  40293c:	add	x1, x29, #0x18
  402940:	mov	w2, #0xa                   	// #10
  402944:	mov	x0, x19
  402948:	bl	4011a0 <strtoul@plt>
  40294c:	ldr	w8, [x21]
  402950:	cbnz	w8, 402998 <ferror@plt+0x1508>
  402954:	ldr	x8, [x29, #24]
  402958:	cmp	x8, x19
  40295c:	b.eq	40297c <ferror@plt+0x14ec>  // b.none
  402960:	cbz	x8, 40296c <ferror@plt+0x14dc>
  402964:	ldrb	w8, [x8]
  402968:	cbnz	w8, 40297c <ferror@plt+0x14ec>
  40296c:	ldp	x20, x19, [sp, #32]
  402970:	ldr	x21, [sp, #16]
  402974:	ldp	x29, x30, [sp], #48
  402978:	ret
  40297c:	adrp	x8, 415000 <ferror@plt+0x13b70>
  402980:	ldr	w0, [x8, #416]
  402984:	adrp	x1, 403000 <ferror@plt+0x1b70>
  402988:	add	x1, x1, #0xe2e
  40298c:	mov	x2, x20
  402990:	mov	x3, x19
  402994:	bl	401410 <errx@plt>
  402998:	adrp	x9, 415000 <ferror@plt+0x13b70>
  40299c:	ldr	w0, [x9, #416]
  4029a0:	cmp	w8, #0x22
  4029a4:	b.ne	402984 <ferror@plt+0x14f4>  // b.any
  4029a8:	adrp	x1, 403000 <ferror@plt+0x1b70>
  4029ac:	add	x1, x1, #0xe2e
  4029b0:	mov	x2, x20
  4029b4:	mov	x3, x19
  4029b8:	bl	401470 <err@plt>
  4029bc:	sub	sp, sp, #0x30
  4029c0:	stp	x20, x19, [sp, #32]
  4029c4:	mov	x20, x1
  4029c8:	add	x1, sp, #0x8
  4029cc:	mov	x2, xzr
  4029d0:	stp	x29, x30, [sp, #16]
  4029d4:	add	x29, sp, #0x10
  4029d8:	mov	x19, x0
  4029dc:	bl	401ea8 <ferror@plt+0xa18>
  4029e0:	cbnz	w0, 4029f8 <ferror@plt+0x1568>
  4029e4:	ldr	x0, [sp, #8]
  4029e8:	ldp	x20, x19, [sp, #32]
  4029ec:	ldp	x29, x30, [sp, #16]
  4029f0:	add	sp, sp, #0x30
  4029f4:	ret
  4029f8:	bl	401440 <__errno_location@plt>
  4029fc:	adrp	x9, 415000 <ferror@plt+0x13b70>
  402a00:	ldr	w8, [x0]
  402a04:	ldr	w0, [x9, #416]
  402a08:	adrp	x1, 403000 <ferror@plt+0x1b70>
  402a0c:	add	x1, x1, #0xe2e
  402a10:	mov	x2, x20
  402a14:	mov	x3, x19
  402a18:	cbnz	w8, 402a20 <ferror@plt+0x1590>
  402a1c:	bl	401410 <errx@plt>
  402a20:	bl	401470 <err@plt>
  402a24:	stp	x29, x30, [sp, #-32]!
  402a28:	str	x19, [sp, #16]
  402a2c:	mov	x19, x1
  402a30:	mov	x1, x2
  402a34:	mov	x29, sp
  402a38:	bl	4027a4 <ferror@plt+0x1314>
  402a3c:	adrp	x8, 403000 <ferror@plt+0x1b70>
  402a40:	ldr	d1, [x8, #3592]
  402a44:	fcvtzs	x8, d0
  402a48:	scvtf	d2, x8
  402a4c:	fsub	d0, d0, d2
  402a50:	fmul	d0, d0, d1
  402a54:	fcvtzs	x9, d0
  402a58:	stp	x8, x9, [x19]
  402a5c:	ldr	x19, [sp, #16]
  402a60:	ldp	x29, x30, [sp], #32
  402a64:	ret
  402a68:	and	w8, w0, #0xf000
  402a6c:	sub	w8, w8, #0x1, lsl #12
  402a70:	lsr	w9, w8, #12
  402a74:	cmp	w9, #0xb
  402a78:	mov	w8, wzr
  402a7c:	b.hi	402ad0 <ferror@plt+0x1640>  // b.pmore
  402a80:	adrp	x10, 403000 <ferror@plt+0x1b70>
  402a84:	add	x10, x10, #0xe10
  402a88:	adr	x11, 402a9c <ferror@plt+0x160c>
  402a8c:	ldrb	w12, [x10, x9]
  402a90:	add	x11, x11, x12, lsl #2
  402a94:	mov	w9, #0x64                  	// #100
  402a98:	br	x11
  402a9c:	mov	w9, #0x70                  	// #112
  402aa0:	b	402ac8 <ferror@plt+0x1638>
  402aa4:	mov	w9, #0x63                  	// #99
  402aa8:	b	402ac8 <ferror@plt+0x1638>
  402aac:	mov	w9, #0x62                  	// #98
  402ab0:	b	402ac8 <ferror@plt+0x1638>
  402ab4:	mov	w9, #0x6c                  	// #108
  402ab8:	b	402ac8 <ferror@plt+0x1638>
  402abc:	mov	w9, #0x73                  	// #115
  402ac0:	b	402ac8 <ferror@plt+0x1638>
  402ac4:	mov	w9, #0x2d                  	// #45
  402ac8:	mov	w8, #0x1                   	// #1
  402acc:	strb	w9, [x1]
  402ad0:	tst	w0, #0x100
  402ad4:	mov	w9, #0x72                  	// #114
  402ad8:	mov	w10, #0x2d                  	// #45
  402adc:	add	x11, x1, x8
  402ae0:	mov	w12, #0x77                  	// #119
  402ae4:	csel	w17, w10, w9, eq  // eq = none
  402ae8:	tst	w0, #0x80
  402aec:	mov	w14, #0x53                  	// #83
  402af0:	mov	w15, #0x73                  	// #115
  402af4:	mov	w16, #0x78                  	// #120
  402af8:	strb	w17, [x11]
  402afc:	csel	w17, w10, w12, eq  // eq = none
  402b00:	tst	w0, #0x40
  402b04:	orr	x13, x8, #0x2
  402b08:	strb	w17, [x11, #1]
  402b0c:	csel	w11, w15, w14, ne  // ne = any
  402b10:	csel	w17, w16, w10, ne  // ne = any
  402b14:	tst	w0, #0x800
  402b18:	csel	w11, w17, w11, eq  // eq = none
  402b1c:	add	x13, x13, x1
  402b20:	tst	w0, #0x20
  402b24:	strb	w11, [x13]
  402b28:	csel	w11, w10, w9, eq  // eq = none
  402b2c:	tst	w0, #0x10
  402b30:	strb	w11, [x13, #1]
  402b34:	csel	w11, w10, w12, eq  // eq = none
  402b38:	tst	w0, #0x8
  402b3c:	csel	w14, w15, w14, ne  // ne = any
  402b40:	csel	w15, w16, w10, ne  // ne = any
  402b44:	tst	w0, #0x400
  402b48:	orr	x8, x8, #0x6
  402b4c:	csel	w14, w15, w14, eq  // eq = none
  402b50:	tst	w0, #0x4
  402b54:	add	x8, x8, x1
  402b58:	csel	w9, w10, w9, eq  // eq = none
  402b5c:	tst	w0, #0x2
  402b60:	mov	w17, #0x54                  	// #84
  402b64:	strb	w11, [x13, #2]
  402b68:	mov	w11, #0x74                  	// #116
  402b6c:	strb	w14, [x13, #3]
  402b70:	strb	w9, [x8]
  402b74:	csel	w9, w10, w12, eq  // eq = none
  402b78:	tst	w0, #0x1
  402b7c:	strb	w9, [x8, #1]
  402b80:	csel	w9, w11, w17, ne  // ne = any
  402b84:	csel	w10, w16, w10, ne  // ne = any
  402b88:	tst	w0, #0x200
  402b8c:	csel	w9, w10, w9, eq  // eq = none
  402b90:	mov	x0, x1
  402b94:	strb	w9, [x8, #2]
  402b98:	strb	wzr, [x8, #3]
  402b9c:	ret
  402ba0:	sub	sp, sp, #0x50
  402ba4:	add	x8, sp, #0x8
  402ba8:	stp	x29, x30, [sp, #48]
  402bac:	stp	x20, x19, [sp, #64]
  402bb0:	add	x29, sp, #0x30
  402bb4:	tbz	w0, #1, 402bc4 <ferror@plt+0x1734>
  402bb8:	orr	x8, x8, #0x1
  402bbc:	mov	w9, #0x20                  	// #32
  402bc0:	strb	w9, [sp, #8]
  402bc4:	mov	x9, xzr
  402bc8:	add	x10, x9, #0xa
  402bcc:	lsr	x11, x1, x10
  402bd0:	cbz	x11, 402be8 <ferror@plt+0x1758>
  402bd4:	cmp	x10, #0x33
  402bd8:	mov	x9, x10
  402bdc:	b.cc	402bc8 <ferror@plt+0x1738>  // b.lo, b.ul, b.last
  402be0:	mov	w9, #0x3c                  	// #60
  402be4:	b	402bec <ferror@plt+0x175c>
  402be8:	cbz	w9, 402ca0 <ferror@plt+0x1810>
  402bec:	mov	w10, #0x6667                	// #26215
  402bf0:	movk	w10, #0x6666, lsl #16
  402bf4:	smull	x10, w9, w10
  402bf8:	adrp	x11, 403000 <ferror@plt+0x1b70>
  402bfc:	lsr	x12, x10, #63
  402c00:	asr	x10, x10, #34
  402c04:	add	x11, x11, #0xe37
  402c08:	add	w10, w10, w12
  402c0c:	ldrb	w12, [x11, w10, sxtw]
  402c10:	mov	x10, #0xffffffffffffffff    	// #-1
  402c14:	lsl	x10, x10, x9
  402c18:	mov	x11, x8
  402c1c:	lsr	x19, x1, x9
  402c20:	bic	x10, x1, x10
  402c24:	strb	w12, [x11], #1
  402c28:	tbz	w0, #0, 402c44 <ferror@plt+0x17b4>
  402c2c:	add	w12, w9, #0x9
  402c30:	cmp	w12, #0x13
  402c34:	b.cc	402c44 <ferror@plt+0x17b4>  // b.lo, b.ul, b.last
  402c38:	mov	w11, #0x4269                	// #17001
  402c3c:	sturh	w11, [x8, #1]
  402c40:	add	x11, x8, #0x3
  402c44:	strb	wzr, [x11]
  402c48:	cbz	x10, 402d18 <ferror@plt+0x1888>
  402c4c:	sub	w8, w9, #0xa
  402c50:	lsr	x8, x10, x8
  402c54:	tbnz	w0, #2, 402c6c <ferror@plt+0x17dc>
  402c58:	sub	x9, x8, #0x3b6
  402c5c:	cmp	x9, #0x64
  402c60:	b.cs	402cb0 <ferror@plt+0x1820>  // b.hs, b.nlast
  402c64:	add	w19, w19, #0x1
  402c68:	b	402d18 <ferror@plt+0x1888>
  402c6c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  402c70:	add	x8, x8, #0x5
  402c74:	movk	x9, #0xcccd
  402c78:	umulh	x10, x8, x9
  402c7c:	lsr	x20, x10, #3
  402c80:	mul	x9, x20, x9
  402c84:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  402c88:	ror	x9, x9, #1
  402c8c:	movk	x10, #0x1999, lsl #48
  402c90:	cmp	x9, x10
  402c94:	b.ls	402cb4 <ferror@plt+0x1824>  // b.plast
  402c98:	cbnz	x20, 402cd4 <ferror@plt+0x1844>
  402c9c:	b	402d18 <ferror@plt+0x1888>
  402ca0:	mov	w9, #0x42                  	// #66
  402ca4:	strh	w9, [x8]
  402ca8:	mov	w19, w1
  402cac:	b	402d18 <ferror@plt+0x1888>
  402cb0:	add	x8, x8, #0x32
  402cb4:	mov	x9, #0xf5c3                	// #62915
  402cb8:	movk	x9, #0x5c28, lsl #16
  402cbc:	movk	x9, #0xc28f, lsl #32
  402cc0:	lsr	x8, x8, #2
  402cc4:	movk	x9, #0x28f5, lsl #48
  402cc8:	umulh	x8, x8, x9
  402ccc:	lsr	x20, x8, #2
  402cd0:	cbz	x20, 402d18 <ferror@plt+0x1888>
  402cd4:	bl	401230 <localeconv@plt>
  402cd8:	cbz	x0, 402cec <ferror@plt+0x185c>
  402cdc:	ldr	x4, [x0]
  402ce0:	cbz	x4, 402cec <ferror@plt+0x185c>
  402ce4:	ldrb	w8, [x4]
  402ce8:	cbnz	w8, 402cf4 <ferror@plt+0x1864>
  402cec:	adrp	x4, 403000 <ferror@plt+0x1b70>
  402cf0:	add	x4, x4, #0xe3f
  402cf4:	adrp	x2, 403000 <ferror@plt+0x1b70>
  402cf8:	add	x2, x2, #0xe41
  402cfc:	add	x0, sp, #0x10
  402d00:	add	x6, sp, #0x8
  402d04:	mov	w1, #0x20                  	// #32
  402d08:	mov	w3, w19
  402d0c:	mov	x5, x20
  402d10:	bl	401220 <snprintf@plt>
  402d14:	b	402d34 <ferror@plt+0x18a4>
  402d18:	adrp	x2, 403000 <ferror@plt+0x1b70>
  402d1c:	add	x2, x2, #0xe4b
  402d20:	add	x0, sp, #0x10
  402d24:	add	x4, sp, #0x8
  402d28:	mov	w1, #0x20                  	// #32
  402d2c:	mov	w3, w19
  402d30:	bl	401220 <snprintf@plt>
  402d34:	add	x0, sp, #0x10
  402d38:	bl	4012b0 <strdup@plt>
  402d3c:	ldp	x20, x19, [sp, #64]
  402d40:	ldp	x29, x30, [sp, #48]
  402d44:	add	sp, sp, #0x50
  402d48:	ret
  402d4c:	stp	x29, x30, [sp, #-64]!
  402d50:	stp	x24, x23, [sp, #16]
  402d54:	stp	x22, x21, [sp, #32]
  402d58:	stp	x20, x19, [sp, #48]
  402d5c:	mov	x29, sp
  402d60:	cbz	x0, 402e14 <ferror@plt+0x1984>
  402d64:	mov	x19, x3
  402d68:	mov	x9, x0
  402d6c:	mov	w0, #0xffffffff            	// #-1
  402d70:	cbz	x3, 402e18 <ferror@plt+0x1988>
  402d74:	mov	x20, x2
  402d78:	cbz	x2, 402e18 <ferror@plt+0x1988>
  402d7c:	mov	x21, x1
  402d80:	cbz	x1, 402e18 <ferror@plt+0x1988>
  402d84:	ldrb	w10, [x9]
  402d88:	cbz	w10, 402e18 <ferror@plt+0x1988>
  402d8c:	mov	x23, xzr
  402d90:	mov	x8, xzr
  402d94:	add	x22, x9, #0x1
  402d98:	cmp	x23, x20
  402d9c:	b.cs	402e2c <ferror@plt+0x199c>  // b.hs, b.nlast
  402da0:	and	w11, w10, #0xff
  402da4:	ldrb	w10, [x22]
  402da8:	sub	x9, x22, #0x1
  402dac:	cmp	x8, #0x0
  402db0:	csel	x8, x9, x8, eq  // eq = none
  402db4:	cmp	w11, #0x2c
  402db8:	csel	x9, x9, xzr, eq  // eq = none
  402dbc:	cmp	w10, #0x0
  402dc0:	csel	x24, x22, x9, eq  // eq = none
  402dc4:	cbz	x8, 402e00 <ferror@plt+0x1970>
  402dc8:	cbz	x24, 402e00 <ferror@plt+0x1970>
  402dcc:	subs	x1, x24, x8
  402dd0:	b.ls	402e14 <ferror@plt+0x1984>  // b.plast
  402dd4:	mov	x0, x8
  402dd8:	blr	x19
  402ddc:	cmn	w0, #0x1
  402de0:	b.eq	402e14 <ferror@plt+0x1984>  // b.none
  402de4:	str	w0, [x21, x23, lsl #2]
  402de8:	ldrb	w8, [x24]
  402dec:	add	x0, x23, #0x1
  402df0:	cbz	w8, 402e18 <ferror@plt+0x1988>
  402df4:	ldrb	w10, [x22]
  402df8:	mov	x8, xzr
  402dfc:	b	402e04 <ferror@plt+0x1974>
  402e00:	mov	x0, x23
  402e04:	add	x22, x22, #0x1
  402e08:	mov	x23, x0
  402e0c:	cbnz	w10, 402d98 <ferror@plt+0x1908>
  402e10:	b	402e18 <ferror@plt+0x1988>
  402e14:	mov	w0, #0xffffffff            	// #-1
  402e18:	ldp	x20, x19, [sp, #48]
  402e1c:	ldp	x22, x21, [sp, #32]
  402e20:	ldp	x24, x23, [sp, #16]
  402e24:	ldp	x29, x30, [sp], #64
  402e28:	ret
  402e2c:	mov	w0, #0xfffffffe            	// #-2
  402e30:	b	402e18 <ferror@plt+0x1988>
  402e34:	stp	x29, x30, [sp, #-32]!
  402e38:	str	x19, [sp, #16]
  402e3c:	mov	x29, sp
  402e40:	cbz	x0, 402e64 <ferror@plt+0x19d4>
  402e44:	mov	x19, x3
  402e48:	mov	w8, #0xffffffff            	// #-1
  402e4c:	cbz	x3, 402e68 <ferror@plt+0x19d8>
  402e50:	ldrb	w9, [x0]
  402e54:	cbz	w9, 402e68 <ferror@plt+0x19d8>
  402e58:	ldr	x8, [x19]
  402e5c:	cmp	x8, x2
  402e60:	b.ls	402e78 <ferror@plt+0x19e8>  // b.plast
  402e64:	mov	w8, #0xffffffff            	// #-1
  402e68:	ldr	x19, [sp, #16]
  402e6c:	mov	w0, w8
  402e70:	ldp	x29, x30, [sp], #32
  402e74:	ret
  402e78:	cmp	w9, #0x2b
  402e7c:	b.ne	402e88 <ferror@plt+0x19f8>  // b.any
  402e80:	add	x0, x0, #0x1
  402e84:	b	402e90 <ferror@plt+0x1a00>
  402e88:	mov	x8, xzr
  402e8c:	str	xzr, [x19]
  402e90:	add	x1, x1, x8, lsl #2
  402e94:	sub	x2, x2, x8
  402e98:	mov	x3, x4
  402e9c:	bl	402d4c <ferror@plt+0x18bc>
  402ea0:	mov	w8, w0
  402ea4:	cmp	w0, #0x1
  402ea8:	b.lt	402e68 <ferror@plt+0x19d8>  // b.tstop
  402eac:	ldr	x9, [x19]
  402eb0:	add	x9, x9, w8, uxtw
  402eb4:	str	x9, [x19]
  402eb8:	b	402e68 <ferror@plt+0x19d8>
  402ebc:	stp	x29, x30, [sp, #-64]!
  402ec0:	mov	x8, x0
  402ec4:	mov	w0, #0xffffffea            	// #-22
  402ec8:	str	x23, [sp, #16]
  402ecc:	stp	x22, x21, [sp, #32]
  402ed0:	stp	x20, x19, [sp, #48]
  402ed4:	mov	x29, sp
  402ed8:	cbz	x1, 402f78 <ferror@plt+0x1ae8>
  402edc:	cbz	x8, 402f78 <ferror@plt+0x1ae8>
  402ee0:	mov	x19, x2
  402ee4:	cbz	x2, 402f78 <ferror@plt+0x1ae8>
  402ee8:	ldrb	w9, [x8]
  402eec:	cbz	w9, 402f74 <ferror@plt+0x1ae4>
  402ef0:	mov	x20, x1
  402ef4:	mov	x0, xzr
  402ef8:	add	x21, x8, #0x1
  402efc:	mov	w22, #0x1                   	// #1
  402f00:	mov	x8, x21
  402f04:	ldrb	w10, [x8], #-1
  402f08:	and	w9, w9, #0xff
  402f0c:	cmp	x0, #0x0
  402f10:	csel	x0, x8, x0, eq  // eq = none
  402f14:	cmp	w9, #0x2c
  402f18:	csel	x8, x8, xzr, eq  // eq = none
  402f1c:	cmp	w10, #0x0
  402f20:	mov	w9, w10
  402f24:	csel	x23, x21, x8, eq  // eq = none
  402f28:	cbz	x0, 402f6c <ferror@plt+0x1adc>
  402f2c:	cbz	x23, 402f6c <ferror@plt+0x1adc>
  402f30:	subs	x1, x23, x0
  402f34:	b.ls	402f8c <ferror@plt+0x1afc>  // b.plast
  402f38:	blr	x19
  402f3c:	tbnz	w0, #31, 402f78 <ferror@plt+0x1ae8>
  402f40:	mov	w8, w0
  402f44:	lsr	x8, x8, #3
  402f48:	ldrb	w9, [x20, x8]
  402f4c:	and	w10, w0, #0x7
  402f50:	lsl	w10, w22, w10
  402f54:	orr	w9, w9, w10
  402f58:	strb	w9, [x20, x8]
  402f5c:	ldrb	w8, [x23]
  402f60:	cbz	w8, 402f74 <ferror@plt+0x1ae4>
  402f64:	ldrb	w9, [x21]
  402f68:	mov	x0, xzr
  402f6c:	add	x21, x21, #0x1
  402f70:	cbnz	w9, 402f00 <ferror@plt+0x1a70>
  402f74:	mov	w0, wzr
  402f78:	ldp	x20, x19, [sp, #48]
  402f7c:	ldp	x22, x21, [sp, #32]
  402f80:	ldr	x23, [sp, #16]
  402f84:	ldp	x29, x30, [sp], #64
  402f88:	ret
  402f8c:	mov	w0, #0xffffffff            	// #-1
  402f90:	b	402f78 <ferror@plt+0x1ae8>
  402f94:	stp	x29, x30, [sp, #-48]!
  402f98:	mov	x8, x0
  402f9c:	mov	w0, #0xffffffea            	// #-22
  402fa0:	stp	x22, x21, [sp, #16]
  402fa4:	stp	x20, x19, [sp, #32]
  402fa8:	mov	x29, sp
  402fac:	cbz	x1, 403038 <ferror@plt+0x1ba8>
  402fb0:	cbz	x8, 403038 <ferror@plt+0x1ba8>
  402fb4:	mov	x19, x2
  402fb8:	cbz	x2, 403038 <ferror@plt+0x1ba8>
  402fbc:	ldrb	w9, [x8]
  402fc0:	cbz	w9, 403034 <ferror@plt+0x1ba4>
  402fc4:	mov	x20, x1
  402fc8:	mov	x0, xzr
  402fcc:	add	x21, x8, #0x1
  402fd0:	mov	x8, x21
  402fd4:	ldrb	w10, [x8], #-1
  402fd8:	and	w9, w9, #0xff
  402fdc:	cmp	x0, #0x0
  402fe0:	csel	x0, x8, x0, eq  // eq = none
  402fe4:	cmp	w9, #0x2c
  402fe8:	csel	x8, x8, xzr, eq  // eq = none
  402fec:	cmp	w10, #0x0
  402ff0:	mov	w9, w10
  402ff4:	csel	x22, x21, x8, eq  // eq = none
  402ff8:	cbz	x0, 40302c <ferror@plt+0x1b9c>
  402ffc:	cbz	x22, 40302c <ferror@plt+0x1b9c>
  403000:	subs	x1, x22, x0
  403004:	b.ls	403048 <ferror@plt+0x1bb8>  // b.plast
  403008:	blr	x19
  40300c:	tbnz	x0, #63, 403038 <ferror@plt+0x1ba8>
  403010:	ldr	x8, [x20]
  403014:	orr	x8, x8, x0
  403018:	str	x8, [x20]
  40301c:	ldrb	w8, [x22]
  403020:	cbz	w8, 403034 <ferror@plt+0x1ba4>
  403024:	ldrb	w9, [x21]
  403028:	mov	x0, xzr
  40302c:	add	x21, x21, #0x1
  403030:	cbnz	w9, 402fd0 <ferror@plt+0x1b40>
  403034:	mov	w0, wzr
  403038:	ldp	x20, x19, [sp, #32]
  40303c:	ldp	x22, x21, [sp, #16]
  403040:	ldp	x29, x30, [sp], #48
  403044:	ret
  403048:	mov	w0, #0xffffffff            	// #-1
  40304c:	b	403038 <ferror@plt+0x1ba8>
  403050:	stp	x29, x30, [sp, #-64]!
  403054:	mov	x29, sp
  403058:	str	x23, [sp, #16]
  40305c:	stp	x22, x21, [sp, #32]
  403060:	stp	x20, x19, [sp, #48]
  403064:	str	xzr, [x29, #24]
  403068:	cbz	x0, 403140 <ferror@plt+0x1cb0>
  40306c:	mov	w21, w3
  403070:	mov	x19, x2
  403074:	mov	x23, x1
  403078:	mov	x22, x0
  40307c:	str	w3, [x1]
  403080:	str	w3, [x2]
  403084:	bl	401440 <__errno_location@plt>
  403088:	str	wzr, [x0]
  40308c:	ldrb	w8, [x22]
  403090:	mov	x20, x0
  403094:	cmp	w8, #0x3a
  403098:	b.ne	4030a4 <ferror@plt+0x1c14>  // b.any
  40309c:	add	x21, x22, #0x1
  4030a0:	b	403100 <ferror@plt+0x1c70>
  4030a4:	add	x1, x29, #0x18
  4030a8:	mov	w2, #0xa                   	// #10
  4030ac:	mov	x0, x22
  4030b0:	bl	401370 <strtol@plt>
  4030b4:	str	w0, [x23]
  4030b8:	str	w0, [x19]
  4030bc:	ldr	x8, [x29, #24]
  4030c0:	mov	w0, #0xffffffff            	// #-1
  4030c4:	cmp	x8, x22
  4030c8:	b.eq	403140 <ferror@plt+0x1cb0>  // b.none
  4030cc:	ldr	w9, [x20]
  4030d0:	cbnz	w9, 403140 <ferror@plt+0x1cb0>
  4030d4:	cbz	x8, 403140 <ferror@plt+0x1cb0>
  4030d8:	ldrb	w9, [x8]
  4030dc:	cmp	w9, #0x2d
  4030e0:	b.eq	4030f4 <ferror@plt+0x1c64>  // b.none
  4030e4:	cmp	w9, #0x3a
  4030e8:	b.ne	40313c <ferror@plt+0x1cac>  // b.any
  4030ec:	ldrb	w9, [x8, #1]
  4030f0:	cbz	w9, 403154 <ferror@plt+0x1cc4>
  4030f4:	add	x21, x8, #0x1
  4030f8:	str	xzr, [x29, #24]
  4030fc:	str	wzr, [x20]
  403100:	add	x1, x29, #0x18
  403104:	mov	w2, #0xa                   	// #10
  403108:	mov	x0, x21
  40310c:	bl	401370 <strtol@plt>
  403110:	str	w0, [x19]
  403114:	ldr	w8, [x20]
  403118:	mov	w0, #0xffffffff            	// #-1
  40311c:	cbnz	w8, 403140 <ferror@plt+0x1cb0>
  403120:	ldr	x8, [x29, #24]
  403124:	cbz	x8, 403140 <ferror@plt+0x1cb0>
  403128:	cmp	x8, x21
  40312c:	mov	w0, #0xffffffff            	// #-1
  403130:	b.eq	403140 <ferror@plt+0x1cb0>  // b.none
  403134:	ldrb	w8, [x8]
  403138:	cbnz	w8, 403140 <ferror@plt+0x1cb0>
  40313c:	mov	w0, wzr
  403140:	ldp	x20, x19, [sp, #48]
  403144:	ldp	x22, x21, [sp, #32]
  403148:	ldr	x23, [sp, #16]
  40314c:	ldp	x29, x30, [sp], #64
  403150:	ret
  403154:	str	w21, [x19]
  403158:	b	40313c <ferror@plt+0x1cac>
  40315c:	sub	sp, sp, #0x40
  403160:	mov	w8, wzr
  403164:	stp	x29, x30, [sp, #16]
  403168:	str	x21, [sp, #32]
  40316c:	stp	x20, x19, [sp, #48]
  403170:	add	x29, sp, #0x10
  403174:	cbz	x1, 403214 <ferror@plt+0x1d84>
  403178:	cbz	x0, 403214 <ferror@plt+0x1d84>
  40317c:	mov	x20, x1
  403180:	add	x1, x29, #0x18
  403184:	bl	40322c <ferror@plt+0x1d9c>
  403188:	mov	x19, x0
  40318c:	add	x1, sp, #0x8
  403190:	mov	x0, x20
  403194:	bl	40322c <ferror@plt+0x1d9c>
  403198:	ldr	x20, [x29, #24]
  40319c:	ldr	x8, [sp, #8]
  4031a0:	mov	x21, x0
  4031a4:	add	x9, x8, x20
  4031a8:	cmp	x9, #0x1
  4031ac:	b.eq	4031b8 <ferror@plt+0x1d28>  // b.none
  4031b0:	cbnz	x9, 4031d8 <ferror@plt+0x1d48>
  4031b4:	b	403210 <ferror@plt+0x1d80>
  4031b8:	cbz	x19, 4031c8 <ferror@plt+0x1d38>
  4031bc:	ldrb	w9, [x19]
  4031c0:	cmp	w9, #0x2f
  4031c4:	b.eq	403210 <ferror@plt+0x1d80>  // b.none
  4031c8:	cbz	x21, 403208 <ferror@plt+0x1d78>
  4031cc:	ldrb	w9, [x21]
  4031d0:	cmp	w9, #0x2f
  4031d4:	b.eq	403210 <ferror@plt+0x1d80>  // b.none
  4031d8:	cbz	x19, 403208 <ferror@plt+0x1d78>
  4031dc:	cbz	x21, 403208 <ferror@plt+0x1d78>
  4031e0:	cmp	x20, x8
  4031e4:	b.ne	403208 <ferror@plt+0x1d78>  // b.any
  4031e8:	mov	x0, x19
  4031ec:	mov	x1, x21
  4031f0:	mov	x2, x20
  4031f4:	bl	401260 <strncmp@plt>
  4031f8:	cbnz	w0, 403208 <ferror@plt+0x1d78>
  4031fc:	add	x0, x19, x20
  403200:	add	x20, x21, x20
  403204:	b	403180 <ferror@plt+0x1cf0>
  403208:	mov	w8, wzr
  40320c:	b	403214 <ferror@plt+0x1d84>
  403210:	mov	w8, #0x1                   	// #1
  403214:	ldp	x20, x19, [sp, #48]
  403218:	ldr	x21, [sp, #32]
  40321c:	ldp	x29, x30, [sp, #16]
  403220:	mov	w0, w8
  403224:	add	sp, sp, #0x40
  403228:	ret
  40322c:	mov	x8, x0
  403230:	str	xzr, [x1]
  403234:	mov	x0, x8
  403238:	cbz	x8, 403264 <ferror@plt+0x1dd4>
  40323c:	ldrb	w8, [x0]
  403240:	cmp	w8, #0x2f
  403244:	b.ne	40325c <ferror@plt+0x1dcc>  // b.any
  403248:	mov	x8, x0
  40324c:	ldrb	w9, [x8, #1]!
  403250:	cmp	w9, #0x2f
  403254:	b.eq	403234 <ferror@plt+0x1da4>  // b.none
  403258:	b	403268 <ferror@plt+0x1dd8>
  40325c:	cbnz	w8, 403268 <ferror@plt+0x1dd8>
  403260:	mov	x0, xzr
  403264:	ret
  403268:	mov	w8, #0x1                   	// #1
  40326c:	str	x8, [x1]
  403270:	ldrb	w9, [x0, x8]
  403274:	cbz	w9, 403264 <ferror@plt+0x1dd4>
  403278:	cmp	w9, #0x2f
  40327c:	b.eq	403264 <ferror@plt+0x1dd4>  // b.none
  403280:	add	x8, x8, #0x1
  403284:	b	40326c <ferror@plt+0x1ddc>
  403288:	stp	x29, x30, [sp, #-64]!
  40328c:	orr	x8, x0, x1
  403290:	stp	x24, x23, [sp, #16]
  403294:	stp	x22, x21, [sp, #32]
  403298:	stp	x20, x19, [sp, #48]
  40329c:	mov	x29, sp
  4032a0:	cbz	x8, 4032d4 <ferror@plt+0x1e44>
  4032a4:	mov	x19, x1
  4032a8:	mov	x21, x0
  4032ac:	mov	x20, x2
  4032b0:	cbz	x0, 4032f0 <ferror@plt+0x1e60>
  4032b4:	cbz	x19, 40330c <ferror@plt+0x1e7c>
  4032b8:	mov	x0, x21
  4032bc:	bl	4011b0 <strlen@plt>
  4032c0:	mvn	x8, x0
  4032c4:	cmp	x8, x20
  4032c8:	b.cs	403314 <ferror@plt+0x1e84>  // b.hs, b.nlast
  4032cc:	mov	x22, xzr
  4032d0:	b	403350 <ferror@plt+0x1ec0>
  4032d4:	adrp	x0, 403000 <ferror@plt+0x1b70>
  4032d8:	add	x0, x0, #0x9c0
  4032dc:	ldp	x20, x19, [sp, #48]
  4032e0:	ldp	x22, x21, [sp, #32]
  4032e4:	ldp	x24, x23, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #64
  4032ec:	b	4012b0 <strdup@plt>
  4032f0:	mov	x0, x19
  4032f4:	mov	x1, x20
  4032f8:	ldp	x20, x19, [sp, #48]
  4032fc:	ldp	x22, x21, [sp, #32]
  403300:	ldp	x24, x23, [sp, #16]
  403304:	ldp	x29, x30, [sp], #64
  403308:	b	4013a0 <strndup@plt>
  40330c:	mov	x0, x21
  403310:	b	4032dc <ferror@plt+0x1e4c>
  403314:	add	x24, x0, x20
  403318:	mov	x23, x0
  40331c:	add	x0, x24, #0x1
  403320:	bl	401250 <malloc@plt>
  403324:	mov	x22, x0
  403328:	cbz	x0, 403350 <ferror@plt+0x1ec0>
  40332c:	mov	x0, x22
  403330:	mov	x1, x21
  403334:	mov	x2, x23
  403338:	bl	401180 <memcpy@plt>
  40333c:	add	x0, x22, x23
  403340:	mov	x1, x19
  403344:	mov	x2, x20
  403348:	bl	401180 <memcpy@plt>
  40334c:	strb	wzr, [x22, x24]
  403350:	mov	x0, x22
  403354:	ldp	x20, x19, [sp, #48]
  403358:	ldp	x22, x21, [sp, #32]
  40335c:	ldp	x24, x23, [sp, #16]
  403360:	ldp	x29, x30, [sp], #64
  403364:	ret
  403368:	stp	x29, x30, [sp, #-32]!
  40336c:	stp	x20, x19, [sp, #16]
  403370:	mov	x19, x1
  403374:	mov	x20, x0
  403378:	mov	x29, sp
  40337c:	cbz	x1, 403390 <ferror@plt+0x1f00>
  403380:	mov	x0, x19
  403384:	bl	4011b0 <strlen@plt>
  403388:	mov	x2, x0
  40338c:	b	403394 <ferror@plt+0x1f04>
  403390:	mov	x2, xzr
  403394:	mov	x0, x20
  403398:	mov	x1, x19
  40339c:	ldp	x20, x19, [sp, #16]
  4033a0:	ldp	x29, x30, [sp], #32
  4033a4:	b	403288 <ferror@plt+0x1df8>
  4033a8:	sub	sp, sp, #0x120
  4033ac:	stp	x29, x30, [sp, #256]
  4033b0:	add	x29, sp, #0x100
  4033b4:	add	x9, sp, #0x80
  4033b8:	mov	x10, sp
  4033bc:	mov	x11, #0xffffffffffffffd0    	// #-48
  4033c0:	add	x8, x29, #0x20
  4033c4:	movk	x11, #0xff80, lsl #32
  4033c8:	add	x9, x9, #0x30
  4033cc:	add	x10, x10, #0x80
  4033d0:	stp	x8, x9, [x29, #-32]
  4033d4:	stp	x10, x11, [x29, #-16]
  4033d8:	stp	q1, q2, [sp, #16]
  4033dc:	str	q0, [sp]
  4033e0:	ldp	q0, q1, [x29, #-32]
  4033e4:	stp	x28, x19, [sp, #272]
  4033e8:	mov	x19, x0
  4033ec:	stp	x2, x3, [sp, #128]
  4033f0:	sub	x0, x29, #0x28
  4033f4:	sub	x2, x29, #0x50
  4033f8:	stp	x4, x5, [sp, #144]
  4033fc:	stp	x6, x7, [sp, #160]
  403400:	stp	q3, q4, [sp, #48]
  403404:	stp	q5, q6, [sp, #80]
  403408:	str	q7, [sp, #112]
  40340c:	stp	q0, q1, [x29, #-80]
  403410:	bl	401390 <vasprintf@plt>
  403414:	tbnz	w0, #31, 40343c <ferror@plt+0x1fac>
  403418:	ldur	x1, [x29, #-40]
  40341c:	mov	w2, w0
  403420:	mov	x0, x19
  403424:	bl	403288 <ferror@plt+0x1df8>
  403428:	ldur	x8, [x29, #-40]
  40342c:	mov	x19, x0
  403430:	mov	x0, x8
  403434:	bl	401380 <free@plt>
  403438:	b	403440 <ferror@plt+0x1fb0>
  40343c:	mov	x19, xzr
  403440:	mov	x0, x19
  403444:	ldp	x28, x19, [sp, #272]
  403448:	ldp	x29, x30, [sp, #256]
  40344c:	add	sp, sp, #0x120
  403450:	ret
  403454:	stp	x29, x30, [sp, #-80]!
  403458:	stp	x24, x23, [sp, #32]
  40345c:	stp	x22, x21, [sp, #48]
  403460:	stp	x20, x19, [sp, #64]
  403464:	ldr	x19, [x0]
  403468:	str	x25, [sp, #16]
  40346c:	mov	x29, sp
  403470:	ldrb	w8, [x19]
  403474:	cbz	w8, 403574 <ferror@plt+0x20e4>
  403478:	mov	x20, x0
  40347c:	mov	x22, x1
  403480:	mov	x0, x19
  403484:	mov	x1, x2
  403488:	mov	w23, w3
  40348c:	mov	x21, x2
  403490:	bl	4013b0 <strspn@plt>
  403494:	add	x19, x19, x0
  403498:	ldrb	w25, [x19]
  40349c:	cbz	x25, 403570 <ferror@plt+0x20e0>
  4034a0:	cbz	w23, 403524 <ferror@plt+0x2094>
  4034a4:	cmp	w25, #0x3f
  4034a8:	b.hi	403540 <ferror@plt+0x20b0>  // b.pmore
  4034ac:	mov	w8, #0x1                   	// #1
  4034b0:	mov	x9, #0x1                   	// #1
  4034b4:	lsl	x8, x8, x25
  4034b8:	movk	x9, #0x84, lsl #32
  4034bc:	and	x8, x8, x9
  4034c0:	cbz	x8, 403540 <ferror@plt+0x20b0>
  4034c4:	add	x23, x19, #0x1
  4034c8:	add	x1, x29, #0x1c
  4034cc:	mov	x0, x23
  4034d0:	strb	w25, [x29, #28]
  4034d4:	strb	wzr, [x29, #29]
  4034d8:	bl	403594 <ferror@plt+0x2104>
  4034dc:	str	x0, [x22]
  4034e0:	add	x8, x0, x19
  4034e4:	ldrb	w8, [x8, #1]
  4034e8:	cbz	w8, 403570 <ferror@plt+0x20e0>
  4034ec:	cmp	w8, w25
  4034f0:	b.ne	403570 <ferror@plt+0x20e0>  // b.any
  4034f4:	add	x8, x0, x19
  4034f8:	ldrsb	w1, [x8, #2]
  4034fc:	mov	x24, x0
  403500:	cbz	w1, 403510 <ferror@plt+0x2080>
  403504:	mov	x0, x21
  403508:	bl	4013c0 <strchr@plt>
  40350c:	cbz	x0, 403570 <ferror@plt+0x20e0>
  403510:	add	x8, x19, x24
  403514:	add	x8, x8, #0x2
  403518:	str	x8, [x20]
  40351c:	mov	x19, x23
  403520:	b	403578 <ferror@plt+0x20e8>
  403524:	mov	x0, x19
  403528:	mov	x1, x21
  40352c:	bl	401420 <strcspn@plt>
  403530:	add	x8, x19, x0
  403534:	str	x0, [x22]
  403538:	str	x8, [x20]
  40353c:	b	403578 <ferror@plt+0x20e8>
  403540:	mov	x0, x19
  403544:	mov	x1, x21
  403548:	bl	403594 <ferror@plt+0x2104>
  40354c:	str	x0, [x22]
  403550:	add	x22, x19, x0
  403554:	ldrsb	w1, [x22]
  403558:	cbz	w1, 403568 <ferror@plt+0x20d8>
  40355c:	mov	x0, x21
  403560:	bl	4013c0 <strchr@plt>
  403564:	cbz	x0, 403570 <ferror@plt+0x20e0>
  403568:	str	x22, [x20]
  40356c:	b	403578 <ferror@plt+0x20e8>
  403570:	str	x19, [x20]
  403574:	mov	x19, xzr
  403578:	mov	x0, x19
  40357c:	ldp	x20, x19, [sp, #64]
  403580:	ldp	x22, x21, [sp, #48]
  403584:	ldp	x24, x23, [sp, #32]
  403588:	ldr	x25, [sp, #16]
  40358c:	ldp	x29, x30, [sp], #80
  403590:	ret
  403594:	stp	x29, x30, [sp, #-48]!
  403598:	stp	x20, x19, [sp, #32]
  40359c:	ldrb	w9, [x0]
  4035a0:	str	x21, [sp, #16]
  4035a4:	mov	x29, sp
  4035a8:	cbz	w9, 403604 <ferror@plt+0x2174>
  4035ac:	mov	x19, x1
  4035b0:	mov	x21, xzr
  4035b4:	mov	w8, wzr
  4035b8:	add	x20, x0, #0x1
  4035bc:	cbz	w8, 4035d4 <ferror@plt+0x2144>
  4035c0:	mov	w8, wzr
  4035c4:	ldrb	w9, [x20, x21]
  4035c8:	add	x21, x21, #0x1
  4035cc:	cbnz	w9, 4035bc <ferror@plt+0x212c>
  4035d0:	b	403600 <ferror@plt+0x2170>
  4035d4:	and	w8, w9, #0xff
  4035d8:	cmp	w8, #0x5c
  4035dc:	b.ne	4035e8 <ferror@plt+0x2158>  // b.any
  4035e0:	mov	w8, #0x1                   	// #1
  4035e4:	b	4035c4 <ferror@plt+0x2134>
  4035e8:	sxtb	w1, w9
  4035ec:	mov	x0, x19
  4035f0:	bl	4013c0 <strchr@plt>
  4035f4:	cbz	x0, 4035c0 <ferror@plt+0x2130>
  4035f8:	mov	w8, wzr
  4035fc:	b	40360c <ferror@plt+0x217c>
  403600:	b	40360c <ferror@plt+0x217c>
  403604:	mov	w8, wzr
  403608:	mov	w21, wzr
  40360c:	sub	w8, w21, w8
  403610:	ldp	x20, x19, [sp, #32]
  403614:	ldr	x21, [sp, #16]
  403618:	sxtw	x0, w8
  40361c:	ldp	x29, x30, [sp], #48
  403620:	ret
  403624:	stp	x29, x30, [sp, #-32]!
  403628:	str	x19, [sp, #16]
  40362c:	mov	x19, x0
  403630:	mov	x29, sp
  403634:	mov	x0, x19
  403638:	bl	401290 <fgetc@plt>
  40363c:	cmp	w0, #0xa
  403640:	b.eq	403654 <ferror@plt+0x21c4>  // b.none
  403644:	cmn	w0, #0x1
  403648:	b.ne	403634 <ferror@plt+0x21a4>  // b.any
  40364c:	mov	w0, #0x1                   	// #1
  403650:	b	403658 <ferror@plt+0x21c8>
  403654:	mov	w0, wzr
  403658:	ldr	x19, [sp, #16]
  40365c:	ldp	x29, x30, [sp], #32
  403660:	ret
  403664:	nop
  403668:	stp	x29, x30, [sp, #-64]!
  40366c:	mov	x29, sp
  403670:	stp	x19, x20, [sp, #16]
  403674:	adrp	x20, 414000 <ferror@plt+0x12b70>
  403678:	add	x20, x20, #0xdf0
  40367c:	stp	x21, x22, [sp, #32]
  403680:	adrp	x21, 414000 <ferror@plt+0x12b70>
  403684:	add	x21, x21, #0xde8
  403688:	sub	x20, x20, x21
  40368c:	mov	w22, w0
  403690:	stp	x23, x24, [sp, #48]
  403694:	mov	x23, x1
  403698:	mov	x24, x2
  40369c:	bl	401140 <memcpy@plt-0x40>
  4036a0:	cmp	xzr, x20, asr #3
  4036a4:	b.eq	4036d0 <ferror@plt+0x2240>  // b.none
  4036a8:	asr	x20, x20, #3
  4036ac:	mov	x19, #0x0                   	// #0
  4036b0:	ldr	x3, [x21, x19, lsl #3]
  4036b4:	mov	x2, x24
  4036b8:	add	x19, x19, #0x1
  4036bc:	mov	x1, x23
  4036c0:	mov	w0, w22
  4036c4:	blr	x3
  4036c8:	cmp	x20, x19
  4036cc:	b.ne	4036b0 <ferror@plt+0x2220>  // b.any
  4036d0:	ldp	x19, x20, [sp, #16]
  4036d4:	ldp	x21, x22, [sp, #32]
  4036d8:	ldp	x23, x24, [sp, #48]
  4036dc:	ldp	x29, x30, [sp], #64
  4036e0:	ret
  4036e4:	nop
  4036e8:	ret
  4036ec:	nop
  4036f0:	adrp	x2, 415000 <ferror@plt+0x13b70>
  4036f4:	mov	x1, #0x0                   	// #0
  4036f8:	ldr	x2, [x2, #408]
  4036fc:	b	401210 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403700 <.fini>:
  403700:	stp	x29, x30, [sp, #-16]!
  403704:	mov	x29, sp
  403708:	ldp	x29, x30, [sp], #16
  40370c:	ret
