`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 12/02/2024 10:16:20 PM
// Design Name: 
// Module Name: AES_EXY_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module AES_EXY_tb();
    wire [511:0] w1;
    wire [511:0] w2;
    wire [511:0] w3;
    wire [511:0] w4;
    assign w1 = 512'h44616E6E792052656E73636820616E64204C65767920526F7A6D616E206172652074686520626573742070656F706C652049206B6E6F772E2042757420726561;
    assign w2 = 512'h6C6C7920616C6C2049206E65656420746F20646F20697320746F2070726F7669646520612062756E6368206F662072616E646F6D207465787420616E64206368;
    assign w3 = 512'h61726163746572732C206C696B6520746869733A203F2A2121212A3F2E20596F7520776572656E277420657870656374696E672061206E6F726D616C2073656E;
    assign w4 = 512'h74656E63652C207765726520796F753F20497427732061207465737420616E6420696E2041534349492049206E6565642032353620636861726163746572732E;
    wire [511:0] t;
    wire [511:0] rx;
    reg [511:0] w;
    initial begin
        w = 512'h0;
        #50;
        w = w1;
        #50;
        w = w2;
        #50;
        w = w3;
        #50;
        w = w4;
    end
    AES_EXY x(w, t, rx, t);
endmodule
