// Seed: 77468447
module module_0;
  wire [1 : 1] id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output wor id_7
);
  assign id_4 = 'b0;
  module_0 modCall_1 ();
  assign id_4 = id_3 ? 1 : 1'b0;
  wire id_9;
endmodule
module module_2 #(
    parameter id_1 = 32'd60,
    parameter id_7 = 32'd36
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  logic [7:0] id_13 = id_8;
  assign id_13[id_7] = 1;
  wire [-1 'b0 : id_1] id_14;
endmodule
