Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xillinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d9de4653ec9c4905b7953e92ed34ebbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port s [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 7 for port SW [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/new/F_Dig_7_dig.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:145]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:164]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
