
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_prim_ram_2p_async_adv_0.1/rtl/prim_ram_2p_async_adv.sv Cov: 66% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Asynchronous Dual-Port SRAM Wrapper</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Supported configurations:</pre>
<pre style="margin:0; padding:0 ">// - ECC for 32b wide memories with no write mask</pre>
<pre style="margin:0; padding:0 ">//   (Width == 32 && DataBitsPerMask == 32).</pre>
<pre style="margin:0; padding:0 ">// - Byte parity if Width is a multiple of 8 bit and write masks have Byte</pre>
<pre style="margin:0; padding:0 ">//   granularity (DataBitsPerMask == 8).</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Note that the write mask needs to be per Byte if parity is enabled. If ECC is enabled, the write</pre>
<pre style="margin:0; padding:0 ">// mask cannot be used and has to be tied to {Width{1'b1}}.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">`include "prim_util.svh"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module prim_ram_2p_async_adv #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int Depth                = 512,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int Width                = 32,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int DataBitsPerMask      = 1,  // Number of data bits per bit of write mask</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int CfgW                 = 8,  // WTC, RTC, etc</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter      MemInitFile          = "", // VMEM file to initialize the memory with</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Configurations</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  bit EnableECC            = 0, // Enables per-word ECC</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  bit EnableParity         = 0, // Enables per-Byte Parity</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  bit EnableInputPipeline  = 0, // Adds an input register (read latency +1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  bit EnableOutputPipeline = 0, // Adds an output register (read latency +1)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int Aw                   = vbits(Depth)</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_a_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_b_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_a_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_b_ni,</pre>
<pre id="id38" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    a_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    a_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Aw-1:0]    a_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Width-1:0] a_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Width-1:0] a_wmask_i,  // cannot be used with ECC, tie to 1 in that case</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [Width-1:0] a_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic             a_rvalid_o, // read response (a_rdata_o) is valid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [1:0]       a_rerror_o, // Bit1: Uncorrectable, Bit0: Correctable</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    b_req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                    b_write_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Aw-1:0]    b_addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Width-1:0] b_wdata_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Width-1:0] b_wmask_i,  // cannot be used with ECC, tie to 1 in that case</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [Width-1:0] b_rdata_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic             b_rvalid_o, // read response (b_rdata_o) is valid</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [1:0]       b_rerror_o, // Bit1: Uncorrectable, Bit0: Correctable</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [CfgW-1:0] cfg_i</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT_INIT(CannotHaveEccAndParity_A, !(EnableParity && EnableECC))</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // While we require DataBitsPerMask to be per Byte (8) at the interface in case Byte parity is</pre>
<pre style="margin:0; padding:0 ">  // enabled, we need to switch this to a per-bit mask locally such that we can individually enable</pre>
<pre style="margin:0; padding:0 ">  // the parity bits to be written alongside the data.</pre>
<pre style="margin:0; padding:0 ">  localparam int LocalDataBitsPerMask = (EnableParity) ? 1 : DataBitsPerMask;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre id="id68" style="background-color: #FFB6C1; margin:0; padding:0 ">  // Calculate ECC width</pre>
<pre id="id69" style="background-color: #FFB6C1; margin:0; padding:0 ">  localparam int ParWidth  = (EnableParity) ? Width/8 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                             (!EnableECC)   ? 0 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                             (Width <=   4) ? 4 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                             (Width <=  11) ? 5 :</pre>
<pre style="margin:0; padding:0 ">                             (Width <=  26) ? 6 :</pre>
<pre style="margin:0; padding:0 ">                             (Width <=  57) ? 7 :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                             (Width <= 120) ? 8 : 8 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int TotalWidth = Width + ParWidth;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // RAM Primitive Instance //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  logic                    a_req_q,    a_req_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic                    a_write_q,  a_write_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [Aw-1:0]           a_addr_q,   a_addr_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalWidth-1:0]   a_wdata_q,  a_wdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalWidth-1:0]   a_wmask_q,  a_wmask_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic                    a_rvalid_q, a_rvalid_d, a_rvalid_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [Width-1:0]        a_rdata_q,  a_rdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalWidth-1:0]   a_rdata_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [1:0]              a_rerror_q, a_rerror_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  logic                    b_req_q,    b_req_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic                    b_write_q,  b_write_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [Aw-1:0]           b_addr_q,   b_addr_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalWidth-1:0]   b_wdata_q,  b_wdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalWidth-1:0]   b_wmask_q,  b_wmask_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic                    b_rvalid_q, b_rvalid_d, b_rvalid_sram ;</pre>
<pre style="margin:0; padding:0 ">  logic [Width-1:0]        b_rdata_q,  b_rdata_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [TotalWidth-1:0]   b_rdata_sram ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [1:0]              b_rerror_q, b_rerror_d ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  prim_ram_2p #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .MemInitFile     (MemInitFile),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    .Width           (TotalWidth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .Depth           (Depth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DataBitsPerMask (LocalDataBitsPerMask)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  ) u_mem (</pre>
<pre id="id109" style="background-color: #FFB6C1; margin:0; padding:0 ">    .clk_a_i    (clk_a_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_b_i    (clk_b_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    .a_req_i    (a_req_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_write_i  (a_write_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_addr_i   (a_addr_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_wdata_i  (a_wdata_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_wmask_i  (a_wmask_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .a_rdata_o  (a_rdata_sram),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    .b_req_i    (b_req_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_write_i  (b_write_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_addr_i   (b_addr_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_wdata_i  (b_wdata_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_wmask_i  (b_wmask_q),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .b_rdata_o  (b_rdata_sram)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_a_i or negedge rst_a_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_a_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      a_rvalid_sram <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      a_rvalid_sram <= a_req_q & ~a_write_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_b_i or negedge rst_b_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_b_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      b_rvalid_sram <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      b_rvalid_sram <= b_req_q & ~b_write_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign a_req_d              = a_req_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign a_write_d            = a_write_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign a_addr_d             = a_addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign a_rvalid_o           = a_rvalid_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign a_rdata_o            = a_rdata_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign a_rerror_o           = a_rerror_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign b_req_d              = b_req_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign b_write_d            = b_write_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign b_addr_d             = b_addr_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign b_rvalid_o           = b_rvalid_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign b_rdata_o            = b_rdata_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign b_rerror_o           = b_rerror_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // ECC / Parity Generation //</pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  if (EnableParity == 0 && EnableECC) begin : gen_secded</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // check supported widths</pre>
<pre style="margin:0; padding:0 ">    `ASSERT_INIT(SecDecWidth_A, Width inside {32})</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // the wmask is constantly set to 1 in this case</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(OnlyWordWritePossibleWithEccPortA_A, a_req_i |-></pre>
<pre style="margin:0; padding:0 ">        a_wmask_i == {TotalWidth{1'b1}}, clk_a_i, rst_a_ni)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT(OnlyWordWritePossibleWithEccPortB_A, b_req_i |-></pre>
<pre style="margin:0; padding:0 ">        b_wmask_i == {TotalWidth{1'b1}}, clk_b_i, rst_b_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_wmask_d = {TotalWidth{1'b1}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_wmask_d = {TotalWidth{1'b1}};</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (Width == 32) begin : gen_secded_39_32</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      prim_secded_39_32_enc u_enc_a (.in(a_wdata_i), .out(a_wdata_d));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      prim_secded_39_32_dec u_dec_a (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        .in         (a_rdata_sram),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        .d_o        (a_rdata_d[0+:Width]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        .syndrome_o ( ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        .err_o      (a_rerror_d)</pre>
<pre style="margin:0; padding:0 ">      );</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      prim_secded_39_32_enc u_enc_b (.in(b_wdata_i), .out(b_wdata_d));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      prim_secded_39_32_dec u_dec_b (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        .in         (b_rdata_sram),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        .d_o        (b_rdata_d[0+:Width]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        .syndrome_o ( ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        .err_o      (b_rerror_d)</pre>
<pre style="margin:0; padding:0 ">      );</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre id="id190" style="background-color: #FFB6C1; margin:0; padding:0 ">  end else if (EnableParity) begin : gen_byte_parity</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    `ASSERT_INIT(ParityNeedsByteWriteMask_A, DataBitsPerMask == 8)</pre>
<pre style="margin:0; padding:0 ">    `ASSERT_INIT(WidthNeedsToBeByteAligned_A, Width % 8 == 0)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    always_comb begin : p_parity</pre>
<pre id="id196" style="background-color: #FFB6C1; margin:0; padding:0 ">      a_rerror_d = '0;</pre>
<pre id="id197" style="background-color: #FFB6C1; margin:0; padding:0 ">      b_rerror_d = '0;</pre>
<pre id="id198" style="background-color: #FFB6C1; margin:0; padding:0 ">      a_wmask_d[0+:Width] = a_wmask_i;</pre>
<pre id="id199" style="background-color: #FFB6C1; margin:0; padding:0 ">      b_wmask_d[0+:Width] = b_wmask_i;</pre>
<pre id="id200" style="background-color: #FFB6C1; margin:0; padding:0 ">      a_wdata_d[0+:Width] = a_wdata_i;</pre>
<pre id="id201" style="background-color: #FFB6C1; margin:0; padding:0 ">      b_wdata_d[0+:Width] = b_wdata_i;</pre>
<pre id="id202" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">      for (int i = 0; i < Width/8; i ++) begin</pre>
<pre id="id204" style="background-color: #FFB6C1; margin:0; padding:0 ">        // parity generation (odd parity)</pre>
<pre style="margin:0; padding:0 ">        a_wdata_d[Width + i] = ~(^a_wdata_i[i*8 +: 8]);</pre>
<pre id="id206" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_wdata_d[Width + i] = ~(^b_wdata_i[i*8 +: 8]);</pre>
<pre id="id207" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_wmask_d[Width + i] = &a_wmask_i[i*8 +: 8];</pre>
<pre id="id208" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_wmask_d[Width + i] = &b_wmask_i[i*8 +: 8];</pre>
<pre id="id209" style="background-color: #FFB6C1; margin:0; padding:0 ">        // parity decoding (errors are always uncorrectable)</pre>
<pre style="margin:0; padding:0 ">        a_rerror_d[1] |= ~(^{a_rdata_sram[i*8 +: 8], a_rdata_sram[Width + i]});</pre>
<pre id="id211" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_rerror_d[1] |= ~(^{b_rdata_sram[i*8 +: 8], b_rdata_sram[Width + i]});</pre>
<pre id="id212" style="background-color: #FFB6C1; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">      // tie to zero if the read data is not valid</pre>
<pre style="margin:0; padding:0 ">      a_rerror_d &= {2{a_rvalid_sram}};</pre>
<pre id="id215" style="background-color: #FFB6C1; margin:0; padding:0 ">      b_rerror_d &= {2{b_rvalid_sram}};</pre>
<pre id="id216" style="background-color: #FFB6C1; margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign a_rdata_d  = a_rdata_sram[0+:Width];</pre>
<pre id="id219" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign b_rdata_d  = b_rdata_sram[0+:Width];</pre>
<pre id="id220" style="background-color: #FFB6C1; margin:0; padding:0 ">  end else begin : gen_nosecded_noparity</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_wmask_d  = a_wmask_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_wmask_d  = b_wmask_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_wdata_d  = a_wdata_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_wdata_d  = b_wdata_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_rdata_d  = a_rdata_sram[0+:Width];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_rdata_d  = b_rdata_sram[0+:Width];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_rerror_d = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_rerror_d = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  assign a_rvalid_d = a_rvalid_sram;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign b_rvalid_d = b_rvalid_sram;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Input/Output Pipeline Registers //</pre>
<pre style="margin:0; padding:0 ">  /////////////////////////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  if (EnableInputPipeline) begin : gen_regslice_input</pre>
<pre id="id239" style="background-color: #FFB6C1; margin:0; padding:0 ">    // Put the register slices between ECC encoding to SRAM port</pre>
<pre style="margin:0; padding:0 ">    always_ff @(posedge clk_a_i or negedge rst_a_ni) begin</pre>
<pre id="id241" style="background-color: #FFB6C1; margin:0; padding:0 ">      if (!rst_a_ni) begin</pre>
<pre id="id242" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_req_q   <= '0;</pre>
<pre id="id243" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_write_q <= '0;</pre>
<pre id="id244" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_addr_q  <= '0;</pre>
<pre id="id245" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_wdata_q <= '0;</pre>
<pre id="id246" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_wmask_q <= '0;</pre>
<pre id="id247" style="background-color: #FFB6C1; margin:0; padding:0 ">      end else begin</pre>
<pre id="id248" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_req_q   <= a_req_d;</pre>
<pre id="id249" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_write_q <= a_write_d;</pre>
<pre id="id250" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_addr_q  <= a_addr_d;</pre>
<pre id="id251" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_wdata_q <= a_wdata_d;</pre>
<pre id="id252" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_wmask_q <= a_wmask_d;</pre>
<pre id="id253" style="background-color: #FFB6C1; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">    always_ff @(posedge clk_b_i or negedge rst_b_ni) begin</pre>
<pre id="id256" style="background-color: #FFB6C1; margin:0; padding:0 ">      if (!rst_b_ni) begin</pre>
<pre id="id257" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_req_q   <= '0;</pre>
<pre id="id258" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_write_q <= '0;</pre>
<pre id="id259" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_addr_q  <= '0;</pre>
<pre id="id260" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_wdata_q <= '0;</pre>
<pre id="id261" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_wmask_q <= '0;</pre>
<pre id="id262" style="background-color: #FFB6C1; margin:0; padding:0 ">      end else begin</pre>
<pre id="id263" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_req_q   <= b_req_d;</pre>
<pre id="id264" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_write_q <= b_write_d;</pre>
<pre id="id265" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_addr_q  <= b_addr_d;</pre>
<pre id="id266" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_wdata_q <= b_wdata_d;</pre>
<pre id="id267" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_wmask_q <= b_wmask_d;</pre>
<pre id="id268" style="background-color: #FFB6C1; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end else begin : gen_dirconnect_input</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_req_q   = a_req_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_write_q = a_write_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_addr_q  = a_addr_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_wdata_q = a_wdata_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_wmask_q = a_wmask_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign b_req_q   = b_req_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_write_q = b_write_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_addr_q  = b_addr_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_wdata_q = b_wdata_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_wmask_q = b_wmask_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  if (EnableOutputPipeline) begin : gen_regslice_output</pre>
<pre id="id285" style="background-color: #FFB6C1; margin:0; padding:0 ">    // Put the register slices between ECC decoding to output</pre>
<pre style="margin:0; padding:0 ">    always_ff @(posedge clk_a_i or negedge rst_a_ni) begin</pre>
<pre id="id287" style="background-color: #FFB6C1; margin:0; padding:0 ">      if (!rst_a_ni) begin</pre>
<pre id="id288" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_rvalid_q <= '0;</pre>
<pre id="id289" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_rdata_q  <= '0;</pre>
<pre id="id290" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_rerror_q <= '0;</pre>
<pre id="id291" style="background-color: #FFB6C1; margin:0; padding:0 ">      end else begin</pre>
<pre id="id292" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_rvalid_q <= a_rvalid_d;</pre>
<pre id="id293" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_rdata_q  <= a_rdata_d;</pre>
<pre id="id294" style="background-color: #FFB6C1; margin:0; padding:0 ">        a_rerror_q <= a_rerror_d;</pre>
<pre id="id295" style="background-color: #FFB6C1; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">    always_ff @(posedge clk_b_i or negedge rst_b_ni) begin</pre>
<pre id="id298" style="background-color: #FFB6C1; margin:0; padding:0 ">      if (!rst_b_ni) begin</pre>
<pre id="id299" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_rvalid_q <= '0;</pre>
<pre id="id300" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_rdata_q  <= '0;</pre>
<pre id="id301" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_rerror_q <= '0;</pre>
<pre id="id302" style="background-color: #FFB6C1; margin:0; padding:0 ">      end else begin</pre>
<pre id="id303" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_rvalid_q <= b_rvalid_d;</pre>
<pre id="id304" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_rdata_q  <= b_rdata_d;</pre>
<pre id="id305" style="background-color: #FFB6C1; margin:0; padding:0 ">        b_rerror_q <= b_rerror_d;</pre>
<pre id="id306" style="background-color: #FFB6C1; margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end else begin : gen_dirconnect_output</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_rvalid_q = a_rvalid_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_rdata_q  = a_rdata_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign a_rerror_q = a_rerror_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    assign b_rvalid_q = b_rvalid_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_rdata_q  = b_rdata_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign b_rerror_q = b_rerror_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule : prim_ram_2p_async_adv</pre>
<pre id="id319" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
</body>
</html>
