Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jan 12 04:51:33 2022
| Host         : DESKTOP-2AAQ2E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file placuta_timing_summary_routed.rpt -rpx placuta_timing_summary_routed.rpx
| Design       : placuta
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_curentS_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_curentS_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_curentS_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.816        0.000                      0                  360        0.155        0.000                      0                  360        4.500        0.000                       0                   203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.816        0.000                      0                  357        0.155        0.000                      0                  357        4.500        0.000                       0                   203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.229        0.000                      0                    3        1.157        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 2.021ns (34.033%)  route 3.917ns (65.967%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.710     8.298    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I0_O)        0.124     8.422 r  senzor/ctlCtl/FSM_gray_state[3]_i_3/O
                         net (fo=4, routed)           0.433     8.856    senzor/ctlCtl/myState_1
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.980 r  senzor/ctlCtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.701     9.681    senzor/ctlCtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.124     9.805 r  senzor/ctlCtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.805    senzor/ctlCtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X5Y115         MUXF7 (Prop_muxf7_I1_O)      0.217    10.022 r  senzor/ctlCtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.436    10.458    senzor/ctlCtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.299    10.757 r  senzor/ctlCtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.483    11.241    senzor/ctlCtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y116         FDRE                                         r  senzor/ctlCtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.580    15.002    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  senzor/ctlCtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X6Y116         FDRE (Setup_fdre_C_CE)      -0.169    15.057    senzor/ctlCtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 2.021ns (34.571%)  route 3.825ns (65.429%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.710     8.298    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I0_O)        0.124     8.422 r  senzor/ctlCtl/FSM_gray_state[3]_i_3/O
                         net (fo=4, routed)           0.433     8.856    senzor/ctlCtl/myState_1
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.980 r  senzor/ctlCtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.701     9.681    senzor/ctlCtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.124     9.805 r  senzor/ctlCtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.805    senzor/ctlCtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X5Y115         MUXF7 (Prop_muxf7_I1_O)      0.217    10.022 r  senzor/ctlCtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.436    10.458    senzor/ctlCtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.299    10.757 r  senzor/ctlCtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.391    11.148    senzor/ctlCtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X5Y115         FDRE                                         r  senzor/ctlCtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.581    15.003    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  senzor/ctlCtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X5Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.022    senzor/ctlCtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 2.021ns (34.854%)  route 3.777ns (65.146%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.710     8.298    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I0_O)        0.124     8.422 r  senzor/ctlCtl/FSM_gray_state[3]_i_3/O
                         net (fo=4, routed)           0.433     8.856    senzor/ctlCtl/myState_1
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.980 r  senzor/ctlCtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.701     9.681    senzor/ctlCtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.124     9.805 r  senzor/ctlCtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.805    senzor/ctlCtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X5Y115         MUXF7 (Prop_muxf7_I1_O)      0.217    10.022 r  senzor/ctlCtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.436    10.458    senzor/ctlCtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.299    10.757 r  senzor/ctlCtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343    11.101    senzor/ctlCtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  senzor/ctlCtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.581    15.003    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  senzor/ctlCtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X6Y115         FDRE (Setup_fdre_C_CE)      -0.169    15.058    senzor/ctlCtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 2.021ns (34.854%)  route 3.777ns (65.146%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.710     8.298    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y116         LUT4 (Prop_lut4_I0_O)        0.124     8.422 r  senzor/ctlCtl/FSM_gray_state[3]_i_3/O
                         net (fo=4, routed)           0.433     8.856    senzor/ctlCtl/myState_1
    SLICE_X4Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.980 r  senzor/ctlCtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.701     9.681    senzor/ctlCtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.124     9.805 r  senzor/ctlCtl/FSM_gray_state[3]_i_7/O
                         net (fo=1, routed)           0.000     9.805    senzor/ctlCtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X5Y115         MUXF7 (Prop_muxf7_I1_O)      0.217    10.022 r  senzor/ctlCtl/FSM_gray_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.436    10.458    senzor/ctlCtl/FSM_gray_state_reg[3]_i_4_n_0
    SLICE_X5Y115         LUT6 (Prop_lut6_I5_O)        0.299    10.757 r  senzor/ctlCtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343    11.101    senzor/ctlCtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  senzor/ctlCtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.581    15.003    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  senzor/ctlCtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X6Y115         FDRE (Setup_fdre_C_CE)      -0.169    15.058    senzor/ctlCtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.381ns (30.694%)  route 3.118ns (69.306%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.569     8.158    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  senzor/ctlCtl/bitCount[2]_i_3/O
                         net (fo=11, routed)          0.743     9.025    senzor/ctlCtl/dataByte1
    SLICE_X5Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.149 r  senzor/ctlCtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.653     9.802    senzor/ctlCtl/dataByte[7]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.584    15.006    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[2]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X7Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.025    senzor/ctlCtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.381ns (30.694%)  route 3.118ns (69.306%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.569     8.158    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  senzor/ctlCtl/bitCount[2]_i_3/O
                         net (fo=11, routed)          0.743     9.025    senzor/ctlCtl/dataByte1
    SLICE_X5Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.149 r  senzor/ctlCtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.653     9.802    senzor/ctlCtl/dataByte[7]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.584    15.006    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[3]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X7Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.025    senzor/ctlCtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.381ns (30.694%)  route 3.118ns (69.306%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.569     8.158    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  senzor/ctlCtl/bitCount[2]_i_3/O
                         net (fo=11, routed)          0.743     9.025    senzor/ctlCtl/dataByte1
    SLICE_X5Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.149 r  senzor/ctlCtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.653     9.802    senzor/ctlCtl/dataByte[7]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.584    15.006    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[5]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X7Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.025    senzor/ctlCtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.381ns (30.694%)  route 3.118ns (69.306%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.569     8.158    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  senzor/ctlCtl/bitCount[2]_i_3/O
                         net (fo=11, routed)          0.743     9.025    senzor/ctlCtl/dataByte1
    SLICE_X5Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.149 r  senzor/ctlCtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.653     9.802    senzor/ctlCtl/dataByte[7]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.584    15.006    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X7Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.025    senzor/ctlCtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.381ns (31.679%)  route 2.978ns (68.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.569     8.158    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  senzor/ctlCtl/bitCount[2]_i_3/O
                         net (fo=11, routed)          0.743     9.025    senzor/ctlCtl/dataByte1
    SLICE_X5Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.149 r  senzor/ctlCtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.513     9.662    senzor/ctlCtl/dataByte[7]_i_1_n_0
    SLICE_X7Y112         FDRE                                         r  senzor/ctlCtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.583    15.005    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X7Y112         FDRE                                         r  senzor/ctlCtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X7Y112         FDRE (Setup_fdre_C_CE)      -0.205    15.024    senzor/ctlCtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 senzor/ctlCtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.381ns (31.782%)  route 2.964ns (68.218%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700     5.302    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.478     5.780 f  senzor/ctlCtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.699     6.479    senzor/ctlCtl/sclCnt_reg__0[7]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.327     6.806 f  senzor/ctlCtl/stareSub[1]_i_4/O
                         net (fo=1, routed)           0.454     7.260    senzor/ctlCtl/stareSub[1]_i_4_n_0
    SLICE_X3Y117         LUT5 (Prop_lut5_I4_O)        0.328     7.588 r  senzor/ctlCtl/stareSub[1]_i_2/O
                         net (fo=11, routed)          0.569     8.158    senzor/ctlCtl/stareSub[1]_i_2_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  senzor/ctlCtl/bitCount[2]_i_3/O
                         net (fo=11, routed)          0.743     9.025    senzor/ctlCtl/dataByte1
    SLICE_X5Y114         LUT2 (Prop_lut2_I0_O)        0.124     9.149 r  senzor/ctlCtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.499     9.648    senzor/ctlCtl/dataByte[7]_i_1_n_0
    SLICE_X7Y114         FDRE                                         r  senzor/ctlCtl/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.582    15.004    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  senzor/ctlCtl/dataByte_reg[0]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X7Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.023    senzor/ctlCtl/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bl_tx/indexBitR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl_tx/indexBitR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.560     1.479    bl_tx/clk_IBUF_BUFG
    SLICE_X9Y120         FDRE                                         r  bl_tx/indexBitR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  bl_tx/indexBitR_reg[1]/Q
                         net (fo=5, routed)           0.102     1.722    bl_tx/indexBitR_reg_n_0_[1]
    SLICE_X8Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.767 r  bl_tx/indexBitR[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    bl_tx/indexBitR[2]_i_1_n_0
    SLICE_X8Y120         FDRE                                         r  bl_tx/indexBitR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.829     1.994    bl_tx/clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  bl_tx/indexBitR_reg[2]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X8Y120         FDRE (Hold_fdre_C_D)         0.120     1.612    bl_tx/indexBitR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 senzor/ctlCtl/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/sclCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.188ns (53.852%)  route 0.161ns (46.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.592     1.511    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X3Y117         FDSE                                         r  senzor/ctlCtl/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  senzor/ctlCtl/sclCnt_reg[4]/Q
                         net (fo=5, routed)           0.161     1.814    senzor/ctlCtl/sclCnt_reg__0[4]
    SLICE_X2Y117         LUT5 (Prop_lut5_I3_O)        0.047     1.861 r  senzor/ctlCtl/sclCnt[7]_i_3/O
                         net (fo=1, routed)           0.000     1.861    senzor/ctlCtl/sclCnt0[7]
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.863     2.028    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[7]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.131     1.655    senzor/ctlCtl/sclCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 senzor/temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/tempReg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.978%)  route 0.158ns (43.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.566     1.485    senzor/clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  senzor/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  senzor/temp_reg[7]/Q
                         net (fo=2, routed)           0.158     1.807    senzor/ctlCtl/temp[7]
    SLICE_X8Y112         LUT5 (Prop_lut5_I2_O)        0.045     1.852 r  senzor/ctlCtl/tempReg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.852    senzor/ctlCtl_n_24
    SLICE_X8Y112         FDRE                                         r  senzor/tempReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.836     2.001    senzor/clk_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  senzor/tempReg_reg[15]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.120     1.641    senzor/tempReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 senzor/ctlCtl/sclCnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/sclCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.592     1.511    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X3Y117         FDSE                                         r  senzor/ctlCtl/sclCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  senzor/ctlCtl/sclCnt_reg[4]/Q
                         net (fo=5, routed)           0.161     1.814    senzor/ctlCtl/sclCnt_reg__0[4]
    SLICE_X2Y117         LUT4 (Prop_lut4_I2_O)        0.045     1.859 r  senzor/ctlCtl/sclCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.859    senzor/ctlCtl/sclCnt0[6]
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.863     2.028    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[6]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.121     1.645    senzor/ctlCtl/sclCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 senzor/ctlCtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/sclCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.592     1.511    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  senzor/ctlCtl/sclCnt_reg[0]/Q
                         net (fo=8, routed)           0.128     1.803    senzor/ctlCtl/sclCnt_reg__0[0]
    SLICE_X3Y117         LUT4 (Prop_lut4_I2_O)        0.048     1.851 r  senzor/ctlCtl/sclCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    senzor/ctlCtl/sclCnt0[3]
    SLICE_X3Y117         FDSE                                         r  senzor/ctlCtl/sclCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.863     2.028    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X3Y117         FDSE                                         r  senzor/ctlCtl/sclCnt_reg[3]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X3Y117         FDSE (Hold_fdse_C_D)         0.107     1.631    senzor/ctlCtl/sclCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 senzor/ctlCtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.580%)  route 0.126ns (40.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.595     1.514    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  senzor/ctlCtl/dataByte_reg[2]/Q
                         net (fo=5, routed)           0.126     1.782    senzor/ctlCtl/Q[2]
    SLICE_X7Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  senzor/ctlCtl/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    senzor/ctlCtl/p_1_in[3]
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.866     2.031    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.092     1.606    senzor/ctlCtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 senzor/ctlCtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.791%)  route 0.119ns (36.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.595     1.514    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  senzor/ctlCtl/dataByte_reg[1]/Q
                         net (fo=4, routed)           0.119     1.797    senzor/ctlCtl/Q[1]
    SLICE_X7Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  senzor/ctlCtl/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    senzor/ctlCtl/p_1_in[2]
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.866     2.031    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  senzor/ctlCtl/dataByte_reg[2]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.091     1.618    senzor/ctlCtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 senzor/ctlCtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.881%)  route 0.173ns (48.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.592     1.511    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X3Y117         FDSE                                         r  senzor/ctlCtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  senzor/ctlCtl/sclCnt_reg[1]/Q
                         net (fo=7, routed)           0.173     1.825    senzor/ctlCtl/sclCnt_reg__0[1]
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  senzor/ctlCtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.870    senzor/ctlCtl/sclCnt0[5]
    SLICE_X2Y117         FDSE                                         r  senzor/ctlCtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.863     2.028    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDSE                                         r  senzor/ctlCtl/sclCnt_reg[5]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X2Y117         FDSE (Hold_fdse_C_D)         0.121     1.645    senzor/ctlCtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 senzor/ctlCtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/sclCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.592     1.511    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  senzor/ctlCtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  senzor/ctlCtl/sclCnt_reg[0]/Q
                         net (fo=8, routed)           0.129     1.804    senzor/ctlCtl/sclCnt_reg__0[0]
    SLICE_X3Y117         LUT5 (Prop_lut5_I3_O)        0.049     1.853 r  senzor/ctlCtl/sclCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    senzor/ctlCtl/sclCnt[4]_i_1_n_0
    SLICE_X3Y117         FDSE                                         r  senzor/ctlCtl/sclCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.863     2.028    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X3Y117         FDSE                                         r  senzor/ctlCtl/sclCnt_reg[4]/C
                         clock pessimism             -0.503     1.524    
    SLICE_X3Y117         FDSE (Hold_fdse_C_D)         0.104     1.628    senzor/ctlCtl/sclCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 senzor/ctlCtl/busFreeCnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            senzor/ctlCtl/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.937%)  route 0.123ns (37.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.590     1.509    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X2Y119         FDSE                                         r  senzor/ctlCtl/busFreeCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.164     1.673 f  senzor/ctlCtl/busFreeCnt_reg[7]/Q
                         net (fo=3, routed)           0.123     1.797    senzor/ctlCtl/busFreeCnt_reg__0[7]
    SLICE_X3Y119         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  senzor/ctlCtl/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    senzor/ctlCtl/busState[1]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  senzor/ctlCtl/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.860     2.026    senzor/ctlCtl/clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  senzor/ctlCtl/busState_reg[1]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.091     1.613    senzor/ctlCtl/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    bl_rx/FSM_sequential_smMainR_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104    bl_rx/FSM_sequential_smMainR_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    bl_rx/FSM_sequential_smMainR_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y106    bl_rx/clkCountR_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    bl_rx/clkCountR_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y105    bl_rx/clkCountR_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y105    bl_rx/clkCountR_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    bl_rx/clkCountR_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y103    bl_rx/clkCountR_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    senzor/ctlCtl/EROAREOo_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    senzor/ctlCtl/adrDataNN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    senzor/ctlCtl/UnblockTimeout.timeOutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112    senzor/ctlCtl/dataByte_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    senzor/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    senzor/state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    senzor/waitCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    senzor/waitCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    senzor/waitCnt_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 buton_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_curentS_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.718ns (21.861%)  route 2.566ns (78.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.708     5.310    buton_reset/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  buton_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  buton_reset/Q2_reg/Q
                         net (fo=2, routed)           0.869     6.598    buton_reset/Q2
    SLICE_X1Y108         LUT2 (Prop_lut2_I0_O)        0.299     6.897 f  buton_reset/FSM_sequential_curentS[2]_i_2/O
                         net (fo=28, routed)          1.698     8.595    unitate_cc/AR[0]
    SLICE_X8Y119         FDCE                                         f  unitate_cc/FSM_sequential_curentS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.497    14.919    unitate_cc/clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  unitate_cc/FSM_sequential_curentS_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X8Y119         FDCE (Recov_fdce_C_CLR)     -0.319    14.824    unitate_cc/FSM_sequential_curentS_reg[0]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 buton_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_curentS_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.718ns (21.861%)  route 2.566ns (78.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.708     5.310    buton_reset/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  buton_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  buton_reset/Q2_reg/Q
                         net (fo=2, routed)           0.869     6.598    buton_reset/Q2
    SLICE_X1Y108         LUT2 (Prop_lut2_I0_O)        0.299     6.897 f  buton_reset/FSM_sequential_curentS[2]_i_2/O
                         net (fo=28, routed)          1.698     8.595    unitate_cc/AR[0]
    SLICE_X8Y119         FDCE                                         f  unitate_cc/FSM_sequential_curentS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.497    14.919    unitate_cc/clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  unitate_cc/FSM_sequential_curentS_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X8Y119         FDCE (Recov_fdce_C_CLR)     -0.319    14.824    unitate_cc/FSM_sequential_curentS_reg[1]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 buton_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_curentS_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.718ns (21.861%)  route 2.566ns (78.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.708     5.310    buton_reset/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  buton_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  buton_reset/Q2_reg/Q
                         net (fo=2, routed)           0.869     6.598    buton_reset/Q2
    SLICE_X1Y108         LUT2 (Prop_lut2_I0_O)        0.299     6.897 f  buton_reset/FSM_sequential_curentS[2]_i_2/O
                         net (fo=28, routed)          1.698     8.595    unitate_cc/AR[0]
    SLICE_X8Y119         FDCE                                         f  unitate_cc/FSM_sequential_curentS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.497    14.919    unitate_cc/clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  unitate_cc/FSM_sequential_curentS_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X8Y119         FDCE (Recov_fdce_C_CLR)     -0.319    14.824    unitate_cc/FSM_sequential_curentS_reg[2]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  6.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 buton_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_curentS_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.226ns (20.756%)  route 0.863ns (79.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.597     1.516    buton_reset/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  buton_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  buton_reset/Q3_reg/Q
                         net (fo=1, routed)           0.119     1.764    buton_reset/Q3
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.098     1.862 f  buton_reset/FSM_sequential_curentS[2]_i_2/O
                         net (fo=28, routed)          0.744     2.605    unitate_cc/AR[0]
    SLICE_X8Y119         FDCE                                         f  unitate_cc/FSM_sequential_curentS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.830     1.995    unitate_cc/clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  unitate_cc/FSM_sequential_curentS_reg[0]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X8Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.448    unitate_cc/FSM_sequential_curentS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 buton_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_curentS_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.226ns (20.756%)  route 0.863ns (79.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.597     1.516    buton_reset/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  buton_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  buton_reset/Q3_reg/Q
                         net (fo=1, routed)           0.119     1.764    buton_reset/Q3
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.098     1.862 f  buton_reset/FSM_sequential_curentS[2]_i_2/O
                         net (fo=28, routed)          0.744     2.605    unitate_cc/AR[0]
    SLICE_X8Y119         FDCE                                         f  unitate_cc/FSM_sequential_curentS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.830     1.995    unitate_cc/clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  unitate_cc/FSM_sequential_curentS_reg[1]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X8Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.448    unitate_cc/FSM_sequential_curentS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 buton_reset/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_curentS_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.226ns (20.756%)  route 0.863ns (79.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.597     1.516    buton_reset/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  buton_reset/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  buton_reset/Q3_reg/Q
                         net (fo=1, routed)           0.119     1.764    buton_reset/Q3
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.098     1.862 f  buton_reset/FSM_sequential_curentS[2]_i_2/O
                         net (fo=28, routed)          0.744     2.605    unitate_cc/AR[0]
    SLICE_X8Y119         FDCE                                         f  unitate_cc/FSM_sequential_curentS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.830     1.995    unitate_cc/clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  unitate_cc/FSM_sequential_curentS_reg[2]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X8Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.448    unitate_cc/FSM_sequential_curentS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  1.157    





