[{"DBLP title": "Scalable Speculative Parallelization on Commodity Clusters.", "DBLP authors": ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.19", "OA papers": [{"PaperId": "https://openalex.org/W2105864407", "PaperTitle": "Scalable Speculative Parallelization on Commodity Clusters", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Princeton University": 4.0, "Parakinetics Inc., Princeton, NJ, USA": 1.0}, "Authors": ["Sang Jin Lee", "Arun Raman", "Feng Liu", "Jae Sung Lee", "David A. August"]}]}, {"DBLP title": "Hardware Support for Relaxed Concurrency Control in Transactional Memory.", "DBLP authors": ["Utku Aydonat", "Tarek S. Abdelrahman"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.25", "OA papers": [{"PaperId": "https://openalex.org/W2076662080", "PaperTitle": "Hardware Support for Relaxed Concurrency Control in Transactional Memory", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Utku Aydonat", "Tarek S. Abdelrahman"]}]}, {"DBLP title": "A Dynamically Adaptable Hardware Transactional Memory.", "DBLP authors": ["Marc Lupon", "Grigorios Magklis", "Antonio Gonz\u00e1lez"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.23", "OA papers": [{"PaperId": "https://openalex.org/W2161733081", "PaperTitle": "A Dynamically Adaptable Hardware Transactional Memory", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Intel (United States)": 2.0}, "Authors": ["Marc Lupon", "Grigorios Magklis", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory.", "DBLP authors": ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.40", "OA papers": [{"PaperId": "https://openalex.org/W2135026800", "PaperTitle": "ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory", "Year": 2010, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Advanced Micro Devices (Canada)": 3.0, "AMD Corp., Germany": 3.0, "University of Washington": 1.0}, "Authors": ["JaeWoong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin T. Pohlack", "Michael Hohmuth", "David R. H. Christie", "Dan Grossman"]}]}, {"DBLP title": "Memory Latency Reduction via Thread Throttling.", "DBLP authors": ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.39", "OA papers": [{"PaperId": "https://openalex.org/W2126570805", "PaperTitle": "Memory Latency Reduction via Thread Throttling", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"National Taiwan University": 3.0, "IBM Research - Austin": 1.0}, "Authors": ["Hsiang-Yun Cheng", "Chien-Chung Lin", "Jian Li", "Chia-Lin Yang"]}]}, {"DBLP title": "Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior.", "DBLP authors": ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.51", "OA papers": [{"PaperId": "https://openalex.org/W2159908132", "PaperTitle": "Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior", "Year": 2010, "CitationCount": 373, "EstimatedCitation": 373, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Yoon-Gu Kim", "Michael K. Papamichael", "Onur Mutlu", "Mor Harchol-Balter"]}]}, {"DBLP title": "Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling.", "DBLP authors": ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.35", "OA papers": [{"PaperId": "https://openalex.org/W2130720335", "PaperTitle": "Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling", "Year": 2010, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Advanced Micro Devices (Canada)": 1.0, "Harvard University Press": 6.0}, "Authors": ["Vijay Janapa Reddi", "Svilen Kanev", "Won-Young Kim", "Simone Campanoni", "Michael S. Smith", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Task Superscalar: An Out-of-Order Task Pipeline.", "DBLP authors": ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ram\u00edrez", "Rosa M. Badia", "Eduard Ayguad\u00e9", "Jes\u00fas Labarta", "Mateo Valero"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.13", "OA papers": [{"PaperId": "https://openalex.org/W2128928939", "PaperTitle": "Task Superscalar: An Out-of-Order Task Pipeline", "Year": 2010, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"Barcelona Supercomputing Center": 5.0, "University of Antioquia": 0.5, "Universitat Polit\u00e8cnica de Catalunya": 2.0, "Research Institute for Artificial Intelligence": 0.5}, "Authors": ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ramirez", "Rosa M. Badia", "Eduard Ayguad\u00e9", "Jes\u00fas Labarta", "Mateo Valero"]}]}, {"DBLP title": "Combating Aging with the Colt Duty Cycle Equalizer.", "DBLP authors": ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.37", "OA papers": [{"PaperId": "https://openalex.org/W2115016937", "PaperTitle": "Combating Aging with the Colt Duty Cycle Equalizer", "Year": 2010, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Wisconsin\u2013Madison": 4.0}, "Authors": ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Kim", "Mikko H. Lipasti"]}]}, {"DBLP title": "SAFER: Stuck-At-Fault Error Recovery for Memories.", "DBLP authors": ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.46", "OA papers": [{"PaperId": "https://openalex.org/W2115500527", "PaperTitle": "SAFER: Stuck-At-Fault Error Recovery for Memories", "Year": 2010, "CitationCount": 162, "EstimatedCitation": 162, "Affiliations": {"Georgia Institute of Technology": 2.5, "Intel (United States)": 0.5, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Nak Jong Seong", "Dong Ho Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"]}]}, {"DBLP title": "AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors.", "DBLP authors": ["Arun A. Nair", "Lizy Kurian John", "Lieven Eeckhout"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.34", "OA papers": [{"PaperId": "https://openalex.org/W2004969722", "PaperTitle": "AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"The University of Texas at Austin": 2.0, "Ghent University": 1.0}, "Authors": ["Arun K. Nair", "Lizy K. John", "Lieven Eeckhout"]}]}, {"DBLP title": "Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric.", "DBLP authors": ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.17", "OA papers": [{"PaperId": "https://openalex.org/W2153543246", "PaperTitle": "Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Cornell University": 5.0}, "Authors": ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"]}]}, {"DBLP title": "Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies.", "DBLP authors": ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.52", "OA papers": [{"PaperId": "https://openalex.org/W2100741459", "PaperTitle": "Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies", "Year": 2010, "CitationCount": 104, "EstimatedCitation": 104, "Affiliations": {"Intel (United States)": 2.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Aamer Jaleel", "Borch Eric R", "Malini K. Bhandaru", "Simon C. Steely", "Joel Emer"]}]}, {"DBLP title": "STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches.", "DBLP authors": ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.31", "OA papers": [{"PaperId": "https://openalex.org/W2139144338", "PaperTitle": "STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Nebraska\u2013Lincoln": 3.0}, "Authors": ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"]}]}, {"DBLP title": "Sampling Dead Block Prediction for Last-Level Caches.", "DBLP authors": ["Samira Manabi Khan", "Yingying Tian", "Daniel A. Jim\u00e9nez"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.24", "OA papers": [{"PaperId": "https://openalex.org/W2149412112", "PaperTitle": "Sampling Dead Block Prediction for Last-Level Caches", "Year": 2010, "CitationCount": 169, "EstimatedCitation": 169, "Affiliations": {"The University of Texas at San Antonio": 2.5, "Barcelona Supercomputing Center": 0.5}, "Authors": ["Samira Khan", "Yingying Tian", "Daniel E. Jimenez"]}]}, {"DBLP title": "The ZCache: Decoupling Ways and Associativity.", "DBLP authors": ["Daniel S\u00e1nchez", "Christos Kozyrakis"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.20", "OA papers": [{"PaperId": "https://openalex.org/W2159793853", "PaperTitle": "The ZCache: Decoupling Ways and Associativity", "Year": 2010, "CitationCount": 173, "EstimatedCitation": 173, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Daniel S. Sanchez", "Christos Kozyrakis"]}]}, {"DBLP title": "Efficient Selection of Vector Instructions Using Dynamic Programming.", "DBLP authors": ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.38", "OA papers": [{"PaperId": "https://openalex.org/W2104378884", "PaperTitle": "Efficient Selection of Vector Instructions Using Dynamic Programming", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Intel (United States)": 1.0, "Rice University": 2.0}, "Authors": ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"]}]}, {"DBLP title": "Many-Thread Aware Prefetching Mechanisms for GPGPU Applications.", "DBLP authors": ["Jaekyu Lee", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "Richard W. Vuduc"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.44", "OA papers": [{"PaperId": "https://openalex.org/W2166918318", "PaperTitle": "Many-Thread Aware Prefetching Mechanisms for GPGPU Applications", "Year": 2010, "CitationCount": 118, "EstimatedCitation": 118, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Jae-Kyu Lee", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "Richard Vuduc"]}]}, {"DBLP title": "Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", "DBLP authors": ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.36", "OA papers": [{"PaperId": "https://openalex.org/W2105853930", "PaperTitle": "Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", "Year": 2010, "CitationCount": 207, "EstimatedCitation": 207, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Eric T. Chung", "Peter Milder", "James C. Hoe", "Ken Mai"]}]}, {"DBLP title": "Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels.", "DBLP authors": ["Michael Steffen", "Joseph Zambreno"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.45", "OA papers": [{"PaperId": "https://openalex.org/W2152812278", "PaperTitle": "Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Michael A. Steffen", "Joseph Zambreno"]}]}, {"DBLP title": "InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing.", "DBLP authors": ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.55", "OA papers": [{"PaperId": "https://openalex.org/W1986049261", "PaperTitle": "InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"]}]}, {"DBLP title": "Tolerating Concurrency Bugs Using Transactions as Lifeguards.", "DBLP authors": ["Jie Yu", "Satish Narayanasamy"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.56", "OA papers": [{"PaperId": "https://openalex.org/W2119567442", "PaperTitle": "Tolerating Concurrency Bugs Using Transactions as Lifeguards", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Jie Yu", "Satish Narayanasamy"]}]}, {"DBLP title": "Architectural Support for Fair Reader-Writer Locking.", "DBLP authors": ["Enrique Vallejo", "Ram\u00f3n Beivide", "Adri\u00e1n Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.12", "OA papers": [{"PaperId": "https://openalex.org/W2151887234", "PaperTitle": "Architectural Support for Fair Reader-Writer Locking", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Cantabria": 3.0, "Barcelona Supercomputing Center": 3.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Enrique Vallejo", "Ramon Beivide", "Adrian Cristal", "Tim Harris", "Fernando Vallejo", "Osman Unsal", "Mateo Valero"]}]}, {"DBLP title": "AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection.", "DBLP authors": ["Abdullah Muzahid", "Norimasa Otsuki", "Josep Torrellas"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.32", "OA papers": [{"PaperId": "https://openalex.org/W2150290060", "PaperTitle": "AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Renesas Electronics (United States)": 1.0}, "Authors": ["Abdullah Muzahid", "Norimasa Otsuki", "Josep Torrellas"]}]}, {"DBLP title": "Register Cache System Not for Latency Reduction Purpose.", "DBLP authors": ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.43", "OA papers": [{"PaperId": "https://openalex.org/W2112959014", "PaperTitle": "Register Cache System Not for Latency Reduction Purpose", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Japan Society for the Promotion of Science": 0.3333333333333333, "Tokyo University of Information Sciences": 1.3333333333333333, "The University of Tokyo": 1.3333333333333333, "Fujitsu (Japan)": 1.0}, "Authors": ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"]}]}, {"DBLP title": "Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors.", "DBLP authors": ["Shekhar Srikantaiah", "Mahmut T. Kandemir"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.26", "OA papers": [{"PaperId": "https://openalex.org/W2103707825", "PaperTitle": "Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors", "Year": 2010, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Shekhar Srikantaiah", "Mahmut Kandemir"]}]}, {"DBLP title": "Erasing Core Boundaries for Robust and Configurable Performance.", "DBLP authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.30", "OA papers": [{"PaperId": "https://openalex.org/W2109779054", "PaperTitle": "Erasing Core Boundaries for Robust and Configurable Performance", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott Mahlke"]}]}, {"DBLP title": "Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors.", "DBLP authors": ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.41", "OA papers": [{"PaperId": "https://openalex.org/W2103246828", "PaperTitle": "Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Inst. of Comput. Technol., Chinese Acad. of Sci, Beijing, China": 2.0, "University of California, Santa Barbara": 4.0, "Department of Computer Science, University of California\u2010San Diego, San Diego, CA, USA": 1.0}, "Authors": ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo A. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"]}]}, {"DBLP title": "Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches.", "DBLP authors": ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.28", "OA papers": [{"PaperId": "https://openalex.org/W2114931471", "PaperTitle": "Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"The Ohio State University": 5.0}, "Authors": ["Timothy M. Miller", "Renji Thomas", "James Dinan", "Bruce Adcock", "Radu Teodorescu"]}]}, {"DBLP title": "Understanding the Energy Consumption of Dynamic Random Access Memories.", "DBLP authors": ["Thomas Vogelsang"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.42", "OA papers": [{"PaperId": "https://openalex.org/W2164586147", "PaperTitle": "Understanding the Energy Consumption of Dynamic Random Access Memories", "Year": 2010, "CitationCount": 193, "EstimatedCitation": 193, "Affiliations": {"Rambus (United States)": 1.0}, "Authors": ["Thomas Vogelsang"]}]}, {"DBLP title": "Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory.", "DBLP authors": ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.22", "OA papers": [{"PaperId": "https://openalex.org/W2130154972", "PaperTitle": "Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory", "Year": 2010, "CitationCount": 100, "EstimatedCitation": 100, "Affiliations": {"Electrical & Computer Engineering Department, The University of Texas at Austin, Austin, TX, USA": 0.5, "IBM Corp, Austin, TX, USA": 0.5, "The University of Texas at Austin": 2.0}, "Authors": ["Jeffrey A. Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"]}]}, {"DBLP title": "Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories.", "DBLP authors": ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.33", "OA papers": [{"PaperId": "https://openalex.org/W2105271931", "PaperTitle": "Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories", "Year": 2010, "CitationCount": 251, "EstimatedCitation": 251, "Affiliations": {"University of California, San Diego": 6.0}, "Authors": ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh Gupta", "Steven M. Swanson"]}]}, {"DBLP title": "Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks.", "DBLP authors": ["Minseon Ahn", "Eun Jung Kim"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.10", "OA papers": [{"PaperId": "https://openalex.org/W2119480056", "PaperTitle": "Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Minseon Ahn", "Eun Kyung Kim"]}]}, {"DBLP title": "LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support.", "DBLP authors": ["Jin Ouyang", "Yuan Xie"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.21", "OA papers": [{"PaperId": "https://openalex.org/W2142012714", "PaperTitle": "LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Jin Ouyang", "Yuan Xie"]}]}, {"DBLP title": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "DBLP authors": ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.50", "OA papers": [{"PaperId": "https://openalex.org/W2130820665", "PaperTitle": "Throughput-Effective On-Chip Networks for Manycore Accelerators", "Year": 2010, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {"University of British Columbia": 2.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"]}]}, {"DBLP title": "Adaptive Flow Control for Robust Performance and Energy.", "DBLP authors": ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.48", "OA papers": [{"PaperId": "https://openalex.org/W2148278342", "PaperTitle": "Adaptive Flow Control for Robust Performance and Energy", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Syed M. Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"]}]}, {"DBLP title": "ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment.", "DBLP authors": ["Xuehai Qian", "Wonsun Ahn", "Josep Torrellas"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.29", "OA papers": [{"PaperId": "https://openalex.org/W2102233459", "PaperTitle": "ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Xuehai Qian", "Wonsun Ahn", "Josep Torrellas"]}]}, {"DBLP title": "Virtual Snooping: Filtering Snoops in Virtualized Multi-cores.", "DBLP authors": ["Daehoon Kim", "Hwanju Kim", "Jaehyuk Huh"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.16", "OA papers": [{"PaperId": "https://openalex.org/W2155721526", "PaperTitle": "Virtual Snooping: Filtering Snoops in Virtualized Multi-cores", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Daehoon Kim", "Hwanju Kim", "Jaehyuk Huh"]}]}, {"DBLP title": "Fractal Coherence: Scalably Verifiable Cache Coherence.", "DBLP authors": ["Meng Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.11", "OA papers": [{"PaperId": "https://openalex.org/W2163947040", "PaperTitle": "Fractal Coherence: Scalably Verifiable Cache Coherence", "Year": 2010, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Duke University": 3.0}, "Authors": ["Rui Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"]}]}, {"DBLP title": "A Predictive Model for Dynamic Microarchitectural Adaptivity Control.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. O'Boyle"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.14", "OA papers": [{"PaperId": "https://openalex.org/W2128330595", "PaperTitle": "A Predictive Model for Dynamic Microarchitectural Adaptivity Control", "Year": 2010, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"School of Informatics": 2.0, "University of Cambridge": 1.0, "Data61": 1.0}, "Authors": ["Christophe Dubach", "Timothy W. Jones", "Edwin V. Bonilla", "Michael O'Boyle"]}]}, {"DBLP title": "ReMAP: A Reconfigurable Heterogeneous Multicore Architecture.", "DBLP authors": ["Matthew A. Watkins", "David H. Albonesi"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.15", "OA papers": [{"PaperId": "https://openalex.org/W2111386530", "PaperTitle": "ReMAP: A Reconfigurable Heterogeneous Multicore Architecture", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Matthew Watkins", "David H. Albonesi"]}]}, {"DBLP title": "Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs.", "DBLP authors": ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.18", "OA papers": [{"PaperId": "https://openalex.org/W2157110413", "PaperTitle": "Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs", "Year": 2010, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Google (United States)": 2.0, "Parakinetics, Inc., USA": 1.0}, "Authors": ["Michael D. Lee", "John Kim", "Dennis Abts", "Michael T. Marty", "Jae Sung Lee"]}]}, {"DBLP title": "Adaptive and Speculative Slack Simulations of CMPs on CMPs.", "DBLP authors": ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.47", "OA papers": [{"PaperId": "https://openalex.org/W2162630919", "PaperTitle": "Adaptive and Speculative Slack Simulations of CMPs on CMPs", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Southern California": 5.0}, "Authors": ["Jain-Wei Chen", "Lakshmi Kumar Dabbiru", "Daniel Fu Keung Wong", "Murali Annavaram", "Michel Dubois"]}]}, {"DBLP title": "SD3: A Scalable Approach to Dynamic Data-Dependence Profiling.", "DBLP authors": ["Minjang Kim", "Hyesoon Kim", "Chi-Keung Luk"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.49", "OA papers": [{"PaperId": "https://openalex.org/W2147801215", "PaperTitle": "SD3: A Scalable Approach to Dynamic Data-Dependence Profiling", "Year": 2010, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Georgia Institute of Technology": 2.0, "Intel (United States)": 1.0}, "Authors": ["Minjang Kim", "Hyesoon Kim", "Chi-Keung Luk"]}]}, {"DBLP title": "Automatic Parallelization in a Binary Rewriter.", "DBLP authors": ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "year": 2010, "doi": "https://doi.org/10.1109/MICRO.2010.27", "OA papers": [{"PaperId": "https://openalex.org/W2107563064", "PaperTitle": "Automatic Parallelization in a Binary Rewriter", "Year": 2010, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Maryland, College Park": 5.0}, "Authors": ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"]}]}]