{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 01:33:04 2022 " "Info: Processing started: Thu Oct 27 01:33:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_4 -c lab3_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_4 -c lab3_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s34_gray_no_bin.bdf " "Warning: Can't analyze file -- file C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s34_gray_no_bin.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s34_gray_to_bin.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s34_gray_to_bin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s34_gray_to_bin " "Info: Found entity 1: s34_gray_to_bin" {  } { { "s34_gray_to_bin.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s34_gray_to_bin.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv34_gray_to_bin.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv34_gray_to_bin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv34_gray_to_bin " "Info: Found entity 1: sv34_gray_to_bin" {  } { { "sv34_gray_to_bin.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv34_gray_to_bin.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v34_gray_to_bin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v34_gray_to_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 v34_gray_to_bin " "Info: Found entity 1: v34_gray_to_bin" {  } { { "v34_gray_to_bin.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v34_gray_to_bin.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_33_indicator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v_33_indicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 v33_indicator " "Info: Found entity 1: v33_indicator" {  } { { "v_33_indicator.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v_33_indicator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v35_bin_to_gray.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v35_bin_to_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 v35_bin_to_gray " "Info: Found entity 1: v35_bin_to_gray" {  } { { "v35_bin_to_gray.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v35_bin_to_gray.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s35_bin_to_gray.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s35_bin_to_gray.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s35_bin_to_gray " "Info: Found entity 1: s35_bin_to_gray" {  } { { "s35_bin_to_gray.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s35_bin_to_gray.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv35_bin_to_gray.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv35_bin_to_gray.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv35_bin_to_gray " "Info: Found entity 1: sv35_bin_to_gray" {  } { { "sv35_bin_to_gray.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv35_bin_to_gray.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv36_cd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv36_cd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv36_cd " "Info: Found entity 1: sv36_cd" {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v36_cd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v36_cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 v36_cd " "Info: Found entity 1: v36_cd" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s36_cd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s36_cd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s36_cd " "Info: Found entity 1: s36_cd" {  } { { "s36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s36_cd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sv36_cd " "Info: Elaborating entity \"sv36_cd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v36_cd v36_cd:inst1 " "Info: Elaborating entity \"v36_cd\" for hierarchy \"v36_cd:inst1\"" {  } { { "sv36_cd.bdf" "inst1" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 312 328 448 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 v36_cd.v(7) " "Warning (10230): Verilog HDL assignment warning at v36_cd.v(7): truncated value with size 32 to match size of target (1)" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "v36_cd.v(9) " "Warning (10270): Verilog HDL Case Statement warning at v36_cd.v(9): incomplete case statement has no default case item" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q v36_cd.v(9) " "Warning (10240): Verilog HDL Always Construct warning at v36_cd.v(9): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] v36_cd.v(9) " "Info (10041): Inferred latch for \"q\[0\]\" at v36_cd.v(9)" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] v36_cd.v(9) " "Info (10041): Inferred latch for \"q\[1\]\" at v36_cd.v(9)" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s36_cd s36_cd:inst " "Info: Elaborating entity \"s36_cd\" for hierarchy \"s36_cd:inst\"" {  } { { "sv36_cd.bdf" "inst" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 152 320 448 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "v36_cd:inst1\|q\[1\] " "Warning: Latch v36_cd:inst1\|q\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA d\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal d\[2\]" {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "v36_cd:inst1\|q\[0\] " "Warning: Latch v36_cd:inst1\|q\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA d\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal d\[1\]" {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 01:33:05 2022 " "Info: Processing ended: Thu Oct 27 01:33:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 01:33:06 2022 " "Info: Processing started: Thu Oct 27 01:33:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab3_4 EPM240T100C3 " "Info: Automatically selected device EPM240T100C3 for design lab3_4" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C3 " "Info: Device EPM570T100C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vg " "Info: Pin vg not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { vg } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 368 528 704 384 "vg" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vg } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sg " "Info: Pin sg not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sg } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 208 496 672 224 "sg" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sg } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sq\[1\] " "Info: Pin sq\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sq[1] } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 496 672 192 "sq\[1..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sq[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sq\[0\] " "Info: Pin sq\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { sq[0] } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 496 672 192 "sq\[1..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sq[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vq\[1\] " "Info: Pin vq\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { vq[1] } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 336 520 696 352 "vq\[1..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vq[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vq\[0\] " "Info: Pin vq\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { vq[0] } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 336 520 696 352 "vq\[1..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vq[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { d[0] } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { d[1] } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { d[2] } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { d[3] } } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "v36_cd:inst1\|Mux2~3 Global clock " "Info: Automatically promoted signal \"v36_cd:inst1\|Mux2~3\" to use Global clock" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 4 6 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 4 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.862 ns register pin " "Info: Estimated most critical path is register to pin delay of 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v36_cd:inst1\|q\[1\] 1 REG LAB_X3_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y2; Fanout = 1; REG Node = 'v36_cd:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v36_cd:inst1|q[1] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(1.454 ns) 2.862 ns vq\[1\] 2 PIN PIN_67 0 " "Info: 2: + IC(1.408 ns) + CELL(1.454 ns) = 2.862 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'vq\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { v36_cd:inst1|q[1] vq[1] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 336 520 696 352 "vq\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 50.80 % ) " "Info: Total cell delay = 1.454 ns ( 50.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.408 ns ( 49.20 % ) " "Info: Total interconnect delay = 1.408 ns ( 49.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { v36_cd:inst1|q[1] vq[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 01:33:06 2022 " "Info: Processing ended: Thu Oct 27 01:33:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 01:33:07 2022 " "Info: Processing started: Thu Oct 27 01:33:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 01:33:08 2022 " "Info: Processing ended: Thu Oct 27 01:33:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 01:33:09 2022 " "Info: Processing started: Thu Oct 27 01:33:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3_4 -c lab3_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "v36_cd:inst1\|q\[1\] " "Warning: Node \"v36_cd:inst1\|q\[1\]\" is a latch" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "v36_cd:inst1\|q\[0\] " "Warning: Node \"v36_cd:inst1\|q\[0\]\" is a latch" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[0\] " "Info: Assuming node \"d\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[1\] " "Info: Assuming node \"d\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[2\] " "Info: Assuming node \"d\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "d\[3\] " "Info: Assuming node \"d\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "v36_cd:inst1\|Mux2~3 " "Info: Detected gated clock \"v36_cd:inst1\|Mux2~3\" as buffer" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "v36_cd:inst1\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "v36_cd:inst1\|q\[0\] d\[3\] d\[0\] -0.510 ns register " "Info: tsu for register \"v36_cd:inst1\|q\[0\]\" (data pin = \"d\[3\]\", clock pin = \"d\[0\]\") is -0.510 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.860 ns + Longest pin register " "Info: + Longest pin to register delay is 3.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[3\] 1 CLK PIN_2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_2; Fanout = 6; CLK Node = 'd\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.571 ns) 2.950 ns v36_cd:inst1\|Mux0~30 2 COMB LC_X3_Y2_N9 1 " "Info: 2: + IC(1.671 ns) + CELL(0.571 ns) = 2.950 ns; Loc. = LC_X3_Y2_N9; Fanout = 1; COMB Node = 'v36_cd:inst1\|Mux0~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { d[3] v36_cd:inst1|Mux0~30 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.462 ns) 3.860 ns v36_cd:inst1\|q\[0\] 3 REG LC_X3_Y2_N8 1 " "Info: 3: + IC(0.448 ns) + CELL(0.462 ns) = 3.860 ns; Loc. = LC_X3_Y2_N8; Fanout = 1; REG Node = 'v36_cd:inst1\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { v36_cd:inst1|Mux0~30 v36_cd:inst1|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.741 ns ( 45.10 % ) " "Info: Total cell delay = 1.741 ns ( 45.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 54.90 % ) " "Info: Total interconnect delay = 2.119 ns ( 54.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.860 ns" { d[3] v36_cd:inst1|Mux0~30 v36_cd:inst1|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.860 ns" { d[3] {} d[3]~combout {} v36_cd:inst1|Mux0~30 {} v36_cd:inst1|q[0] {} } { 0.000ns 0.000ns 1.671ns 0.448ns } { 0.000ns 0.708ns 0.571ns 0.462ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.892 ns + " "Info: + Micro setup delay of destination is 0.892 ns" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[0\] destination 5.262 ns - Shortest register " "Info: - Shortest clock path from clock \"d\[0\]\" to destination register is 5.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[0\] 1 CLK PIN_15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_15; Fanout = 4; CLK Node = 'd\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.125 ns) 2.025 ns v36_cd:inst1\|Mux2~3 2 COMB LC_X3_Y2_N7 2 " "Info: 2: + IC(1.192 ns) + CELL(0.125 ns) = 2.025 ns; Loc. = LC_X3_Y2_N7; Fanout = 2; COMB Node = 'v36_cd:inst1\|Mux2~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { d[0] v36_cd:inst1|Mux2~3 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.918 ns) + CELL(0.319 ns) 5.262 ns v36_cd:inst1\|q\[0\] 3 REG LC_X3_Y2_N8 1 " "Info: 3: + IC(2.918 ns) + CELL(0.319 ns) = 5.262 ns; Loc. = LC_X3_Y2_N8; Fanout = 1; REG Node = 'v36_cd:inst1\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { v36_cd:inst1|Mux2~3 v36_cd:inst1|q[0] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 21.89 % ) " "Info: Total cell delay = 1.152 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.110 ns ( 78.11 % ) " "Info: Total interconnect delay = 4.110 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { d[0] v36_cd:inst1|Mux2~3 v36_cd:inst1|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { d[0] {} d[0]~combout {} v36_cd:inst1|Mux2~3 {} v36_cd:inst1|q[0] {} } { 0.000ns 0.000ns 1.192ns 2.918ns } { 0.000ns 0.708ns 0.125ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.860 ns" { d[3] v36_cd:inst1|Mux0~30 v36_cd:inst1|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.860 ns" { d[3] {} d[3]~combout {} v36_cd:inst1|Mux0~30 {} v36_cd:inst1|q[0] {} } { 0.000ns 0.000ns 1.671ns 0.448ns } { 0.000ns 0.708ns 0.571ns 0.462ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.262 ns" { d[0] v36_cd:inst1|Mux2~3 v36_cd:inst1|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.262 ns" { d[0] {} d[0]~combout {} v36_cd:inst1|Mux2~3 {} v36_cd:inst1|q[0] {} } { 0.000ns 0.000ns 1.192ns 2.918ns } { 0.000ns 0.708ns 0.125ns 0.319ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "d\[3\] vq\[1\] v36_cd:inst1\|q\[1\] 9.181 ns register " "Info: tco from clock \"d\[3\]\" to destination pin \"vq\[1\]\" through register \"v36_cd:inst1\|q\[1\]\" is 9.181 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[3\] source 6.190 ns + Longest register " "Info: + Longest clock path from clock \"d\[3\]\" to source register is 6.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[3\] 1 CLK PIN_2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_2; Fanout = 6; CLK Node = 'd\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.571 ns) 2.951 ns v36_cd:inst1\|Mux2~3 2 COMB LC_X3_Y2_N7 2 " "Info: 2: + IC(1.672 ns) + CELL(0.571 ns) = 2.951 ns; Loc. = LC_X3_Y2_N7; Fanout = 2; COMB Node = 'v36_cd:inst1\|Mux2~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { d[3] v36_cd:inst1|Mux2~3 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.920 ns) + CELL(0.319 ns) 6.190 ns v36_cd:inst1\|q\[1\] 3 REG LC_X3_Y2_N3 1 " "Info: 3: + IC(2.920 ns) + CELL(0.319 ns) = 6.190 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.239 ns" { v36_cd:inst1|Mux2~3 v36_cd:inst1|q[1] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 25.82 % ) " "Info: Total cell delay = 1.598 ns ( 25.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.592 ns ( 74.18 % ) " "Info: Total interconnect delay = 4.592 ns ( 74.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.190 ns" { d[3] v36_cd:inst1|Mux2~3 v36_cd:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.190 ns" { d[3] {} d[3]~combout {} v36_cd:inst1|Mux2~3 {} v36_cd:inst1|q[1] {} } { 0.000ns 0.000ns 1.672ns 2.920ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.991 ns + Longest register pin " "Info: + Longest register to pin delay is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v36_cd:inst1\|q\[1\] 1 REG LC_X3_Y2_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v36_cd:inst1|q[1] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(1.454 ns) 2.991 ns vq\[1\] 2 PIN PIN_67 0 " "Info: 2: + IC(1.537 ns) + CELL(1.454 ns) = 2.991 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'vq\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { v36_cd:inst1|q[1] vq[1] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 336 520 696 352 "vq\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 48.61 % ) " "Info: Total cell delay = 1.454 ns ( 48.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.537 ns ( 51.39 % ) " "Info: Total interconnect delay = 1.537 ns ( 51.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { v36_cd:inst1|q[1] vq[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { v36_cd:inst1|q[1] {} vq[1] {} } { 0.000ns 1.537ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.190 ns" { d[3] v36_cd:inst1|Mux2~3 v36_cd:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.190 ns" { d[3] {} d[3]~combout {} v36_cd:inst1|Mux2~3 {} v36_cd:inst1|q[1] {} } { 0.000ns 0.000ns 1.672ns 2.920ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { v36_cd:inst1|q[1] vq[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { v36_cd:inst1|q[1] {} vq[1] {} } { 0.000ns 1.537ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[1\] sq\[1\] 5.557 ns Longest " "Info: Longest tpd from source pin \"d\[1\]\" to destination pin \"sq\[1\]\" is 5.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[1\] 1 CLK PIN_7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_7; Fanout = 5; CLK Node = 'd\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.319 ns) 2.646 ns s36_cd:inst\|inst12~40 2 COMB LC_X3_Y2_N4 1 " "Info: 2: + IC(1.619 ns) + CELL(0.319 ns) = 2.646 ns; Loc. = LC_X3_Y2_N4; Fanout = 1; COMB Node = 's36_cd:inst\|inst12~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { d[1] s36_cd:inst|inst12~40 } "NODE_NAME" } } { "s36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s36_cd.bdf" { { 336 552 616 384 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(1.454 ns) 5.557 ns sq\[1\] 3 PIN PIN_8 0 " "Info: 3: + IC(1.457 ns) + CELL(1.454 ns) = 5.557 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'sq\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.911 ns" { s36_cd:inst|inst12~40 sq[1] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 496 672 192 "sq\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 44.65 % ) " "Info: Total cell delay = 2.481 ns ( 44.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.076 ns ( 55.35 % ) " "Info: Total interconnect delay = 3.076 ns ( 55.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.557 ns" { d[1] s36_cd:inst|inst12~40 sq[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.557 ns" { d[1] {} d[1]~combout {} s36_cd:inst|inst12~40 {} sq[1] {} } { 0.000ns 0.000ns 1.619ns 1.457ns } { 0.000ns 0.708ns 0.319ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "v36_cd:inst1\|q\[1\] d\[2\] d\[3\] 3.167 ns register " "Info: th for register \"v36_cd:inst1\|q\[1\]\" (data pin = \"d\[2\]\", clock pin = \"d\[3\]\") is 3.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "d\[3\] destination 6.190 ns + Longest register " "Info: + Longest clock path from clock \"d\[3\]\" to destination register is 6.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[3\] 1 CLK PIN_2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_2; Fanout = 6; CLK Node = 'd\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.571 ns) 2.951 ns v36_cd:inst1\|Mux2~3 2 COMB LC_X3_Y2_N7 2 " "Info: 2: + IC(1.672 ns) + CELL(0.571 ns) = 2.951 ns; Loc. = LC_X3_Y2_N7; Fanout = 2; COMB Node = 'v36_cd:inst1\|Mux2~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { d[3] v36_cd:inst1|Mux2~3 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.920 ns) + CELL(0.319 ns) 6.190 ns v36_cd:inst1\|q\[1\] 3 REG LC_X3_Y2_N3 1 " "Info: 3: + IC(2.920 ns) + CELL(0.319 ns) = 6.190 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.239 ns" { v36_cd:inst1|Mux2~3 v36_cd:inst1|q[1] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 25.82 % ) " "Info: Total cell delay = 1.598 ns ( 25.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.592 ns ( 74.18 % ) " "Info: Total interconnect delay = 4.592 ns ( 74.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.190 ns" { d[3] v36_cd:inst1|Mux2~3 v36_cd:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.190 ns" { d[3] {} d[3]~combout {} v36_cd:inst1|Mux2~3 {} v36_cd:inst1|q[1] {} } { 0.000ns 0.000ns 1.672ns 2.920ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.023 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns d\[2\] 1 CLK PIN_16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_16; Fanout = 5; CLK Node = 'd\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.125 ns) 2.113 ns v36_cd:inst1\|Equal0~15 2 COMB LC_X3_Y2_N2 1 " "Info: 2: + IC(1.280 ns) + CELL(0.125 ns) = 2.113 ns; Loc. = LC_X3_Y2_N2; Fanout = 1; COMB Node = 'v36_cd:inst1\|Equal0~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { d[2] v36_cd:inst1|Equal0~15 } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.462 ns) 3.023 ns v36_cd:inst1\|q\[1\] 3 REG LC_X3_Y2_N3 1 " "Info: 3: + IC(0.448 ns) + CELL(0.462 ns) = 3.023 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; REG Node = 'v36_cd:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { v36_cd:inst1|Equal0~15 v36_cd:inst1|q[1] } "NODE_NAME" } } { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.295 ns ( 42.84 % ) " "Info: Total cell delay = 1.295 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.728 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.728 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { d[2] v36_cd:inst1|Equal0~15 v36_cd:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { d[2] {} d[2]~combout {} v36_cd:inst1|Equal0~15 {} v36_cd:inst1|q[1] {} } { 0.000ns 0.000ns 1.280ns 0.448ns } { 0.000ns 0.708ns 0.125ns 0.462ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.190 ns" { d[3] v36_cd:inst1|Mux2~3 v36_cd:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.190 ns" { d[3] {} d[3]~combout {} v36_cd:inst1|Mux2~3 {} v36_cd:inst1|q[1] {} } { 0.000ns 0.000ns 1.672ns 2.920ns } { 0.000ns 0.708ns 0.571ns 0.319ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.023 ns" { d[2] v36_cd:inst1|Equal0~15 v36_cd:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.023 ns" { d[2] {} d[2]~combout {} v36_cd:inst1|Equal0~15 {} v36_cd:inst1|q[1] {} } { 0.000ns 0.000ns 1.280ns 0.448ns } { 0.000ns 0.708ns 0.125ns 0.462ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 01:33:09 2022 " "Info: Processing ended: Thu Oct 27 01:33:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Info: Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
