{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 02:03:15 2013 " "Info: Processing started: Wed Dec 18 02:03:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[0\] " "Warning: Node \"dCopy\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[7\] " "Warning: Node \"signedT\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[6\] " "Warning: Node \"signedT\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[5\] " "Warning: Node \"signedT\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[4\] " "Warning: Node \"signedT\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[3\] " "Warning: Node \"signedT\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[2\] " "Warning: Node \"signedT\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[0\] " "Warning: Node \"signedT\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[4\] " "Warning: Node \"signedS\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[5\] " "Warning: Node \"signedS\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[6\] " "Warning: Node \"signedS\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[7\] " "Warning: Node \"signedS\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedT\[1\] " "Warning: Node \"signedT\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[0\] " "Warning: Node \"signedS\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[1\] " "Warning: Node \"signedS\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[3\] " "Warning: Node \"signedS\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "signedS\[2\] " "Warning: Node \"signedS\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[0\]\$latch " "Warning: Node \"d\[0\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[1\] " "Warning: Node \"dCopy\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[1\]\$latch " "Warning: Node \"d\[1\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[2\] " "Warning: Node \"dCopy\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[2\]\$latch " "Warning: Node \"d\[2\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[3\] " "Warning: Node \"dCopy\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[3\]\$latch " "Warning: Node \"d\[3\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[4\] " "Warning: Node \"dCopy\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[4\]\$latch " "Warning: Node \"d\[4\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[5\] " "Warning: Node \"dCopy\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[5\]\$latch " "Warning: Node \"d\[5\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[6\] " "Warning: Node \"dCopy\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[6\]\$latch " "Warning: Node \"d\[6\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dCopy\[7\] " "Warning: Node \"dCopy\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "d\[7\]\$latch " "Warning: Node \"d\[7\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "overflow\$latch " "Warning: Node \"overflow\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluFlag " "Info: Assuming node \"aluFlag\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[0\] " "Info: Assuming node \"opCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[1\] " "Info: Assuming node \"opCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[1\] " "Info: Assuming node \"aluCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[2\] " "Info: Assuming node \"aluCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[2\] " "Info: Assuming node \"opCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "opCode\[3\] " "Info: Assuming node \"opCode\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[7\] " "Info: Assuming node \"s\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[6\] " "Info: Assuming node \"s\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[6\] " "Info: Assuming node \"t\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[7\] " "Info: Assuming node \"t\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[5\] " "Info: Assuming node \"t\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[5\] " "Info: Assuming node \"s\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[4\] " "Info: Assuming node \"t\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[4\] " "Info: Assuming node \"s\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[0\] " "Info: Assuming node \"aluCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[2\] " "Info: Assuming node \"t\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[3\] " "Info: Assuming node \"t\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[1\] " "Info: Assuming node \"t\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "t\[0\] " "Info: Assuming node \"t\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux37~21 " "Info: Detected gated clock \"Mux37~21\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~9 " "Info: Detected gated clock \"Mux37~9\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dCopy\[1\]~10 " "Info: Detected gated clock \"dCopy\[1\]~10\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dCopy\[1\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dCopy\[1\]~9 " "Info: Detected gated clock \"dCopy\[1\]~9\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dCopy\[1\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dCopy\[1\]~11 " "Info: Detected gated clock \"dCopy\[1\]~11\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dCopy\[1\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~4 " "Info: Detected gated clock \"LessThan0~4\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "d\[7\]~63 " "Info: Detected gated clock \"d\[7\]~63\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[7\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "d\[7\]~62 " "Info: Detected gated clock \"d\[7\]~62\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "d\[7\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~12 " "Info: Detected gated clock \"Mux37~12\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~5 " "Info: Detected gated clock \"Mux37~5\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~3 " "Info: Detected gated clock \"LessThan0~3\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~3 " "Info: Detected gated clock \"Mux37~3\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~2 " "Info: Detected gated clock \"Mux37~2\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~1 " "Info: Detected gated clock \"Mux37~1\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux37~0 " "Info: Detected gated clock \"Mux37~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~2 " "Info: Detected gated clock \"LessThan0~2\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~1 " "Info: Detected gated clock \"LessThan0~1\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "aluFlag register signedT\[0\] register d\[4\]\$latch 25.45 MHz 39.3 ns Internal " "Info: Clock \"aluFlag\" has Internal fmax of 25.45 MHz between source register \"signedT\[0\]\" and destination register \"d\[4\]\$latch\" (period= 39.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "37.900 ns + Longest register register " "Info: + Longest register to register delay is 37.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns signedT\[0\] 1 REG LC1_A16 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A16; Fanout = 18; REG Node = 'signedT\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { signedT[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] 2 COMB LC5_A16 20 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC5_A16; Fanout = 20; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { signedT[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 8.900 ns ShiftRight0~0 3 COMB LC1_A19 3 " "Info: 3: + IC(3.000 ns) + CELL(2.700 ns) = 8.900 ns; Loc. = LC1_A19; Fanout = 3; COMB Node = 'ShiftRight0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ShiftRight0~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 14.700 ns ShiftRight0~1 4 COMB LC1_A22 2 " "Info: 4: + IC(3.100 ns) + CELL(2.700 ns) = 14.700 ns; Loc. = LC1_A22; Fanout = 2; COMB Node = 'ShiftRight0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { ShiftRight0~0 ShiftRight0~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 20.100 ns d~104 5 COMB LC1_A20 1 " "Info: 5: + IC(2.700 ns) + CELL(2.700 ns) = 20.100 ns; Loc. = LC1_A20; Fanout = 1; COMB Node = 'd~104'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ShiftRight0~1 d~104 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 25.400 ns d~105 6 COMB LC3_A10 1 " "Info: 6: + IC(2.900 ns) + CELL(2.400 ns) = 25.400 ns; Loc. = LC3_A10; Fanout = 1; COMB Node = 'd~105'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { d~104 d~105 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 28.600 ns Mux29~0 7 COMB LC4_A10 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 28.600 ns; Loc. = LC4_A10; Fanout = 1; COMB Node = 'Mux29~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { d~105 Mux29~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 31.800 ns Mux29~1 8 COMB LC6_A10 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 31.800 ns; Loc. = LC6_A10; Fanout = 1; COMB Node = 'Mux29~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux29~0 Mux29~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 35.000 ns Mux28~13 9 COMB LC7_A10 1 " "Info: 9: + IC(0.500 ns) + CELL(2.700 ns) = 35.000 ns; Loc. = LC7_A10; Fanout = 1; COMB Node = 'Mux28~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux29~1 Mux28~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 37.900 ns d\[4\]\$latch 10 REG LC2_A10 1 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 37.900 ns; Loc. = LC2_A10; Fanout = 1; REG Node = 'd\[4\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux28~13 d[4]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.700 ns ( 62.53 % ) " "Info: Total cell delay = 23.700 ns ( 62.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.200 ns ( 37.47 % ) " "Info: Total interconnect delay = 14.200 ns ( 37.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "37.900 ns" { signedT[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ShiftRight0~0 ShiftRight0~1 d~104 d~105 Mux29~0 Mux29~1 Mux28~13 d[4]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "37.900 ns" { signedT[0] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] {} ShiftRight0~0 {} ShiftRight0~1 {} d~104 {} d~105 {} Mux29~0 {} Mux29~1 {} Mux28~13 {} d[4]$latch {} } { 0.000ns 0.500ns 3.000ns 3.100ns 2.700ns 2.900ns 0.500ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.500 ns - Smallest " "Info: - Smallest clock skew is 4.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag destination 18.000 ns + Shortest register " "Info: + Shortest clock path from clock \"aluFlag\" to destination register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_91 19 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 19; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 12.100 ns d\[7\]~63 2 COMB LC3_A5 8 " "Info: 2: + IC(6.500 ns) + CELL(2.700 ns) = 12.100 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { aluFlag d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.700 ns) 18.000 ns d\[4\]\$latch 3 REG LC2_A10 1 " "Info: 3: + IC(3.200 ns) + CELL(2.700 ns) = 18.000 ns; Loc. = LC2_A10; Fanout = 1; REG Node = 'd\[4\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { d[7]~63 d[4]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 46.11 % ) " "Info: Total cell delay = 8.300 ns ( 46.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 53.89 % ) " "Info: Total interconnect delay = 9.700 ns ( 53.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { aluFlag d[7]~63 d[4]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { aluFlag {} aluFlag~out {} d[7]~63 {} d[4]$latch {} } { 0.000ns 0.000ns 6.500ns 3.200ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag source 13.500 ns - Longest register " "Info: - Longest clock path from clock \"aluFlag\" to source register is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_91 19 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 19; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 13.500 ns signedT\[0\] 2 REG LC1_A16 18 " "Info: 2: + IC(7.900 ns) + CELL(2.700 ns) = 13.500 ns; Loc. = LC1_A16; Fanout = 18; REG Node = 'signedT\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { aluFlag signedT[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.600 ns ( 41.48 % ) " "Info: Total cell delay = 5.600 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 58.52 % ) " "Info: Total interconnect delay = 7.900 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { aluFlag signedT[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { aluFlag {} aluFlag~out {} signedT[0] {} } { 0.000ns 0.000ns 7.900ns } { 0.000ns 2.900ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { aluFlag d[7]~63 d[4]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { aluFlag {} aluFlag~out {} d[7]~63 {} d[4]$latch {} } { 0.000ns 0.000ns 6.500ns 3.200ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { aluFlag signedT[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { aluFlag {} aluFlag~out {} signedT[0] {} } { 0.000ns 0.000ns 7.900ns } { 0.000ns 2.900ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "37.900 ns" { signedT[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ShiftRight0~0 ShiftRight0~1 d~104 d~105 Mux29~0 Mux29~1 Mux28~13 d[4]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "37.900 ns" { signedT[0] {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] {} ShiftRight0~0 {} ShiftRight0~1 {} d~104 {} d~105 {} Mux29~0 {} Mux29~1 {} Mux28~13 {} d[4]$latch {} } { 0.000ns 0.500ns 3.000ns 3.100ns 2.700ns 2.900ns 0.500ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.700ns 2.700ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { aluFlag d[7]~63 d[4]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { aluFlag {} aluFlag~out {} d[7]~63 {} d[4]$latch {} } { 0.000ns 0.000ns 6.500ns 3.200ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { aluFlag signedT[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { aluFlag {} aluFlag~out {} signedT[0] {} } { 0.000ns 0.000ns 7.900ns } { 0.000ns 2.900ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opCode\[0\] register dCopy\[7\] register d\[7\]\$latch 46.51 MHz 21.5 ns Internal " "Info: Clock \"opCode\[0\]\" has Internal fmax of 46.51 MHz between source register \"dCopy\[7\]\" and destination register \"d\[7\]\$latch\" (period= 21.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns + Longest register register " "Info: + Longest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[7\] 1 REG LC8_A3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux34~10 2 COMB LC2_A3 1 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC2_A3; Fanout = 1; COMB Node = 'Mux34~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[7] Mux34~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns Mux34~12 3 COMB LC7_A3 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'Mux34~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~10 Mux34~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns d\[7\]\$latch 4 REG LC1_A3 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~12 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 82.76 % ) " "Info: Total cell delay = 7.200 ns ( 82.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.24 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.900 ns - Smallest " "Info: - Smallest clock skew is -6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[0\] destination 25.600 ns + Shortest register " "Info: + Shortest clock path from clock \"opCode\[0\]\" to destination register is 25.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[0\] 1 CLK PIN_92 19 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 19; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(2.700 ns) 13.800 ns d\[7\]~62 2 COMB LC3_A29 1 " "Info: 2: + IC(8.200 ns) + CELL(2.700 ns) = 13.800 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { opCode[0] d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 20.100 ns d\[7\]~63 3 COMB LC3_A5 8 " "Info: 3: + IC(3.900 ns) + CELL(2.400 ns) = 20.100 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 25.600 ns d\[7\]\$latch 4 REG LC1_A3 1 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 25.600 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { d[7]~63 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 41.80 % ) " "Info: Total cell delay = 10.700 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 58.20 % ) " "Info: Total interconnect delay = 14.900 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.600 ns" { opCode[0] d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.600 ns" { opCode[0] {} opCode[0]~out {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 8.200ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[0\] source 32.500 ns - Longest register " "Info: - Longest clock path from clock \"opCode\[0\]\" to source register is 32.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[0\] 1 CLK PIN_92 19 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 19; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(2.400 ns) 13.100 ns dCopy\[1\]~9 2 COMB LC8_A34 1 " "Info: 2: + IC(7.800 ns) + CELL(2.400 ns) = 13.100 ns; Loc. = LC8_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { opCode[0] dCopy[1]~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 16.000 ns dCopy\[1\]~10 3 COMB LC3_A34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 16.000 ns; Loc. = LC3_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[1]~9 dCopy[1]~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 21.800 ns dCopy\[1\]~11 4 COMB LC1_A45 8 " "Info: 4: + IC(3.100 ns) + CELL(2.700 ns) = 21.800 ns; Loc. = LC1_A45; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { dCopy[1]~10 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.700 ns) 32.500 ns dCopy\[7\] 5 REG LC8_A3 4 " "Info: 5: + IC(8.000 ns) + CELL(2.700 ns) = 32.500 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.100 ns ( 40.31 % ) " "Info: Total cell delay = 13.100 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.400 ns ( 59.69 % ) " "Info: Total interconnect delay = 19.400 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.500 ns" { opCode[0] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.500 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.600 ns" { opCode[0] d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.600 ns" { opCode[0] {} opCode[0]~out {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 8.200ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.500 ns" { opCode[0] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.500 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.600 ns" { opCode[0] d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.600 ns" { opCode[0] {} opCode[0]~out {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 8.200ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.500 ns" { opCode[0] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.500 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opCode\[1\] register dCopy\[7\] register d\[7\]\$latch 45.87 MHz 21.8 ns Internal " "Info: Clock \"opCode\[1\]\" has Internal fmax of 45.87 MHz between source register \"dCopy\[7\]\" and destination register \"d\[7\]\$latch\" (period= 21.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns + Longest register register " "Info: + Longest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[7\] 1 REG LC8_A3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux34~10 2 COMB LC2_A3 1 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC2_A3; Fanout = 1; COMB Node = 'Mux34~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[7] Mux34~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns Mux34~12 3 COMB LC7_A3 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'Mux34~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~10 Mux34~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns d\[7\]\$latch 4 REG LC1_A3 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~12 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 82.76 % ) " "Info: Total cell delay = 7.200 ns ( 82.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.24 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.200 ns - Smallest " "Info: - Smallest clock skew is -7.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[1\] destination 25.600 ns + Shortest register " "Info: + Shortest clock path from clock \"opCode\[1\]\" to destination register is 25.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[1\] 1 CLK PIN_90 20 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 20; CLK Node = 'opCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(2.700 ns) 13.800 ns d\[7\]~62 2 COMB LC3_A29 1 " "Info: 2: + IC(8.200 ns) + CELL(2.700 ns) = 13.800 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { opCode[1] d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 20.100 ns d\[7\]~63 3 COMB LC3_A5 8 " "Info: 3: + IC(3.900 ns) + CELL(2.400 ns) = 20.100 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 25.600 ns d\[7\]\$latch 4 REG LC1_A3 1 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 25.600 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { d[7]~63 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 41.80 % ) " "Info: Total cell delay = 10.700 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 58.20 % ) " "Info: Total interconnect delay = 14.900 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.600 ns" { opCode[1] d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.600 ns" { opCode[1] {} opCode[1]~out {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 8.200ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[1\] source 32.800 ns - Longest register " "Info: - Longest clock path from clock \"opCode\[1\]\" to source register is 32.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[1\] 1 CLK PIN_90 20 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 20; CLK Node = 'opCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(2.700 ns) 13.400 ns dCopy\[1\]~9 2 COMB LC8_A34 1 " "Info: 2: + IC(7.800 ns) + CELL(2.700 ns) = 13.400 ns; Loc. = LC8_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { opCode[1] dCopy[1]~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 16.300 ns dCopy\[1\]~10 3 COMB LC3_A34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 16.300 ns; Loc. = LC3_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[1]~9 dCopy[1]~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 22.100 ns dCopy\[1\]~11 4 COMB LC1_A45 8 " "Info: 4: + IC(3.100 ns) + CELL(2.700 ns) = 22.100 ns; Loc. = LC1_A45; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { dCopy[1]~10 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.700 ns) 32.800 ns dCopy\[7\] 5 REG LC8_A3 4 " "Info: 5: + IC(8.000 ns) + CELL(2.700 ns) = 32.800 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.400 ns ( 40.85 % ) " "Info: Total cell delay = 13.400 ns ( 40.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.400 ns ( 59.15 % ) " "Info: Total interconnect delay = 19.400 ns ( 59.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.800 ns" { opCode[1] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.800 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.600 ns" { opCode[1] d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.600 ns" { opCode[1] {} opCode[1]~out {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 8.200ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.800 ns" { opCode[1] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.800 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.600 ns" { opCode[1] d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.600 ns" { opCode[1] {} opCode[1]~out {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 8.200ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.800 ns" { opCode[1] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.800 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "aluCode\[1\] register dCopy\[7\] register d\[7\]\$latch 123.46 MHz 8.1 ns Internal " "Info: Clock \"aluCode\[1\]\" has Internal fmax of 123.46 MHz between source register \"dCopy\[7\]\" and destination register \"d\[7\]\$latch\" (period= 8.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns + Longest register register " "Info: + Longest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[7\] 1 REG LC8_A3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux34~10 2 COMB LC2_A3 1 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC2_A3; Fanout = 1; COMB Node = 'Mux34~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[7] Mux34~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns Mux34~12 3 COMB LC7_A3 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'Mux34~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~10 Mux34~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns d\[7\]\$latch 4 REG LC1_A3 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~12 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 82.76 % ) " "Info: Total cell delay = 7.200 ns ( 82.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.24 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.500 ns - Smallest " "Info: - Smallest clock skew is 6.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[1\] destination 38.500 ns + Shortest register " "Info: + Shortest clock path from clock \"aluCode\[1\]\" to destination register is 38.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_210 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 25; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.700 ns) 12.600 ns Mux37~2 2 COMB LC7_A34 1 " "Info: 2: + IC(7.000 ns) + CELL(2.700 ns) = 12.600 ns; Loc. = LC7_A34; Fanout = 1; COMB Node = 'Mux37~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { aluCode[1] Mux37~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 15.800 ns Mux37~3 3 COMB LC4_A34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 15.800 ns; Loc. = LC4_A34; Fanout = 1; COMB Node = 'Mux37~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux37~2 Mux37~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 21.200 ns Mux37~5 4 COMB LC2_A48 1 " "Info: 4: + IC(3.000 ns) + CELL(2.400 ns) = 21.200 ns; Loc. = LC2_A48; Fanout = 1; COMB Node = 'Mux37~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Mux37~3 Mux37~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 26.700 ns d\[7\]~62 5 COMB LC3_A29 1 " "Info: 5: + IC(3.100 ns) + CELL(2.400 ns) = 26.700 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Mux37~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 33.000 ns d\[7\]~63 6 COMB LC3_A5 8 " "Info: 6: + IC(3.900 ns) + CELL(2.400 ns) = 33.000 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 38.500 ns d\[7\]\$latch 7 REG LC1_A3 1 " "Info: 7: + IC(2.800 ns) + CELL(2.700 ns) = 38.500 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { d[7]~63 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.200 ns ( 47.27 % ) " "Info: Total cell delay = 18.200 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.300 ns ( 52.73 % ) " "Info: Total interconnect delay = 20.300 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.500 ns" { aluCode[1] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "38.500 ns" { aluCode[1] {} aluCode[1]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.000ns 3.100ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[1\] source 32.000 ns - Longest register " "Info: - Longest clock path from clock \"aluCode\[1\]\" to source register is 32.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_210 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 25; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.700 ns) 12.600 ns dCopy\[1\]~9 2 COMB LC8_A34 1 " "Info: 2: + IC(7.000 ns) + CELL(2.700 ns) = 12.600 ns; Loc. = LC8_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { aluCode[1] dCopy[1]~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 15.500 ns dCopy\[1\]~10 3 COMB LC3_A34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 15.500 ns; Loc. = LC3_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[1]~9 dCopy[1]~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 21.300 ns dCopy\[1\]~11 4 COMB LC1_A45 8 " "Info: 4: + IC(3.100 ns) + CELL(2.700 ns) = 21.300 ns; Loc. = LC1_A45; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { dCopy[1]~10 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.700 ns) 32.000 ns dCopy\[7\] 5 REG LC8_A3 4 " "Info: 5: + IC(8.000 ns) + CELL(2.700 ns) = 32.000 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.400 ns ( 41.88 % ) " "Info: Total cell delay = 13.400 ns ( 41.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.600 ns ( 58.13 % ) " "Info: Total interconnect delay = 18.600 ns ( 58.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { aluCode[1] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { aluCode[1] {} aluCode[1]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.500 ns" { aluCode[1] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "38.500 ns" { aluCode[1] {} aluCode[1]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.000ns 3.100ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { aluCode[1] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { aluCode[1] {} aluCode[1]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.500 ns" { aluCode[1] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "38.500 ns" { aluCode[1] {} aluCode[1]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.000ns 3.100ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { aluCode[1] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { aluCode[1] {} aluCode[1]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "aluCode\[2\] register dCopy\[7\] register d\[7\]\$latch 88.5 MHz 11.3 ns Internal " "Info: Clock \"aluCode\[2\]\" has Internal fmax of 88.5 MHz between source register \"dCopy\[7\]\" and destination register \"d\[7\]\$latch\" (period= 11.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns + Longest register register " "Info: + Longest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[7\] 1 REG LC8_A3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux34~10 2 COMB LC2_A3 1 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC2_A3; Fanout = 1; COMB Node = 'Mux34~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[7] Mux34~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns Mux34~12 3 COMB LC7_A3 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'Mux34~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~10 Mux34~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns d\[7\]\$latch 4 REG LC1_A3 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~12 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 82.76 % ) " "Info: Total cell delay = 7.200 ns ( 82.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.24 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.300 ns - Smallest " "Info: - Smallest clock skew is 3.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[2\] destination 35.300 ns + Shortest register " "Info: + Shortest clock path from clock \"aluCode\[2\]\" to destination register is 35.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[2\] 1 CLK PIN_211 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 13; CLK Node = 'aluCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.700 ns) 12.600 ns Mux37~3 2 COMB LC4_A34 1 " "Info: 2: + IC(7.000 ns) + CELL(2.700 ns) = 12.600 ns; Loc. = LC4_A34; Fanout = 1; COMB Node = 'Mux37~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { aluCode[2] Mux37~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 18.000 ns Mux37~5 3 COMB LC2_A48 1 " "Info: 3: + IC(3.000 ns) + CELL(2.400 ns) = 18.000 ns; Loc. = LC2_A48; Fanout = 1; COMB Node = 'Mux37~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Mux37~3 Mux37~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 23.500 ns d\[7\]~62 4 COMB LC3_A29 1 " "Info: 4: + IC(3.100 ns) + CELL(2.400 ns) = 23.500 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Mux37~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 29.800 ns d\[7\]~63 5 COMB LC3_A5 8 " "Info: 5: + IC(3.900 ns) + CELL(2.400 ns) = 29.800 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 35.300 ns d\[7\]\$latch 6 REG LC1_A3 1 " "Info: 6: + IC(2.800 ns) + CELL(2.700 ns) = 35.300 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { d[7]~63 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.500 ns ( 43.91 % ) " "Info: Total cell delay = 15.500 ns ( 43.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.800 ns ( 56.09 % ) " "Info: Total interconnect delay = 19.800 ns ( 56.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { aluCode[2] Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { aluCode[2] {} aluCode[2]~out {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 7.000ns 3.000ns 3.100ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[2\] source 32.000 ns - Longest register " "Info: - Longest clock path from clock \"aluCode\[2\]\" to source register is 32.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[2\] 1 CLK PIN_211 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 13; CLK Node = 'aluCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.700 ns) 12.600 ns dCopy\[1\]~9 2 COMB LC8_A34 1 " "Info: 2: + IC(7.000 ns) + CELL(2.700 ns) = 12.600 ns; Loc. = LC8_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { aluCode[2] dCopy[1]~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 15.500 ns dCopy\[1\]~10 3 COMB LC3_A34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 15.500 ns; Loc. = LC3_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[1]~9 dCopy[1]~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 21.300 ns dCopy\[1\]~11 4 COMB LC1_A45 8 " "Info: 4: + IC(3.100 ns) + CELL(2.700 ns) = 21.300 ns; Loc. = LC1_A45; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { dCopy[1]~10 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.700 ns) 32.000 ns dCopy\[7\] 5 REG LC8_A3 4 " "Info: 5: + IC(8.000 ns) + CELL(2.700 ns) = 32.000 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.400 ns ( 41.88 % ) " "Info: Total cell delay = 13.400 ns ( 41.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.600 ns ( 58.13 % ) " "Info: Total interconnect delay = 18.600 ns ( 58.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { aluCode[2] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { aluCode[2] {} aluCode[2]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { aluCode[2] Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { aluCode[2] {} aluCode[2]~out {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 7.000ns 3.000ns 3.100ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { aluCode[2] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { aluCode[2] {} aluCode[2]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.300 ns" { aluCode[2] Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.300 ns" { aluCode[2] {} aluCode[2]~out {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 7.000ns 3.000ns 3.100ns 3.900ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.000 ns" { aluCode[2] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.000 ns" { aluCode[2] {} aluCode[2]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.100ns 8.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opCode\[2\] register dCopy\[7\] register d\[7\]\$latch 52.36 MHz 19.1 ns Internal " "Info: Clock \"opCode\[2\]\" has Internal fmax of 52.36 MHz between source register \"dCopy\[7\]\" and destination register \"d\[7\]\$latch\" (period= 19.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns + Longest register register " "Info: + Longest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[7\] 1 REG LC8_A3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux34~10 2 COMB LC2_A3 1 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC2_A3; Fanout = 1; COMB Node = 'Mux34~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[7] Mux34~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns Mux34~12 3 COMB LC7_A3 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'Mux34~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~10 Mux34~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns d\[7\]\$latch 4 REG LC1_A3 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~12 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 82.76 % ) " "Info: Total cell delay = 7.200 ns ( 82.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.24 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.500 ns - Smallest " "Info: - Smallest clock skew is -4.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[2\] destination 30.900 ns + Shortest register " "Info: + Shortest clock path from clock \"opCode\[2\]\" to destination register is 30.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[2\] 1 CLK PIN_236 15 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_236; Fanout = 15; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.700 ns) 19.100 ns d\[7\]~62 2 COMB LC3_A29 1 " "Info: 2: + IC(6.100 ns) + CELL(2.700 ns) = 19.100 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { opCode[2] d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 25.400 ns d\[7\]~63 3 COMB LC3_A5 8 " "Info: 3: + IC(3.900 ns) + CELL(2.400 ns) = 25.400 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 30.900 ns d\[7\]\$latch 4 REG LC1_A3 1 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 30.900 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { d[7]~63 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 58.58 % ) " "Info: Total cell delay = 18.100 ns ( 58.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 41.42 % ) " "Info: Total interconnect delay = 12.800 ns ( 41.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.900 ns" { opCode[2] d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.900 ns" { opCode[2] {} opCode[2]~out {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 6.100ns 3.900ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[2\] source 35.400 ns - Longest register " "Info: - Longest clock path from clock \"opCode\[2\]\" to source register is 35.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[2\] 1 CLK PIN_236 15 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_236; Fanout = 15; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(2.700 ns) 18.900 ns dCopy\[1\]~10 2 COMB LC3_A34 1 " "Info: 2: + IC(5.900 ns) + CELL(2.700 ns) = 18.900 ns; Loc. = LC3_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { opCode[2] dCopy[1]~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 24.700 ns dCopy\[1\]~11 3 COMB LC1_A45 8 " "Info: 3: + IC(3.100 ns) + CELL(2.700 ns) = 24.700 ns; Loc. = LC1_A45; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { dCopy[1]~10 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.700 ns) 35.400 ns dCopy\[7\] 4 REG LC8_A3 4 " "Info: 4: + IC(8.000 ns) + CELL(2.700 ns) = 35.400 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.400 ns ( 51.98 % ) " "Info: Total cell delay = 18.400 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.000 ns ( 48.02 % ) " "Info: Total interconnect delay = 17.000 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.400 ns" { opCode[2] dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.400 ns" { opCode[2] {} opCode[2]~out {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 5.900ns 3.100ns 8.000ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.900 ns" { opCode[2] d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.900 ns" { opCode[2] {} opCode[2]~out {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 6.100ns 3.900ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.400 ns" { opCode[2] dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.400 ns" { opCode[2] {} opCode[2]~out {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 5.900ns 3.100ns 8.000ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.900 ns" { opCode[2] d[7]~62 d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.900 ns" { opCode[2] {} opCode[2]~out {} d[7]~62 {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 6.100ns 3.900ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.400 ns" { opCode[2] dCopy[1]~10 dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "35.400 ns" { opCode[2] {} opCode[2]~out {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 5.900ns 3.100ns 8.000ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "opCode\[3\] register dCopy\[7\] register d\[7\]\$latch 59.17 MHz 16.9 ns Internal " "Info: Clock \"opCode\[3\]\" has Internal fmax of 59.17 MHz between source register \"dCopy\[7\]\" and destination register \"d\[7\]\$latch\" (period= 16.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns + Longest register register " "Info: + Longest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[7\] 1 REG LC8_A3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux34~10 2 COMB LC2_A3 1 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC2_A3; Fanout = 1; COMB Node = 'Mux34~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[7] Mux34~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns Mux34~12 3 COMB LC7_A3 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'Mux34~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~10 Mux34~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns d\[7\]\$latch 4 REG LC1_A3 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~12 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 82.76 % ) " "Info: Total cell delay = 7.200 ns ( 82.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.24 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.300 ns - Smallest " "Info: - Smallest clock skew is -2.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[3\] destination 25.900 ns + Shortest register " "Info: + Shortest clock path from clock \"opCode\[3\]\" to destination register is 25.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[3\] 1 CLK PIN_240 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_240; Fanout = 3; CLK Node = 'opCode\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.700 ns) 20.400 ns d\[7\]~63 2 COMB LC3_A5 8 " "Info: 2: + IC(7.400 ns) + CELL(2.700 ns) = 20.400 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { opCode[3] d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 25.900 ns d\[7\]\$latch 3 REG LC1_A3 1 " "Info: 3: + IC(2.800 ns) + CELL(2.700 ns) = 25.900 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { d[7]~63 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 60.62 % ) " "Info: Total cell delay = 15.700 ns ( 60.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.200 ns ( 39.38 % ) " "Info: Total interconnect delay = 10.200 ns ( 39.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { opCode[3] d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { opCode[3] {} opCode[3]~out {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 7.400ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[3\] source 28.200 ns - Longest register " "Info: - Longest clock path from clock \"opCode\[3\]\" to source register is 28.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[3\] 1 CLK PIN_240 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_240; Fanout = 3; CLK Node = 'opCode\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(2.700 ns) 17.500 ns dCopy\[1\]~11 2 COMB LC1_A45 8 " "Info: 2: + IC(4.500 ns) + CELL(2.700 ns) = 17.500 ns; Loc. = LC1_A45; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { opCode[3] dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.000 ns) + CELL(2.700 ns) 28.200 ns dCopy\[7\] 3 REG LC8_A3 4 " "Info: 3: + IC(8.000 ns) + CELL(2.700 ns) = 28.200 ns; Loc. = LC8_A3; Fanout = 4; REG Node = 'dCopy\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 55.67 % ) " "Info: Total cell delay = 15.700 ns ( 55.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.500 ns ( 44.33 % ) " "Info: Total interconnect delay = 12.500 ns ( 44.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.200 ns" { opCode[3] dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.200 ns" { opCode[3] {} opCode[3]~out {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 4.500ns 8.000ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { opCode[3] d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { opCode[3] {} opCode[3]~out {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 7.400ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.200 ns" { opCode[3] dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.200 ns" { opCode[3] {} opCode[3]~out {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 4.500ns 8.000ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[7] Mux34~10 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[7] {} Mux34~10 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.900 ns" { opCode[3] d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.900 ns" { opCode[3] {} opCode[3]~out {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 7.400ns 2.800ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.200 ns" { opCode[3] dCopy[1]~11 dCopy[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.200 ns" { opCode[3] {} opCode[3]~out {} dCopy[1]~11 {} dCopy[7] {} } { 0.000ns 0.000ns 4.500ns 8.000ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "opCode\[0\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"opCode\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dCopy\[0\] d\[0\]\$latch opCode\[0\] 5.4 ns " "Info: Found hold time violation between source  pin or register \"dCopy\[0\]\" and destination pin or register \"d\[0\]\$latch\" for clock \"opCode\[0\]\" (Hold time is 5.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.100 ns + Largest " "Info: + Largest clock skew is 14.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[0\] destination 40.600 ns + Longest register " "Info: + Longest clock path from clock \"opCode\[0\]\" to destination register is 40.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[0\] 1 CLK PIN_92 19 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 19; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(2.400 ns) 13.100 ns Mux37~2 2 COMB LC7_A34 1 " "Info: 2: + IC(7.800 ns) + CELL(2.400 ns) = 13.100 ns; Loc. = LC7_A34; Fanout = 1; COMB Node = 'Mux37~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { opCode[0] Mux37~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 16.300 ns Mux37~3 3 COMB LC4_A34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 16.300 ns; Loc. = LC4_A34; Fanout = 1; COMB Node = 'Mux37~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux37~2 Mux37~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 21.700 ns Mux37~5 4 COMB LC2_A48 1 " "Info: 4: + IC(3.000 ns) + CELL(2.400 ns) = 21.700 ns; Loc. = LC2_A48; Fanout = 1; COMB Node = 'Mux37~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Mux37~3 Mux37~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 27.200 ns d\[7\]~62 5 COMB LC3_A29 1 " "Info: 5: + IC(3.100 ns) + CELL(2.400 ns) = 27.200 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Mux37~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 33.500 ns d\[7\]~63 6 COMB LC3_A5 8 " "Info: 6: + IC(3.900 ns) + CELL(2.400 ns) = 33.500 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 40.600 ns d\[0\]\$latch 7 REG LC4_A26 1 " "Info: 7: + IC(4.400 ns) + CELL(2.700 ns) = 40.600 ns; Loc. = LC4_A26; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { d[7]~63 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.900 ns ( 44.09 % ) " "Info: Total cell delay = 17.900 ns ( 44.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.700 ns ( 55.91 % ) " "Info: Total interconnect delay = 22.700 ns ( 55.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.600 ns" { opCode[0] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.600 ns" { opCode[0] {} opCode[0]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[0]$latch {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.000ns 3.100ns 3.900ns 4.400ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[0\] source 26.500 ns - Shortest register " "Info: - Shortest clock path from clock \"opCode\[0\]\" to source register is 26.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[0\] 1 CLK PIN_92 19 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 19; CLK Node = 'opCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(2.700 ns) 13.400 ns dCopy\[1\]~10 2 COMB LC3_A34 1 " "Info: 2: + IC(7.800 ns) + CELL(2.700 ns) = 13.400 ns; Loc. = LC3_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { opCode[0] dCopy[1]~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 19.200 ns dCopy\[1\]~11 3 COMB LC1_A45 8 " "Info: 3: + IC(3.100 ns) + CELL(2.700 ns) = 19.200 ns; Loc. = LC1_A45; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { dCopy[1]~10 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.700 ns) 26.500 ns dCopy\[0\] 4 REG LC8_A26 1 " "Info: 4: + IC(4.600 ns) + CELL(2.700 ns) = 26.500 ns; Loc. = LC8_A26; Fanout = 1; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 41.51 % ) " "Info: Total cell delay = 11.000 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.500 ns ( 58.49 % ) " "Info: Total interconnect delay = 15.500 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.500 ns" { opCode[0] dCopy[1]~10 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.500 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.800ns 3.100ns 4.600ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.600 ns" { opCode[0] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.600 ns" { opCode[0] {} opCode[0]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[0]$latch {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.000ns 3.100ns 3.900ns 4.400ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.500 ns" { opCode[0] dCopy[1]~10 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.500 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.800ns 3.100ns 4.600ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns - Shortest register register " "Info: - Shortest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC8_A26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A26; Fanout = 1; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux20~12 2 COMB LC1_A26 1 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC1_A26; Fanout = 1; COMB Node = 'Mux20~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[0] Mux20~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns Mux20~16 3 COMB LC7_A26 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC7_A26; Fanout = 1; COMB Node = 'Mux20~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux20~12 Mux20~16 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns d\[0\]\$latch 4 REG LC4_A26 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC4_A26; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux20~16 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 82.76 % ) " "Info: Total cell delay = 7.200 ns ( 82.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.24 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[0] Mux20~12 Mux20~16 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[0] {} Mux20~12 {} Mux20~16 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.600 ns" { opCode[0] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.600 ns" { opCode[0] {} opCode[0]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[0]$latch {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.000ns 3.100ns 3.900ns 4.400ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.500 ns" { opCode[0] dCopy[1]~10 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.500 ns" { opCode[0] {} opCode[0]~out {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.800ns 3.100ns 4.600ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[0] Mux20~12 Mux20~16 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[0] {} Mux20~12 {} Mux20~16 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "opCode\[1\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"opCode\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dCopy\[0\] d\[0\]\$latch opCode\[1\] 5.7 ns " "Info: Found hold time violation between source  pin or register \"dCopy\[0\]\" and destination pin or register \"d\[0\]\$latch\" for clock \"opCode\[1\]\" (Hold time is 5.7 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.400 ns + Largest " "Info: + Largest clock skew is 14.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[1\] destination 40.900 ns + Longest register " "Info: + Longest clock path from clock \"opCode\[1\]\" to destination register is 40.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[1\] 1 CLK PIN_90 20 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 20; CLK Node = 'opCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(2.700 ns) 13.400 ns Mux37~2 2 COMB LC7_A34 1 " "Info: 2: + IC(7.800 ns) + CELL(2.700 ns) = 13.400 ns; Loc. = LC7_A34; Fanout = 1; COMB Node = 'Mux37~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { opCode[1] Mux37~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 16.600 ns Mux37~3 3 COMB LC4_A34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 16.600 ns; Loc. = LC4_A34; Fanout = 1; COMB Node = 'Mux37~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux37~2 Mux37~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 22.000 ns Mux37~5 4 COMB LC2_A48 1 " "Info: 4: + IC(3.000 ns) + CELL(2.400 ns) = 22.000 ns; Loc. = LC2_A48; Fanout = 1; COMB Node = 'Mux37~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Mux37~3 Mux37~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 27.500 ns d\[7\]~62 5 COMB LC3_A29 1 " "Info: 5: + IC(3.100 ns) + CELL(2.400 ns) = 27.500 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Mux37~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 33.800 ns d\[7\]~63 6 COMB LC3_A5 8 " "Info: 6: + IC(3.900 ns) + CELL(2.400 ns) = 33.800 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 40.900 ns d\[0\]\$latch 7 REG LC4_A26 1 " "Info: 7: + IC(4.400 ns) + CELL(2.700 ns) = 40.900 ns; Loc. = LC4_A26; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { d[7]~63 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.200 ns ( 44.50 % ) " "Info: Total cell delay = 18.200 ns ( 44.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.700 ns ( 55.50 % ) " "Info: Total interconnect delay = 22.700 ns ( 55.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.900 ns" { opCode[1] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.900 ns" { opCode[1] {} opCode[1]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[0]$latch {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.000ns 3.100ns 3.900ns 4.400ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "opCode\[1\] source 26.500 ns - Shortest register " "Info: - Shortest clock path from clock \"opCode\[1\]\" to source register is 26.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns opCode\[1\] 1 CLK PIN_90 20 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_90; Fanout = 20; CLK Node = 'opCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(2.700 ns) 13.400 ns dCopy\[1\]~10 2 COMB LC3_A34 1 " "Info: 2: + IC(7.800 ns) + CELL(2.700 ns) = 13.400 ns; Loc. = LC3_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { opCode[1] dCopy[1]~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 19.200 ns dCopy\[1\]~11 3 COMB LC1_A45 8 " "Info: 3: + IC(3.100 ns) + CELL(2.700 ns) = 19.200 ns; Loc. = LC1_A45; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { dCopy[1]~10 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.700 ns) 26.500 ns dCopy\[0\] 4 REG LC8_A26 1 " "Info: 4: + IC(4.600 ns) + CELL(2.700 ns) = 26.500 ns; Loc. = LC8_A26; Fanout = 1; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 41.51 % ) " "Info: Total cell delay = 11.000 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.500 ns ( 58.49 % ) " "Info: Total interconnect delay = 15.500 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.500 ns" { opCode[1] dCopy[1]~10 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.500 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.800ns 3.100ns 4.600ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.900 ns" { opCode[1] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.900 ns" { opCode[1] {} opCode[1]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[0]$latch {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.000ns 3.100ns 3.900ns 4.400ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.500 ns" { opCode[1] dCopy[1]~10 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.500 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.800ns 3.100ns 4.600ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns - Shortest register register " "Info: - Shortest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC8_A26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A26; Fanout = 1; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux20~12 2 COMB LC1_A26 1 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC1_A26; Fanout = 1; COMB Node = 'Mux20~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[0] Mux20~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns Mux20~16 3 COMB LC7_A26 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC7_A26; Fanout = 1; COMB Node = 'Mux20~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux20~12 Mux20~16 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns d\[0\]\$latch 4 REG LC4_A26 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC4_A26; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux20~16 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 82.76 % ) " "Info: Total cell delay = 7.200 ns ( 82.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.24 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[0] Mux20~12 Mux20~16 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[0] {} Mux20~12 {} Mux20~16 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.900 ns" { opCode[1] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.900 ns" { opCode[1] {} opCode[1]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[0]$latch {} } { 0.000ns 0.000ns 7.800ns 0.500ns 3.000ns 3.100ns 3.900ns 4.400ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.500 ns" { opCode[1] dCopy[1]~10 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.500 ns" { opCode[1] {} opCode[1]~out {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.800ns 3.100ns 4.600ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[0] Mux20~12 Mux20~16 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[0] {} Mux20~12 {} Mux20~16 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "aluCode\[1\] 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"aluCode\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dCopy\[0\] d\[0\]\$latch aluCode\[1\] 2.8 ns " "Info: Found hold time violation between source  pin or register \"dCopy\[0\]\" and destination pin or register \"d\[0\]\$latch\" for clock \"aluCode\[1\]\" (Hold time is 2.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.500 ns + Largest " "Info: + Largest clock skew is 11.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[1\] destination 40.100 ns + Longest register " "Info: + Longest clock path from clock \"aluCode\[1\]\" to destination register is 40.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_210 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 25; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.700 ns) 12.600 ns Mux37~2 2 COMB LC7_A34 1 " "Info: 2: + IC(7.000 ns) + CELL(2.700 ns) = 12.600 ns; Loc. = LC7_A34; Fanout = 1; COMB Node = 'Mux37~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { aluCode[1] Mux37~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 15.800 ns Mux37~3 3 COMB LC4_A34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 15.800 ns; Loc. = LC4_A34; Fanout = 1; COMB Node = 'Mux37~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Mux37~2 Mux37~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 21.200 ns Mux37~5 4 COMB LC2_A48 1 " "Info: 4: + IC(3.000 ns) + CELL(2.400 ns) = 21.200 ns; Loc. = LC2_A48; Fanout = 1; COMB Node = 'Mux37~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Mux37~3 Mux37~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 26.700 ns d\[7\]~62 5 COMB LC3_A29 1 " "Info: 5: + IC(3.100 ns) + CELL(2.400 ns) = 26.700 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Mux37~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 33.000 ns d\[7\]~63 6 COMB LC3_A5 8 " "Info: 6: + IC(3.900 ns) + CELL(2.400 ns) = 33.000 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 40.100 ns d\[0\]\$latch 7 REG LC4_A26 1 " "Info: 7: + IC(4.400 ns) + CELL(2.700 ns) = 40.100 ns; Loc. = LC4_A26; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { d[7]~63 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.200 ns ( 45.39 % ) " "Info: Total cell delay = 18.200 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.900 ns ( 54.61 % ) " "Info: Total interconnect delay = 21.900 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.100 ns" { aluCode[1] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.100 ns" { aluCode[1] {} aluCode[1]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[0]$latch {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.000ns 3.100ns 3.900ns 4.400ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[1\] source 28.600 ns - Shortest register " "Info: - Shortest clock path from clock \"aluCode\[1\]\" to source register is 28.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_210 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 25; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.700 ns) 12.600 ns dCopy\[1\]~9 2 COMB LC8_A34 1 " "Info: 2: + IC(7.000 ns) + CELL(2.700 ns) = 12.600 ns; Loc. = LC8_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.700 ns" { aluCode[1] dCopy[1]~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 15.500 ns dCopy\[1\]~10 3 COMB LC3_A34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 15.500 ns; Loc. = LC3_A34; Fanout = 1; COMB Node = 'dCopy\[1\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[1]~9 dCopy[1]~10 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 21.300 ns dCopy\[1\]~11 4 COMB LC1_A45 8 " "Info: 4: + IC(3.100 ns) + CELL(2.700 ns) = 21.300 ns; Loc. = LC1_A45; Fanout = 8; COMB Node = 'dCopy\[1\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { dCopy[1]~10 dCopy[1]~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(2.700 ns) 28.600 ns dCopy\[0\] 5 REG LC8_A26 1 " "Info: 5: + IC(4.600 ns) + CELL(2.700 ns) = 28.600 ns; Loc. = LC8_A26; Fanout = 1; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.400 ns ( 46.85 % ) " "Info: Total cell delay = 13.400 ns ( 46.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.200 ns ( 53.15 % ) " "Info: Total interconnect delay = 15.200 ns ( 53.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.600 ns" { aluCode[1] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.600 ns" { aluCode[1] {} aluCode[1]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.100ns 4.600ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.100 ns" { aluCode[1] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.100 ns" { aluCode[1] {} aluCode[1]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[0]$latch {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.000ns 3.100ns 3.900ns 4.400ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.600 ns" { aluCode[1] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.600 ns" { aluCode[1] {} aluCode[1]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.100ns 4.600ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns - Shortest register register " "Info: - Shortest register to register delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dCopy\[0\] 1 REG LC8_A26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A26; Fanout = 1; REG Node = 'dCopy\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dCopy[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 2.900 ns Mux20~12 2 COMB LC1_A26 1 " "Info: 2: + IC(0.500 ns) + CELL(2.400 ns) = 2.900 ns; Loc. = LC1_A26; Fanout = 1; COMB Node = 'Mux20~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dCopy[0] Mux20~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 5.800 ns Mux20~16 3 COMB LC7_A26 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 5.800 ns; Loc. = LC7_A26; Fanout = 1; COMB Node = 'Mux20~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux20~12 Mux20~16 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.700 ns d\[0\]\$latch 4 REG LC4_A26 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 8.700 ns; Loc. = LC4_A26; Fanout = 1; REG Node = 'd\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux20~16 d[0]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 82.76 % ) " "Info: Total cell delay = 7.200 ns ( 82.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.24 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[0] Mux20~12 Mux20~16 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[0] {} Mux20~12 {} Mux20~16 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "40.100 ns" { aluCode[1] Mux37~2 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "40.100 ns" { aluCode[1] {} aluCode[1]~out {} Mux37~2 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[0]$latch {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.000ns 3.100ns 3.900ns 4.400ns } { 0.000ns 2.900ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.600 ns" { aluCode[1] dCopy[1]~9 dCopy[1]~10 dCopy[1]~11 dCopy[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.600 ns" { aluCode[1] {} aluCode[1]~out {} dCopy[1]~9 {} dCopy[1]~10 {} dCopy[1]~11 {} dCopy[0] {} } { 0.000ns 0.000ns 7.000ns 0.500ns 3.100ns 4.600ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { dCopy[0] Mux20~12 Mux20~16 d[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { dCopy[0] {} Mux20~12 {} Mux20~16 {} d[0]$latch {} } { 0.000ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "d\[7\]\$latch opCode\[2\] aluFlag 33.200 ns register " "Info: tsu for register \"d\[7\]\$latch\" (data pin = \"opCode\[2\]\", clock pin = \"aluFlag\") is 33.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.900 ns + Longest pin register " "Info: + Longest pin to register delay is 44.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns opCode\[2\] 1 CLK PIN_236 15 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_236; Fanout = 15; CLK Node = 'opCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.400 ns) 18.800 ns Mux20~11 2 COMB LC6_A29 9 " "Info: 2: + IC(6.100 ns) + CELL(2.400 ns) = 18.800 ns; Loc. = LC6_A29; Fanout = 9; COMB Node = 'Mux20~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { opCode[2] Mux20~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(2.400 ns) 26.500 ns Mux20~13 3 COMB LC5_A10 8 " "Info: 3: + IC(5.300 ns) + CELL(2.400 ns) = 26.500 ns; Loc. = LC5_A10; Fanout = 8; COMB Node = 'Mux20~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { Mux20~11 Mux20~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.400 ns) + CELL(2.400 ns) 34.300 ns Mux34~11 4 COMB LC1_A48 1 " "Info: 4: + IC(5.400 ns) + CELL(2.400 ns) = 34.300 ns; Loc. = LC1_A48; Fanout = 1; COMB Node = 'Mux34~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { Mux20~13 Mux34~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.000 ns) + CELL(2.700 ns) 42.000 ns Mux34~12 5 COMB LC7_A3 1 " "Info: 5: + IC(5.000 ns) + CELL(2.700 ns) = 42.000 ns; Loc. = LC7_A3; Fanout = 1; COMB Node = 'Mux34~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { Mux34~11 Mux34~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 44.900 ns d\[7\]\$latch 6 REG LC1_A3 1 " "Info: 6: + IC(0.500 ns) + CELL(2.400 ns) = 44.900 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux34~12 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.600 ns ( 50.33 % ) " "Info: Total cell delay = 22.600 ns ( 50.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.300 ns ( 49.67 % ) " "Info: Total interconnect delay = 22.300 ns ( 49.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.900 ns" { opCode[2] Mux20~11 Mux20~13 Mux34~11 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.900 ns" { opCode[2] {} opCode[2]~out {} Mux20~11 {} Mux20~13 {} Mux34~11 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.000ns 6.100ns 5.300ns 5.400ns 5.000ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluFlag destination 17.600 ns - Shortest register " "Info: - Shortest clock path from clock \"aluFlag\" to destination register is 17.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluFlag 1 CLK PIN_91 19 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 19; CLK Node = 'aluFlag'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluFlag } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 12.100 ns d\[7\]~63 2 COMB LC3_A5 8 " "Info: 2: + IC(6.500 ns) + CELL(2.700 ns) = 12.100 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { aluFlag d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 17.600 ns d\[7\]\$latch 3 REG LC1_A3 1 " "Info: 3: + IC(2.800 ns) + CELL(2.700 ns) = 17.600 ns; Loc. = LC1_A3; Fanout = 1; REG Node = 'd\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { d[7]~63 d[7]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 47.16 % ) " "Info: Total cell delay = 8.300 ns ( 47.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.300 ns ( 52.84 % ) " "Info: Total interconnect delay = 9.300 ns ( 52.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { aluFlag d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { aluFlag {} aluFlag~out {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 6.500ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "44.900 ns" { opCode[2] Mux20~11 Mux20~13 Mux34~11 Mux34~12 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "44.900 ns" { opCode[2] {} opCode[2]~out {} Mux20~11 {} Mux20~13 {} Mux34~11 {} Mux34~12 {} d[7]$latch {} } { 0.000ns 0.000ns 6.100ns 5.300ns 5.400ns 5.000ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { aluFlag d[7]~63 d[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { aluFlag {} aluFlag~out {} d[7]~63 {} d[7]$latch {} } { 0.000ns 0.000ns 6.500ns 2.800ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[6\] d\[2\] d\[2\]\$latch 68.900 ns register " "Info: tco from clock \"s\[6\]\" to destination pin \"d\[2\]\" through register \"d\[2\]\$latch\" is 68.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[6\] source 59.000 ns + Longest register " "Info: + Longest clock path from clock \"s\[6\]\" to source register is 59.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns s\[6\] 1 CLK PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_117; Fanout = 10; CLK Node = 's\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.800 ns) + CELL(2.700 ns) 23.800 ns LessThan0~0 2 COMB LC5_A48 2 " "Info: 2: + IC(10.800 ns) + CELL(2.700 ns) = 23.800 ns; Loc. = LC5_A48; Fanout = 2; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { s[6] LessThan0~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 26.700 ns LessThan0~2 3 COMB LC7_A48 2 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 26.700 ns; Loc. = LC7_A48; Fanout = 2; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { LessThan0~0 LessThan0~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 29.900 ns Mux37~0 4 COMB LC3_A48 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 29.900 ns; Loc. = LC3_A48; Fanout = 1; COMB Node = 'Mux37~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LessThan0~2 Mux37~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 35.500 ns Mux37~3 5 COMB LC4_A34 1 " "Info: 5: + IC(3.200 ns) + CELL(2.400 ns) = 35.500 ns; Loc. = LC4_A34; Fanout = 1; COMB Node = 'Mux37~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Mux37~0 Mux37~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 40.900 ns Mux37~5 6 COMB LC2_A48 1 " "Info: 6: + IC(3.000 ns) + CELL(2.400 ns) = 40.900 ns; Loc. = LC2_A48; Fanout = 1; COMB Node = 'Mux37~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Mux37~3 Mux37~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 46.400 ns d\[7\]~62 7 COMB LC3_A29 1 " "Info: 7: + IC(3.100 ns) + CELL(2.400 ns) = 46.400 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Mux37~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 52.700 ns d\[7\]~63 8 COMB LC3_A5 8 " "Info: 8: + IC(3.900 ns) + CELL(2.400 ns) = 52.700 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.700 ns) 59.000 ns d\[2\]\$latch 9 REG LC8_A14 1 " "Info: 9: + IC(3.600 ns) + CELL(2.700 ns) = 59.000 ns; Loc. = LC8_A14; Fanout = 1; REG Node = 'd\[2\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~63 d[2]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.400 ns ( 51.53 % ) " "Info: Total cell delay = 30.400 ns ( 51.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.600 ns ( 48.47 % ) " "Info: Total interconnect delay = 28.600 ns ( 48.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "59.000 ns" { s[6] LessThan0~0 LessThan0~2 Mux37~0 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "59.000 ns" { s[6] {} s[6]~out {} LessThan0~0 {} LessThan0~2 {} Mux37~0 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[2]$latch {} } { 0.000ns 0.000ns 10.800ns 0.500ns 0.500ns 3.200ns 3.000ns 3.100ns 3.900ns 3.600ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.900 ns + Longest register pin " "Info: + Longest register to pin delay is 9.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[2\]\$latch 1 REG LC8_A14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A14; Fanout = 1; REG Node = 'd\[2\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(5.000 ns) 9.900 ns d\[2\] 2 PIN PIN_156 0 " "Info: 2: + IC(4.900 ns) + CELL(5.000 ns) = 9.900 ns; Loc. = PIN_156; Fanout = 0; PIN Node = 'd\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { d[2]$latch d[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 50.51 % ) " "Info: Total cell delay = 5.000 ns ( 50.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 49.49 % ) " "Info: Total interconnect delay = 4.900 ns ( 49.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { d[2]$latch d[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { d[2]$latch {} d[2] {} } { 0.000ns 4.900ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "59.000 ns" { s[6] LessThan0~0 LessThan0~2 Mux37~0 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "59.000 ns" { s[6] {} s[6]~out {} LessThan0~0 {} LessThan0~2 {} Mux37~0 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[2]$latch {} } { 0.000ns 0.000ns 10.800ns 0.500ns 0.500ns 3.200ns 3.000ns 3.100ns 3.900ns 3.600ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { d[2]$latch d[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.900 ns" { d[2]$latch {} d[2] {} } { 0.000ns 4.900ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "d\[3\]\$latch aluCode\[2\] s\[6\] 40.700 ns register " "Info: th for register \"d\[3\]\$latch\" (data pin = \"aluCode\[2\]\", clock pin = \"s\[6\]\") is 40.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[6\] destination 58.400 ns + Longest register " "Info: + Longest clock path from clock \"s\[6\]\" to destination register is 58.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns s\[6\] 1 CLK PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_117; Fanout = 10; CLK Node = 's\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.800 ns) + CELL(2.700 ns) 23.800 ns LessThan0~0 2 COMB LC5_A48 2 " "Info: 2: + IC(10.800 ns) + CELL(2.700 ns) = 23.800 ns; Loc. = LC5_A48; Fanout = 2; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { s[6] LessThan0~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 26.700 ns LessThan0~2 3 COMB LC7_A48 2 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 26.700 ns; Loc. = LC7_A48; Fanout = 2; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { LessThan0~0 LessThan0~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 29.900 ns Mux37~0 4 COMB LC3_A48 1 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 29.900 ns; Loc. = LC3_A48; Fanout = 1; COMB Node = 'Mux37~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { LessThan0~2 Mux37~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 35.500 ns Mux37~3 5 COMB LC4_A34 1 " "Info: 5: + IC(3.200 ns) + CELL(2.400 ns) = 35.500 ns; Loc. = LC4_A34; Fanout = 1; COMB Node = 'Mux37~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { Mux37~0 Mux37~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 40.900 ns Mux37~5 6 COMB LC2_A48 1 " "Info: 6: + IC(3.000 ns) + CELL(2.400 ns) = 40.900 ns; Loc. = LC2_A48; Fanout = 1; COMB Node = 'Mux37~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Mux37~3 Mux37~5 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 46.400 ns d\[7\]~62 7 COMB LC3_A29 1 " "Info: 7: + IC(3.100 ns) + CELL(2.400 ns) = 46.400 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'd\[7\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Mux37~5 d[7]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.400 ns) 52.700 ns d\[7\]~63 8 COMB LC3_A5 8 " "Info: 8: + IC(3.900 ns) + CELL(2.400 ns) = 52.700 ns; Loc. = LC3_A5; Fanout = 8; COMB Node = 'd\[7\]~63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { d[7]~62 d[7]~63 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 58.400 ns d\[3\]\$latch 9 REG LC6_A1 1 " "Info: 9: + IC(3.000 ns) + CELL(2.700 ns) = 58.400 ns; Loc. = LC6_A1; Fanout = 1; REG Node = 'd\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { d[7]~63 d[3]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.400 ns ( 52.05 % ) " "Info: Total cell delay = 30.400 ns ( 52.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.000 ns ( 47.95 % ) " "Info: Total interconnect delay = 28.000 ns ( 47.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.400 ns" { s[6] LessThan0~0 LessThan0~2 Mux37~0 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.400 ns" { s[6] {} s[6]~out {} LessThan0~0 {} LessThan0~2 {} Mux37~0 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[3]$latch {} } { 0.000ns 0.000ns 10.800ns 0.500ns 0.500ns 3.200ns 3.000ns 3.100ns 3.900ns 3.000ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 17.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[2\] 1 CLK PIN_211 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 13; CLK Node = 'aluCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 11.900 ns Mux26~11 2 COMB LC1_A1 1 " "Info: 2: + IC(6.300 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC1_A1; Fanout = 1; COMB Node = 'Mux26~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { aluCode[2] Mux26~11 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.800 ns Mux26~13 3 COMB LC7_A1 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 14.800 ns; Loc. = LC7_A1; Fanout = 1; COMB Node = 'Mux26~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux26~11 Mux26~13 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 17.700 ns d\[3\]\$latch 4 REG LC6_A1 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 17.700 ns; Loc. = LC6_A1; Fanout = 1; REG Node = 'd\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux26~13 d[3]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.400 ns ( 58.76 % ) " "Info: Total cell delay = 10.400 ns ( 58.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 41.24 % ) " "Info: Total interconnect delay = 7.300 ns ( 41.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.700 ns" { aluCode[2] Mux26~11 Mux26~13 d[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.700 ns" { aluCode[2] {} aluCode[2]~out {} Mux26~11 {} Mux26~13 {} d[3]$latch {} } { 0.000ns 0.000ns 6.300ns 0.500ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.400 ns" { s[6] LessThan0~0 LessThan0~2 Mux37~0 Mux37~3 Mux37~5 d[7]~62 d[7]~63 d[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.400 ns" { s[6] {} s[6]~out {} LessThan0~0 {} LessThan0~2 {} Mux37~0 {} Mux37~3 {} Mux37~5 {} d[7]~62 {} d[7]~63 {} d[3]$latch {} } { 0.000ns 0.000ns 10.800ns 0.500ns 0.500ns 3.200ns 3.000ns 3.100ns 3.900ns 3.000ns } { 0.000ns 10.300ns 2.700ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.700 ns" { aluCode[2] Mux26~11 Mux26~13 d[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.700 ns" { aluCode[2] {} aluCode[2]~out {} Mux26~11 {} Mux26~13 {} d[3]$latch {} } { 0.000ns 0.000ns 6.300ns 0.500ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 02:03:16 2013 " "Info: Processing ended: Wed Dec 18 02:03:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
