#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul  8 15:24:27 2021
# Process ID: 18256
# Current directory: C:/Users/tansei/axi_archive/eval_datamover_axi_oled
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22132 C:\Users\tansei\axi_archive\eval_datamover_axi_oled\eval_datamover_axi_oled.xpr
# Log file: C:/Users/tansei/axi_archive/eval_datamover_axi_oled/vivado.log
# Journal file: C:/Users/tansei/axi_archive/eval_datamover_axi_oled\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.xpr
INFO: [Project 1-313] Project file moved from 'D:/axi_archive/eval_datamover_axi_oled' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/../../opt/vivado-boards-master/new/board_files', nor could it be found using path 'D:/../../../../opt/vivado-boards-master/new/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 1018.168 ; gain = 0.000
update_module_reference design_1_datamover_axi_wrap_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:pulse_btn:1.0 - pulse_btn_0
Adding component instance block -- xilinx.com:module_ref:oledrgb:1.0 - oledrgb_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:datamover_axi_wrap:1.0 - datamover_axi_wrap_0
Successfully read diagram <design_1> from block design file <C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_datamover_axi_wrap_0_0 from datamover_axi_wrap_v1_0 1.0 to datamover_axi_wrap_v1_0 1.0
Wrote  : <C:\Users\tansei\axi_archive\eval_datamover_axi_oled\eval_datamover_axi_oled.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1022.922 ; gain = 4.754
update_module_reference: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.922 ; gain = 4.754
update_compile_order -fileset sources_1
update_module_reference design_1_datamover_axi_wrap_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_datamover_axi_wrap_0_0 from datamover_axi_wrap_v1_0 1.0 to datamover_axi_wrap_v1_0 1.0
Wrote  : <C:\Users\tansei\axi_archive\eval_datamover_axi_oled\eval_datamover_axi_oled.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <C:\Users\tansei\axi_archive\eval_datamover_axi_oled\eval_datamover_axi_oled.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block datamover_axi_wrap_0 .
Exporting to file C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jul  8 15:33:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.runs/synth_1/runme.log
[Thu Jul  8 15:33:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.656 ; gain = 158.816
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1333.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1975.203 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1975.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1975.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2092.551 ; gain = 881.895
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A28BE6A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3708.746 ; gain = 1533.898
set_property PROGRAM.FILE {C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tansei/axi_archive/eval_datamover_axi_oled/eval_datamover_axi_oled.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  8 15:46:13 2021...
