{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check.v@81:91@HdlIdDef", "reg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_check.v@82:92", "reg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@83:93", "reg input_axis_tuser_d0 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@85:95", "reg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@81:91", "reg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tuser_d0 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@79:89", "reg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@82:92", "reg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@77:87", "reg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@83:93", "reg input_axis_tuser_d0 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@78:88", "reg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@80:90", "reg [63:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tuser_d0 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@81:91", "reg [7:0] input_axis_tkeep_d0 = 0;\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tuser_d0 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n"]], "Diff Content": {"Delete": [[86, "reg busy_reg = 0;\n"]], "Add": []}}