<module name="SGX_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_FCLKEN_SGX" acronym="CM_FCLKEN_SGX" offset="0x0" width="32" description="Controls the Graphic engine functional clock activity.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_SGX" width="1" begin="1" end="1" resetval="0x0" description="SGX functional clock enable" range="" rwaccess="RW">
      <bitenum value="0" token="EN_SGX_0" description="SGX_FCLK is disabled"/>
      <bitenum value="1" token="EN_SGX_1" description="SGX_FCLK is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="CM_ICLKEN_SGX" acronym="CM_ICLKEN_SGX" offset="0x10" width="32" description="Controls the Graphic engine interface clock activity.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_SGX" width="1" begin="0" end="0" resetval="0x0" description="SGX interface clock control" range="" rwaccess="RW">
      <bitenum value="0" token="EN_SGX_0" description="SGX_L3_ICLK is disabled"/>
      <bitenum value="1" token="EN_SGX_1" description="SGX_L3_ICLK is enabled"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_SGX" acronym="CM_IDLEST_SGX" offset="0x20" width="32" description="SGX standby status. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="ST_SGX" width="1" begin="0" end="0" resetval="0x1" description="SGX standby status." range="" rwaccess="R">
      <bitenum value="0" token="ST_SGX_0" description="SGX subsystem is active."/>
      <bitenum value="1" token="ST_SGX_1" description="SGX subsystem is in standby mode."/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL_SGX" acronym="CM_CLKSEL_SGX" offset="0x40" width="32" description="SGX clock selection.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read return 0." range="" rwaccess="R"/>
    <bitfield id="CLKSEL_SGX" width="3" begin="2" end="0" resetval="0x0" description="Selects SGX functional clock; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="0" token="CLKSEL_SGX_0" description="SGX_FCLK is CORE_CLK divided by 3"/>
      <bitenum value="1" token="CLKSEL_SGX_1" description="SGX_FCLK is CORE_CLK divided by 4"/>
      <bitenum value="2" token="CLKSEL_SGX_2" description="SGX_FCLK is CORE_CLK divided by 6"/>
      <bitenum value="3" token="CLKSEL_SGX_3" description="SGX_FCLK clock is CM_96M_FCLK clock"/>
    </bitfield>
  </register>
  <register id="CM_SLEEPDEP_SGX" acronym="CM_SLEEPDEP_SGX" offset="0x44" width="32" description="This register allows enabling or disabling the sleep transition dependency of SGX domain with respect to other domain.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_MPU" width="1" begin="1" end="1" resetval="0x0" description="MPU domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_0" description="SGX domain sleep dependency with MPU domain is disabled."/>
      <bitenum value="1" token="EN_MPU_1" description="SGX domain sleep dependency with MPU domain is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="CM_CLKSTCTRL_SGX" acronym="CM_CLKSTCTRL_SGX" offset="0x48" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ACTIVE and INACTIVE states.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL_SGX" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the SGX clock domain." range="" rwaccess="RW">
      <bitenum value="0" token="CLKTRCTRL_SGX_0" description="Automatic transition is disabled"/>
      <bitenum value="1" token="CLKTRCTRL_SGX_1" description="Start a software supervised sleep transition on the domain"/>
      <bitenum value="2" token="CLKTRCTRL_SGX_2" description="Start a software supervised wake-up transition on the domain"/>
      <bitenum value="3" token="CLKTRCTRL_SGX_3" description="Automatic transition is enabled. Transition is supervised by the hardware."/>
    </bitfield>
  </register>
  <register id="CM_CLKSTST_SGX" acronym="CM_CLKSTST_SGX" offset="0x4C" width="32" description="This register provides a status on the interface clock activity in the domain.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_SGX" width="1" begin="0" end="0" resetval="0x0" description="Interface clock activity status" range="" rwaccess="R">
      <bitenum value="0" token="CLKACTIVITY_SGX_0" description="No domain interface clock activity"/>
      <bitenum value="1" token="CLKACTIVITY_SGX_1" description="Domain interface clock is active"/>
    </bitfield>
  </register>
</module>
