$date
	Thu Aug 07 13:25:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_module $end
$var wire 2 ! Blight [1:0] $end
$var wire 2 " Alight [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 2 % GREEN $end
$var parameter 2 & RED $end
$var parameter 2 ' S0 $end
$var parameter 2 ( S1 $end
$var parameter 2 ) S2 $end
$var parameter 2 * S3 $end
$var parameter 2 + YELLOW $end
$var parameter 4 , maxcount $end
$var reg 2 - Alight [1:0] $end
$var reg 2 . Blight [1:0] $end
$var reg 4 / counter [3:0] $end
$var reg 2 0 next_state [1:0] $end
$var reg 2 1 state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 ,
b1 +
b11 *
b10 )
b1 (
b0 '
b10 &
b0 %
$end
#0
$dumpvars
b0 1
b1 0
b0 /
b10 .
b0 -
1$
0#
b0 "
b10 !
$end
#5000
1#
#10000
0#
0$
#15000
b1 /
1#
#20000
0#
#25000
b10 /
1#
#30000
0#
#35000
b11 /
1#
#40000
0#
#45000
b10 0
b1 "
b1 -
b0 /
b1 1
1#
#50000
0#
#55000
b1 /
1#
#60000
0#
#65000
b10 /
1#
#70000
0#
#75000
b11 /
1#
#80000
0#
#85000
b0 !
b0 .
b10 "
b10 -
b11 0
b0 /
b10 1
1#
#90000
0#
#95000
b1 /
1#
#100000
0#
#105000
b10 /
1#
#110000
0#
#115000
b11 /
1#
#120000
0#
#125000
b0 0
b1 !
b1 .
b0 /
b11 1
1#
#130000
0#
#135000
b1 /
1#
#140000
0#
#145000
b10 /
1#
#150000
0#
#155000
b11 /
1#
#160000
0#
#165000
b10 !
b10 .
b0 "
b0 -
b1 0
b0 /
b0 1
1#
#170000
0#
#175000
b1 /
1#
#180000
0#
#185000
b10 /
1#
#190000
0#
#195000
b11 /
1#
#200000
0#
#205000
b10 0
b1 "
b1 -
b0 /
b1 1
1#
#210000
0#
