
amt103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ab0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08003c50  08003c50  00013c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cf0  08003cf0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003cf0  08003cf0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003cf0  08003cf0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cf0  08003cf0  00013cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003cf4  08003cf4  00013cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003cf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          0000010c  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000017c  2000017c  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f23f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bfd  00000000  00000000  0002f2df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000be8  00000000  00000000  00030ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b40  00000000  00000000  00031ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020b1c  00000000  00000000  00032608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f37b  00000000  00000000  00053124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca348  00000000  00000000  0006249f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012c7e7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000035e0  00000000  00000000  0012c83c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003c38 	.word	0x08003c38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003c38 	.word	0x08003c38

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b090      	sub	sp, #64	; 0x40
 8000284:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000286:	f000 fa91 	bl	80007ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028a:	f000 f843 	bl	8000314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028e:	f000 f91d 	bl	80004cc <MX_GPIO_Init>
  MX_TIM3_Init();
 8000292:	f000 f895 	bl	80003c0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000296:	f000 f8e9 	bl	800046c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800029a:	213c      	movs	r1, #60	; 0x3c
 800029c:	4819      	ldr	r0, [pc, #100]	; (8000304 <main+0x84>)
 800029e:	f002 f98f 	bl	80025c0 <HAL_TIM_Encoder_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t quad_enc_value = 0;
 80002a2:	2300      	movs	r3, #0
 80002a4:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint16_t quad_enc_raw_last = 0;
 80002a6:	2300      	movs	r3, #0
 80002a8:	86bb      	strh	r3, [r7, #52]	; 0x34
  uint16_t quad_enc_raw_now = 0;
 80002aa:	2300      	movs	r3, #0
 80002ac:	867b      	strh	r3, [r7, #50]	; 0x32
	   * PB9 is J I2C SDA
	   * Datasheet: https://www.cuidevices.com/product/resource/amt10.pdf
	   * Device is AMT103 2048 N4000.
	   *
	   */
		quad_enc_raw_now = TIM3->CNT;
 80002ae:	4b16      	ldr	r3, [pc, #88]	; (8000308 <main+0x88>)
 80002b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002b2:	867b      	strh	r3, [r7, #50]	; 0x32
		quad_enc_value = (int16_t)(quad_enc_raw_now - quad_enc_raw_last) + quad_enc_value;
 80002b4:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80002b6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80002b8:	1ad3      	subs	r3, r2, r3
 80002ba:	b29a      	uxth	r2, r3
 80002bc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80002be:	4413      	add	r3, r2
 80002c0:	86fb      	strh	r3, [r7, #54]	; 0x36
		quad_enc_raw_last = quad_enc_raw_now;
 80002c2:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80002c4:	86bb      	strh	r3, [r7, #52]	; 0x34

		char string[50] = "";
 80002c6:	2300      	movs	r3, #0
 80002c8:	603b      	str	r3, [r7, #0]
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	222e      	movs	r2, #46	; 0x2e
 80002ce:	2100      	movs	r1, #0
 80002d0:	4618      	mov	r0, r3
 80002d2:	f003 f87b 	bl	80033cc <memset>

		sprintf((char *)string, "Quad val is %u, quad nowis %u, quad last is%u,\r\n", quad_enc_value, quad_enc_raw_now, quad_enc_raw_last);
 80002d6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80002d8:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 80002da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80002dc:	4638      	mov	r0, r7
 80002de:	9300      	str	r3, [sp, #0]
 80002e0:	460b      	mov	r3, r1
 80002e2:	490a      	ldr	r1, [pc, #40]	; (800030c <main+0x8c>)
 80002e4:	f003 f87a 	bl	80033dc <siprintf>
		HAL_Delay(100);
 80002e8:	2064      	movs	r0, #100	; 0x64
 80002ea:	f000 fac5 	bl	8000878 <HAL_Delay>
		HAL_UART_Transmit_IT(&huart1, (uint8_t *)string, sizeof(string));
 80002ee:	463b      	mov	r3, r7
 80002f0:	2232      	movs	r2, #50	; 0x32
 80002f2:	4619      	mov	r1, r3
 80002f4:	4806      	ldr	r0, [pc, #24]	; (8000310 <main+0x90>)
 80002f6:	f002 fb8f 	bl	8002a18 <HAL_UART_Transmit_IT>
		HAL_Delay(15);
 80002fa:	200f      	movs	r0, #15
 80002fc:	f000 fabc 	bl	8000878 <HAL_Delay>
  {
 8000300:	e7d5      	b.n	80002ae <main+0x2e>
 8000302:	bf00      	nop
 8000304:	20000098 	.word	0x20000098
 8000308:	40000400 	.word	0x40000400
 800030c:	08003c50 	.word	0x08003c50
 8000310:	200000e4 	.word	0x200000e4

08000314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b0a6      	sub	sp, #152	; 0x98
 8000318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800031e:	2228      	movs	r2, #40	; 0x28
 8000320:	2100      	movs	r1, #0
 8000322:	4618      	mov	r0, r3
 8000324:	f003 f852 	bl	80033cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000328:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800032c:	2200      	movs	r2, #0
 800032e:	601a      	str	r2, [r3, #0]
 8000330:	605a      	str	r2, [r3, #4]
 8000332:	609a      	str	r2, [r3, #8]
 8000334:	60da      	str	r2, [r3, #12]
 8000336:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000338:	1d3b      	adds	r3, r7, #4
 800033a:	2258      	movs	r2, #88	; 0x58
 800033c:	2100      	movs	r1, #0
 800033e:	4618      	mov	r0, r3
 8000340:	f003 f844 	bl	80033cc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000344:	2302      	movs	r3, #2
 8000346:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000348:	2301      	movs	r3, #1
 800034a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800034c:	2310      	movs	r3, #16
 800034e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000352:	2300      	movs	r3, #0
 8000354:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000358:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800035c:	4618      	mov	r0, r3
 800035e:	f000 fd1f 	bl	8000da0 <HAL_RCC_OscConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000368:	f000 f8d4 	bl	8000514 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036c:	230f      	movs	r3, #15
 800036e:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000370:	2300      	movs	r3, #0
 8000372:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000374:	2300      	movs	r3, #0
 8000376:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000378:	2300      	movs	r3, #0
 800037a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037c:	2300      	movs	r3, #0
 800037e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000380:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000384:	2100      	movs	r1, #0
 8000386:	4618      	mov	r0, r3
 8000388:	f001 fc20 	bl	8001bcc <HAL_RCC_ClockConfig>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000392:	f000 f8bf 	bl	8000514 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM34;
 8000396:	4b09      	ldr	r3, [pc, #36]	; (80003bc <SystemClock_Config+0xa8>)
 8000398:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800039a:	2300      	movs	r3, #0
 800039c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 800039e:	2300      	movs	r3, #0
 80003a0:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003a2:	1d3b      	adds	r3, r7, #4
 80003a4:	4618      	mov	r0, r3
 80003a6:	f001 fe47 	bl	8002038 <HAL_RCCEx_PeriphCLKConfig>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80003b0:	f000 f8b0 	bl	8000514 <Error_Handler>
  }
}
 80003b4:	bf00      	nop
 80003b6:	3798      	adds	r7, #152	; 0x98
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	00200001 	.word	0x00200001

080003c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b08c      	sub	sp, #48	; 0x30
 80003c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80003c6:	f107 030c 	add.w	r3, r7, #12
 80003ca:	2224      	movs	r2, #36	; 0x24
 80003cc:	2100      	movs	r1, #0
 80003ce:	4618      	mov	r0, r3
 80003d0:	f002 fffc 	bl	80033cc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003d4:	463b      	mov	r3, r7
 80003d6:	2200      	movs	r2, #0
 80003d8:	601a      	str	r2, [r3, #0]
 80003da:	605a      	str	r2, [r3, #4]
 80003dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80003de:	4b21      	ldr	r3, [pc, #132]	; (8000464 <MX_TIM3_Init+0xa4>)
 80003e0:	4a21      	ldr	r2, [pc, #132]	; (8000468 <MX_TIM3_Init+0xa8>)
 80003e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80003e4:	4b1f      	ldr	r3, [pc, #124]	; (8000464 <MX_TIM3_Init+0xa4>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003ea:	4b1e      	ldr	r3, [pc, #120]	; (8000464 <MX_TIM3_Init+0xa4>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80003f0:	4b1c      	ldr	r3, [pc, #112]	; (8000464 <MX_TIM3_Init+0xa4>)
 80003f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80003f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003f8:	4b1a      	ldr	r3, [pc, #104]	; (8000464 <MX_TIM3_Init+0xa4>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003fe:	4b19      	ldr	r3, [pc, #100]	; (8000464 <MX_TIM3_Init+0xa4>)
 8000400:	2200      	movs	r2, #0
 8000402:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000404:	2301      	movs	r3, #1
 8000406:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000408:	2300      	movs	r3, #0
 800040a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800040c:	2301      	movs	r3, #1
 800040e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000410:	2300      	movs	r3, #0
 8000412:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = QUADRATURE_FILTER;
 8000414:	2308      	movs	r3, #8
 8000416:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000418:	2300      	movs	r3, #0
 800041a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800041c:	2301      	movs	r3, #1
 800041e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000420:	2300      	movs	r3, #0
 8000422:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = QUADRATURE_FILTER;
 8000424:	2308      	movs	r3, #8
 8000426:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000428:	f107 030c 	add.w	r3, r7, #12
 800042c:	4619      	mov	r1, r3
 800042e:	480d      	ldr	r0, [pc, #52]	; (8000464 <MX_TIM3_Init+0xa4>)
 8000430:	f002 f820 	bl	8002474 <HAL_TIM_Encoder_Init>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800043a:	f000 f86b 	bl	8000514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800043e:	2300      	movs	r3, #0
 8000440:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000442:	2300      	movs	r3, #0
 8000444:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000446:	463b      	mov	r3, r7
 8000448:	4619      	mov	r1, r3
 800044a:	4806      	ldr	r0, [pc, #24]	; (8000464 <MX_TIM3_Init+0xa4>)
 800044c:	f002 fa0a 	bl	8002864 <HAL_TIMEx_MasterConfigSynchronization>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d001      	beq.n	800045a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000456:	f000 f85d 	bl	8000514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800045a:	bf00      	nop
 800045c:	3730      	adds	r7, #48	; 0x30
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	20000098 	.word	0x20000098
 8000468:	40000400 	.word	0x40000400

0800046c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000470:	4b14      	ldr	r3, [pc, #80]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000472:	4a15      	ldr	r2, [pc, #84]	; (80004c8 <MX_USART1_UART_Init+0x5c>)
 8000474:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000476:	4b13      	ldr	r3, [pc, #76]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000478:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800047c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800047e:	4b11      	ldr	r3, [pc, #68]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000480:	2200      	movs	r2, #0
 8000482:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000484:	4b0f      	ldr	r3, [pc, #60]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000486:	2200      	movs	r2, #0
 8000488:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800048a:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 800048c:	2200      	movs	r2, #0
 800048e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000490:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000492:	220c      	movs	r2, #12
 8000494:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000496:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 8000498:	2200      	movs	r2, #0
 800049a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800049c:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 800049e:	2200      	movs	r2, #0
 80004a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004a2:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004a8:	4b06      	ldr	r3, [pc, #24]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004ae:	4805      	ldr	r0, [pc, #20]	; (80004c4 <MX_USART1_UART_Init+0x58>)
 80004b0:	f002 fa64 	bl	800297c <HAL_UART_Init>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80004ba:	f000 f82b 	bl	8000514 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004be:	bf00      	nop
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	200000e4 	.word	0x200000e4
 80004c8:	40013800 	.word	0x40013800

080004cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b083      	sub	sp, #12
 80004d0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d2:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <MX_GPIO_Init+0x44>)
 80004d4:	695b      	ldr	r3, [r3, #20]
 80004d6:	4a0e      	ldr	r2, [pc, #56]	; (8000510 <MX_GPIO_Init+0x44>)
 80004d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004dc:	6153      	str	r3, [r2, #20]
 80004de:	4b0c      	ldr	r3, [pc, #48]	; (8000510 <MX_GPIO_Init+0x44>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004e6:	607b      	str	r3, [r7, #4]
 80004e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ea:	4b09      	ldr	r3, [pc, #36]	; (8000510 <MX_GPIO_Init+0x44>)
 80004ec:	695b      	ldr	r3, [r3, #20]
 80004ee:	4a08      	ldr	r2, [pc, #32]	; (8000510 <MX_GPIO_Init+0x44>)
 80004f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80004f4:	6153      	str	r3, [r2, #20]
 80004f6:	4b06      	ldr	r3, [pc, #24]	; (8000510 <MX_GPIO_Init+0x44>)
 80004f8:	695b      	ldr	r3, [r3, #20]
 80004fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80004fe:	603b      	str	r3, [r7, #0]
 8000500:	683b      	ldr	r3, [r7, #0]

}
 8000502:	bf00      	nop
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	40021000 	.word	0x40021000

08000514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000518:	b672      	cpsid	i
}
 800051a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800051c:	e7fe      	b.n	800051c <Error_Handler+0x8>
	...

08000520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000526:	4b0f      	ldr	r3, [pc, #60]	; (8000564 <HAL_MspInit+0x44>)
 8000528:	699b      	ldr	r3, [r3, #24]
 800052a:	4a0e      	ldr	r2, [pc, #56]	; (8000564 <HAL_MspInit+0x44>)
 800052c:	f043 0301 	orr.w	r3, r3, #1
 8000530:	6193      	str	r3, [r2, #24]
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <HAL_MspInit+0x44>)
 8000534:	699b      	ldr	r3, [r3, #24]
 8000536:	f003 0301 	and.w	r3, r3, #1
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800053e:	4b09      	ldr	r3, [pc, #36]	; (8000564 <HAL_MspInit+0x44>)
 8000540:	69db      	ldr	r3, [r3, #28]
 8000542:	4a08      	ldr	r2, [pc, #32]	; (8000564 <HAL_MspInit+0x44>)
 8000544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000548:	61d3      	str	r3, [r2, #28]
 800054a:	4b06      	ldr	r3, [pc, #24]	; (8000564 <HAL_MspInit+0x44>)
 800054c:	69db      	ldr	r3, [r3, #28]
 800054e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000552:	603b      	str	r3, [r7, #0]
 8000554:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000556:	bf00      	nop
 8000558:	370c      	adds	r7, #12
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	40021000 	.word	0x40021000

08000568 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	; 0x28
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000570:	f107 0314 	add.w	r3, r7, #20
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	609a      	str	r2, [r3, #8]
 800057c:	60da      	str	r2, [r3, #12]
 800057e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a17      	ldr	r2, [pc, #92]	; (80005e4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d128      	bne.n	80005dc <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800058a:	4b17      	ldr	r3, [pc, #92]	; (80005e8 <HAL_TIM_Encoder_MspInit+0x80>)
 800058c:	69db      	ldr	r3, [r3, #28]
 800058e:	4a16      	ldr	r2, [pc, #88]	; (80005e8 <HAL_TIM_Encoder_MspInit+0x80>)
 8000590:	f043 0302 	orr.w	r3, r3, #2
 8000594:	61d3      	str	r3, [r2, #28]
 8000596:	4b14      	ldr	r3, [pc, #80]	; (80005e8 <HAL_TIM_Encoder_MspInit+0x80>)
 8000598:	69db      	ldr	r3, [r3, #28]
 800059a:	f003 0302 	and.w	r3, r3, #2
 800059e:	613b      	str	r3, [r7, #16]
 80005a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a2:	4b11      	ldr	r3, [pc, #68]	; (80005e8 <HAL_TIM_Encoder_MspInit+0x80>)
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	4a10      	ldr	r2, [pc, #64]	; (80005e8 <HAL_TIM_Encoder_MspInit+0x80>)
 80005a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ac:	6153      	str	r3, [r2, #20]
 80005ae:	4b0e      	ldr	r3, [pc, #56]	; (80005e8 <HAL_TIM_Encoder_MspInit+0x80>)
 80005b0:	695b      	ldr	r3, [r3, #20]
 80005b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80005ba:	2350      	movs	r3, #80	; 0x50
 80005bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005be:	2302      	movs	r3, #2
 80005c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c2:	2300      	movs	r3, #0
 80005c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c6:	2300      	movs	r3, #0
 80005c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80005ca:	2302      	movs	r3, #2
 80005cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ce:	f107 0314 	add.w	r3, r7, #20
 80005d2:	4619      	mov	r1, r3
 80005d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005d8:	f000 fa58 	bl	8000a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80005dc:	bf00      	nop
 80005de:	3728      	adds	r7, #40	; 0x28
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	40000400 	.word	0x40000400
 80005e8:	40021000 	.word	0x40021000

080005ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	; 0x28
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f4:	f107 0314 	add.w	r3, r7, #20
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a17      	ldr	r2, [pc, #92]	; (8000668 <HAL_UART_MspInit+0x7c>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d127      	bne.n	800065e <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800060e:	4b17      	ldr	r3, [pc, #92]	; (800066c <HAL_UART_MspInit+0x80>)
 8000610:	699b      	ldr	r3, [r3, #24]
 8000612:	4a16      	ldr	r2, [pc, #88]	; (800066c <HAL_UART_MspInit+0x80>)
 8000614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000618:	6193      	str	r3, [r2, #24]
 800061a:	4b14      	ldr	r3, [pc, #80]	; (800066c <HAL_UART_MspInit+0x80>)
 800061c:	699b      	ldr	r3, [r3, #24]
 800061e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000622:	613b      	str	r3, [r7, #16]
 8000624:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000626:	4b11      	ldr	r3, [pc, #68]	; (800066c <HAL_UART_MspInit+0x80>)
 8000628:	695b      	ldr	r3, [r3, #20]
 800062a:	4a10      	ldr	r2, [pc, #64]	; (800066c <HAL_UART_MspInit+0x80>)
 800062c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000630:	6153      	str	r3, [r2, #20]
 8000632:	4b0e      	ldr	r3, [pc, #56]	; (800066c <HAL_UART_MspInit+0x80>)
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800063e:	2330      	movs	r3, #48	; 0x30
 8000640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000642:	2302      	movs	r3, #2
 8000644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000646:	2300      	movs	r3, #0
 8000648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800064a:	2303      	movs	r3, #3
 800064c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800064e:	2307      	movs	r3, #7
 8000650:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	4805      	ldr	r0, [pc, #20]	; (8000670 <HAL_UART_MspInit+0x84>)
 800065a:	f000 fa17 	bl	8000a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800065e:	bf00      	nop
 8000660:	3728      	adds	r7, #40	; 0x28
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40013800 	.word	0x40013800
 800066c:	40021000 	.word	0x40021000
 8000670:	48000800 	.word	0x48000800

08000674 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000678:	e7fe      	b.n	8000678 <NMI_Handler+0x4>

0800067a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800067a:	b480      	push	{r7}
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800067e:	e7fe      	b.n	800067e <HardFault_Handler+0x4>

08000680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000684:	e7fe      	b.n	8000684 <MemManage_Handler+0x4>

08000686 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000686:	b480      	push	{r7}
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800068a:	e7fe      	b.n	800068a <BusFault_Handler+0x4>

0800068c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000690:	e7fe      	b.n	8000690 <UsageFault_Handler+0x4>

08000692 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000692:	b480      	push	{r7}
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000696:	bf00      	nop
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr

080006a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006a4:	bf00      	nop
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr

080006ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006b2:	bf00      	nop
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006c0:	f000 f8ba 	bl	8000838 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006c4:	bf00      	nop
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b086      	sub	sp, #24
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006d0:	4a14      	ldr	r2, [pc, #80]	; (8000724 <_sbrk+0x5c>)
 80006d2:	4b15      	ldr	r3, [pc, #84]	; (8000728 <_sbrk+0x60>)
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006dc:	4b13      	ldr	r3, [pc, #76]	; (800072c <_sbrk+0x64>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d102      	bne.n	80006ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006e4:	4b11      	ldr	r3, [pc, #68]	; (800072c <_sbrk+0x64>)
 80006e6:	4a12      	ldr	r2, [pc, #72]	; (8000730 <_sbrk+0x68>)
 80006e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006ea:	4b10      	ldr	r3, [pc, #64]	; (800072c <_sbrk+0x64>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4413      	add	r3, r2
 80006f2:	693a      	ldr	r2, [r7, #16]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d207      	bcs.n	8000708 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006f8:	f002 fe3e 	bl	8003378 <__errno>
 80006fc:	4603      	mov	r3, r0
 80006fe:	220c      	movs	r2, #12
 8000700:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000702:	f04f 33ff 	mov.w	r3, #4294967295
 8000706:	e009      	b.n	800071c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000708:	4b08      	ldr	r3, [pc, #32]	; (800072c <_sbrk+0x64>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800070e:	4b07      	ldr	r3, [pc, #28]	; (800072c <_sbrk+0x64>)
 8000710:	681a      	ldr	r2, [r3, #0]
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	4413      	add	r3, r2
 8000716:	4a05      	ldr	r2, [pc, #20]	; (800072c <_sbrk+0x64>)
 8000718:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800071a:	68fb      	ldr	r3, [r7, #12]
}
 800071c:	4618      	mov	r0, r3
 800071e:	3718      	adds	r7, #24
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20010000 	.word	0x20010000
 8000728:	00000400 	.word	0x00000400
 800072c:	2000008c 	.word	0x2000008c
 8000730:	20000180 	.word	0x20000180

08000734 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <SystemInit+0x20>)
 800073a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800073e:	4a05      	ldr	r2, [pc, #20]	; (8000754 <SystemInit+0x20>)
 8000740:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000744:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000748:	bf00      	nop
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000758:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000790 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800075c:	480d      	ldr	r0, [pc, #52]	; (8000794 <LoopForever+0x6>)
  ldr r1, =_edata
 800075e:	490e      	ldr	r1, [pc, #56]	; (8000798 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000760:	4a0e      	ldr	r2, [pc, #56]	; (800079c <LoopForever+0xe>)
  movs r3, #0
 8000762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000764:	e002      	b.n	800076c <LoopCopyDataInit>

08000766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800076a:	3304      	adds	r3, #4

0800076c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800076c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800076e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000770:	d3f9      	bcc.n	8000766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000772:	4a0b      	ldr	r2, [pc, #44]	; (80007a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000774:	4c0b      	ldr	r4, [pc, #44]	; (80007a4 <LoopForever+0x16>)
  movs r3, #0
 8000776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000778:	e001      	b.n	800077e <LoopFillZerobss>

0800077a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800077a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800077c:	3204      	adds	r2, #4

0800077e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800077e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000780:	d3fb      	bcc.n	800077a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000782:	f7ff ffd7 	bl	8000734 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000786:	f002 fdfd 	bl	8003384 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800078a:	f7ff fd79 	bl	8000280 <main>

0800078e <LoopForever>:

LoopForever:
    b LoopForever
 800078e:	e7fe      	b.n	800078e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000790:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000794:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000798:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800079c:	08003cf8 	.word	0x08003cf8
  ldr r2, =_sbss
 80007a0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80007a4:	2000017c 	.word	0x2000017c

080007a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007a8:	e7fe      	b.n	80007a8 <ADC1_2_IRQHandler>
	...

080007ac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007b0:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <HAL_Init+0x28>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a07      	ldr	r2, [pc, #28]	; (80007d4 <HAL_Init+0x28>)
 80007b6:	f043 0310 	orr.w	r3, r3, #16
 80007ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007bc:	2003      	movs	r0, #3
 80007be:	f000 f931 	bl	8000a24 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007c2:	200f      	movs	r0, #15
 80007c4:	f000 f808 	bl	80007d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007c8:	f7ff feaa 	bl	8000520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007cc:	2300      	movs	r3, #0
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40022000 	.word	0x40022000

080007d8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007e0:	4b12      	ldr	r3, [pc, #72]	; (800082c <HAL_InitTick+0x54>)
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	4b12      	ldr	r3, [pc, #72]	; (8000830 <HAL_InitTick+0x58>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	4619      	mov	r1, r3
 80007ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80007f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007f6:	4618      	mov	r0, r3
 80007f8:	f000 f93b 	bl	8000a72 <HAL_SYSTICK_Config>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000802:	2301      	movs	r3, #1
 8000804:	e00e      	b.n	8000824 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2b0f      	cmp	r3, #15
 800080a:	d80a      	bhi.n	8000822 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800080c:	2200      	movs	r2, #0
 800080e:	6879      	ldr	r1, [r7, #4]
 8000810:	f04f 30ff 	mov.w	r0, #4294967295
 8000814:	f000 f911 	bl	8000a3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000818:	4a06      	ldr	r2, [pc, #24]	; (8000834 <HAL_InitTick+0x5c>)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800081e:	2300      	movs	r3, #0
 8000820:	e000      	b.n	8000824 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000822:	2301      	movs	r3, #1
}
 8000824:	4618      	mov	r0, r3
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	20000000 	.word	0x20000000
 8000830:	20000008 	.word	0x20000008
 8000834:	20000004 	.word	0x20000004

08000838 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800083c:	4b06      	ldr	r3, [pc, #24]	; (8000858 <HAL_IncTick+0x20>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	461a      	mov	r2, r3
 8000842:	4b06      	ldr	r3, [pc, #24]	; (800085c <HAL_IncTick+0x24>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4413      	add	r3, r2
 8000848:	4a04      	ldr	r2, [pc, #16]	; (800085c <HAL_IncTick+0x24>)
 800084a:	6013      	str	r3, [r2, #0]
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	20000008 	.word	0x20000008
 800085c:	20000168 	.word	0x20000168

08000860 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  return uwTick;  
 8000864:	4b03      	ldr	r3, [pc, #12]	; (8000874 <HAL_GetTick+0x14>)
 8000866:	681b      	ldr	r3, [r3, #0]
}
 8000868:	4618      	mov	r0, r3
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	20000168 	.word	0x20000168

08000878 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b084      	sub	sp, #16
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000880:	f7ff ffee 	bl	8000860 <HAL_GetTick>
 8000884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000890:	d005      	beq.n	800089e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000892:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <HAL_Delay+0x44>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	461a      	mov	r2, r3
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	4413      	add	r3, r2
 800089c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800089e:	bf00      	nop
 80008a0:	f7ff ffde 	bl	8000860 <HAL_GetTick>
 80008a4:	4602      	mov	r2, r0
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	68fa      	ldr	r2, [r7, #12]
 80008ac:	429a      	cmp	r2, r3
 80008ae:	d8f7      	bhi.n	80008a0 <HAL_Delay+0x28>
  {
  }
}
 80008b0:	bf00      	nop
 80008b2:	bf00      	nop
 80008b4:	3710      	adds	r7, #16
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	20000008 	.word	0x20000008

080008c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f003 0307 	and.w	r3, r3, #7
 80008ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008d0:	4b0c      	ldr	r3, [pc, #48]	; (8000904 <__NVIC_SetPriorityGrouping+0x44>)
 80008d2:	68db      	ldr	r3, [r3, #12]
 80008d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008d6:	68ba      	ldr	r2, [r7, #8]
 80008d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008dc:	4013      	ands	r3, r2
 80008de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008f2:	4a04      	ldr	r2, [pc, #16]	; (8000904 <__NVIC_SetPriorityGrouping+0x44>)
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	60d3      	str	r3, [r2, #12]
}
 80008f8:	bf00      	nop
 80008fa:	3714      	adds	r7, #20
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800090c:	4b04      	ldr	r3, [pc, #16]	; (8000920 <__NVIC_GetPriorityGrouping+0x18>)
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	0a1b      	lsrs	r3, r3, #8
 8000912:	f003 0307 	and.w	r3, r3, #7
}
 8000916:	4618      	mov	r0, r3
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	e000ed00 	.word	0xe000ed00

08000924 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	6039      	str	r1, [r7, #0]
 800092e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000934:	2b00      	cmp	r3, #0
 8000936:	db0a      	blt.n	800094e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	b2da      	uxtb	r2, r3
 800093c:	490c      	ldr	r1, [pc, #48]	; (8000970 <__NVIC_SetPriority+0x4c>)
 800093e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000942:	0112      	lsls	r2, r2, #4
 8000944:	b2d2      	uxtb	r2, r2
 8000946:	440b      	add	r3, r1
 8000948:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800094c:	e00a      	b.n	8000964 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	b2da      	uxtb	r2, r3
 8000952:	4908      	ldr	r1, [pc, #32]	; (8000974 <__NVIC_SetPriority+0x50>)
 8000954:	79fb      	ldrb	r3, [r7, #7]
 8000956:	f003 030f 	and.w	r3, r3, #15
 800095a:	3b04      	subs	r3, #4
 800095c:	0112      	lsls	r2, r2, #4
 800095e:	b2d2      	uxtb	r2, r2
 8000960:	440b      	add	r3, r1
 8000962:	761a      	strb	r2, [r3, #24]
}
 8000964:	bf00      	nop
 8000966:	370c      	adds	r7, #12
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr
 8000970:	e000e100 	.word	0xe000e100
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000978:	b480      	push	{r7}
 800097a:	b089      	sub	sp, #36	; 0x24
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	f003 0307 	and.w	r3, r3, #7
 800098a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800098c:	69fb      	ldr	r3, [r7, #28]
 800098e:	f1c3 0307 	rsb	r3, r3, #7
 8000992:	2b04      	cmp	r3, #4
 8000994:	bf28      	it	cs
 8000996:	2304      	movcs	r3, #4
 8000998:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	3304      	adds	r3, #4
 800099e:	2b06      	cmp	r3, #6
 80009a0:	d902      	bls.n	80009a8 <NVIC_EncodePriority+0x30>
 80009a2:	69fb      	ldr	r3, [r7, #28]
 80009a4:	3b03      	subs	r3, #3
 80009a6:	e000      	b.n	80009aa <NVIC_EncodePriority+0x32>
 80009a8:	2300      	movs	r3, #0
 80009aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009ac:	f04f 32ff 	mov.w	r2, #4294967295
 80009b0:	69bb      	ldr	r3, [r7, #24]
 80009b2:	fa02 f303 	lsl.w	r3, r2, r3
 80009b6:	43da      	mvns	r2, r3
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	401a      	ands	r2, r3
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009c0:	f04f 31ff 	mov.w	r1, #4294967295
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	fa01 f303 	lsl.w	r3, r1, r3
 80009ca:	43d9      	mvns	r1, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d0:	4313      	orrs	r3, r2
         );
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3724      	adds	r7, #36	; 0x24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
	...

080009e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	3b01      	subs	r3, #1
 80009ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009f0:	d301      	bcc.n	80009f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009f2:	2301      	movs	r3, #1
 80009f4:	e00f      	b.n	8000a16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009f6:	4a0a      	ldr	r2, [pc, #40]	; (8000a20 <SysTick_Config+0x40>)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3b01      	subs	r3, #1
 80009fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009fe:	210f      	movs	r1, #15
 8000a00:	f04f 30ff 	mov.w	r0, #4294967295
 8000a04:	f7ff ff8e 	bl	8000924 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a08:	4b05      	ldr	r3, [pc, #20]	; (8000a20 <SysTick_Config+0x40>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a0e:	4b04      	ldr	r3, [pc, #16]	; (8000a20 <SysTick_Config+0x40>)
 8000a10:	2207      	movs	r2, #7
 8000a12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	e000e010 	.word	0xe000e010

08000a24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	f7ff ff47 	bl	80008c0 <__NVIC_SetPriorityGrouping>
}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	b086      	sub	sp, #24
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	4603      	mov	r3, r0
 8000a42:	60b9      	str	r1, [r7, #8]
 8000a44:	607a      	str	r2, [r7, #4]
 8000a46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a4c:	f7ff ff5c 	bl	8000908 <__NVIC_GetPriorityGrouping>
 8000a50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	68b9      	ldr	r1, [r7, #8]
 8000a56:	6978      	ldr	r0, [r7, #20]
 8000a58:	f7ff ff8e 	bl	8000978 <NVIC_EncodePriority>
 8000a5c:	4602      	mov	r2, r0
 8000a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a62:	4611      	mov	r1, r2
 8000a64:	4618      	mov	r0, r3
 8000a66:	f7ff ff5d 	bl	8000924 <__NVIC_SetPriority>
}
 8000a6a:	bf00      	nop
 8000a6c:	3718      	adds	r7, #24
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b082      	sub	sp, #8
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a7a:	6878      	ldr	r0, [r7, #4]
 8000a7c:	f7ff ffb0 	bl	80009e0 <SysTick_Config>
 8000a80:	4603      	mov	r3, r0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
	...

08000a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b087      	sub	sp, #28
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a9a:	e160      	b.n	8000d5e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	2101      	movs	r1, #1
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	f000 8152 	beq.w	8000d58 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	f003 0303 	and.w	r3, r3, #3
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d005      	beq.n	8000acc <HAL_GPIO_Init+0x40>
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f003 0303 	and.w	r3, r3, #3
 8000ac8:	2b02      	cmp	r3, #2
 8000aca:	d130      	bne.n	8000b2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	689b      	ldr	r3, [r3, #8]
 8000ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	2203      	movs	r2, #3
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	43db      	mvns	r3, r3
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	68da      	ldr	r2, [r3, #12]
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	fa02 f303 	lsl.w	r3, r2, r3
 8000af0:	693a      	ldr	r2, [r7, #16]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	693a      	ldr	r2, [r7, #16]
 8000afa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b02:	2201      	movs	r2, #1
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0a:	43db      	mvns	r3, r3
 8000b0c:	693a      	ldr	r2, [r7, #16]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	091b      	lsrs	r3, r3, #4
 8000b18:	f003 0201 	and.w	r2, r3, #1
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	f003 0303 	and.w	r3, r3, #3
 8000b36:	2b03      	cmp	r3, #3
 8000b38:	d017      	beq.n	8000b6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	68db      	ldr	r3, [r3, #12]
 8000b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	2203      	movs	r2, #3
 8000b46:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4a:	43db      	mvns	r3, r3
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	4013      	ands	r3, r2
 8000b50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	689a      	ldr	r2, [r3, #8]
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	f003 0303 	and.w	r3, r3, #3
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d123      	bne.n	8000bbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	08da      	lsrs	r2, r3, #3
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	3208      	adds	r2, #8
 8000b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	f003 0307 	and.w	r3, r3, #7
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	220f      	movs	r2, #15
 8000b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b92:	43db      	mvns	r3, r3
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	4013      	ands	r3, r2
 8000b98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	691a      	ldr	r2, [r3, #16]
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	f003 0307 	and.w	r3, r3, #7
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	08da      	lsrs	r2, r3, #3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3208      	adds	r2, #8
 8000bb8:	6939      	ldr	r1, [r7, #16]
 8000bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	2203      	movs	r2, #3
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	693a      	ldr	r2, [r7, #16]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f003 0203 	and.w	r2, r3, #3
 8000bde:	697b      	ldr	r3, [r7, #20]
 8000be0:	005b      	lsls	r3, r3, #1
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4313      	orrs	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	f000 80ac 	beq.w	8000d58 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c00:	4b5e      	ldr	r3, [pc, #376]	; (8000d7c <HAL_GPIO_Init+0x2f0>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a5d      	ldr	r2, [pc, #372]	; (8000d7c <HAL_GPIO_Init+0x2f0>)
 8000c06:	f043 0301 	orr.w	r3, r3, #1
 8000c0a:	6193      	str	r3, [r2, #24]
 8000c0c:	4b5b      	ldr	r3, [pc, #364]	; (8000d7c <HAL_GPIO_Init+0x2f0>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	f003 0301 	and.w	r3, r3, #1
 8000c14:	60bb      	str	r3, [r7, #8]
 8000c16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c18:	4a59      	ldr	r2, [pc, #356]	; (8000d80 <HAL_GPIO_Init+0x2f4>)
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	089b      	lsrs	r3, r3, #2
 8000c1e:	3302      	adds	r3, #2
 8000c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	f003 0303 	and.w	r3, r3, #3
 8000c2c:	009b      	lsls	r3, r3, #2
 8000c2e:	220f      	movs	r2, #15
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	43db      	mvns	r3, r3
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c42:	d025      	beq.n	8000c90 <HAL_GPIO_Init+0x204>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	4a4f      	ldr	r2, [pc, #316]	; (8000d84 <HAL_GPIO_Init+0x2f8>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d01f      	beq.n	8000c8c <HAL_GPIO_Init+0x200>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4a4e      	ldr	r2, [pc, #312]	; (8000d88 <HAL_GPIO_Init+0x2fc>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d019      	beq.n	8000c88 <HAL_GPIO_Init+0x1fc>
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4a4d      	ldr	r2, [pc, #308]	; (8000d8c <HAL_GPIO_Init+0x300>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d013      	beq.n	8000c84 <HAL_GPIO_Init+0x1f8>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a4c      	ldr	r2, [pc, #304]	; (8000d90 <HAL_GPIO_Init+0x304>)
 8000c60:	4293      	cmp	r3, r2
 8000c62:	d00d      	beq.n	8000c80 <HAL_GPIO_Init+0x1f4>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4a4b      	ldr	r2, [pc, #300]	; (8000d94 <HAL_GPIO_Init+0x308>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d007      	beq.n	8000c7c <HAL_GPIO_Init+0x1f0>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4a4a      	ldr	r2, [pc, #296]	; (8000d98 <HAL_GPIO_Init+0x30c>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d101      	bne.n	8000c78 <HAL_GPIO_Init+0x1ec>
 8000c74:	2306      	movs	r3, #6
 8000c76:	e00c      	b.n	8000c92 <HAL_GPIO_Init+0x206>
 8000c78:	2307      	movs	r3, #7
 8000c7a:	e00a      	b.n	8000c92 <HAL_GPIO_Init+0x206>
 8000c7c:	2305      	movs	r3, #5
 8000c7e:	e008      	b.n	8000c92 <HAL_GPIO_Init+0x206>
 8000c80:	2304      	movs	r3, #4
 8000c82:	e006      	b.n	8000c92 <HAL_GPIO_Init+0x206>
 8000c84:	2303      	movs	r3, #3
 8000c86:	e004      	b.n	8000c92 <HAL_GPIO_Init+0x206>
 8000c88:	2302      	movs	r3, #2
 8000c8a:	e002      	b.n	8000c92 <HAL_GPIO_Init+0x206>
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	e000      	b.n	8000c92 <HAL_GPIO_Init+0x206>
 8000c90:	2300      	movs	r3, #0
 8000c92:	697a      	ldr	r2, [r7, #20]
 8000c94:	f002 0203 	and.w	r2, r2, #3
 8000c98:	0092      	lsls	r2, r2, #2
 8000c9a:	4093      	lsls	r3, r2
 8000c9c:	693a      	ldr	r2, [r7, #16]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ca2:	4937      	ldr	r1, [pc, #220]	; (8000d80 <HAL_GPIO_Init+0x2f4>)
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	089b      	lsrs	r3, r3, #2
 8000ca8:	3302      	adds	r3, #2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cb0:	4b3a      	ldr	r3, [pc, #232]	; (8000d9c <HAL_GPIO_Init+0x310>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	43db      	mvns	r3, r3
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d003      	beq.n	8000cd4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cd4:	4a31      	ldr	r2, [pc, #196]	; (8000d9c <HAL_GPIO_Init+0x310>)
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000cda:	4b30      	ldr	r3, [pc, #192]	; (8000d9c <HAL_GPIO_Init+0x310>)
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d003      	beq.n	8000cfe <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000cfe:	4a27      	ldr	r2, [pc, #156]	; (8000d9c <HAL_GPIO_Init+0x310>)
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d04:	4b25      	ldr	r3, [pc, #148]	; (8000d9c <HAL_GPIO_Init+0x310>)
 8000d06:	689b      	ldr	r3, [r3, #8]
 8000d08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	43db      	mvns	r3, r3
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	4013      	ands	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d003      	beq.n	8000d28 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	4313      	orrs	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d28:	4a1c      	ldr	r2, [pc, #112]	; (8000d9c <HAL_GPIO_Init+0x310>)
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d2e:	4b1b      	ldr	r3, [pc, #108]	; (8000d9c <HAL_GPIO_Init+0x310>)
 8000d30:	68db      	ldr	r3, [r3, #12]
 8000d32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	43db      	mvns	r3, r3
 8000d38:	693a      	ldr	r2, [r7, #16]
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d003      	beq.n	8000d52 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d52:	4a12      	ldr	r2, [pc, #72]	; (8000d9c <HAL_GPIO_Init+0x310>)
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	fa22 f303 	lsr.w	r3, r2, r3
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	f47f ae97 	bne.w	8000a9c <HAL_GPIO_Init+0x10>
  }
}
 8000d6e:	bf00      	nop
 8000d70:	bf00      	nop
 8000d72:	371c      	adds	r7, #28
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	40010000 	.word	0x40010000
 8000d84:	48000400 	.word	0x48000400
 8000d88:	48000800 	.word	0x48000800
 8000d8c:	48000c00 	.word	0x48000c00
 8000d90:	48001000 	.word	0x48001000
 8000d94:	48001400 	.word	0x48001400
 8000d98:	48001800 	.word	0x48001800
 8000d9c:	40010400 	.word	0x40010400

08000da0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	1d3b      	adds	r3, r7, #4
 8000daa:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d102      	bne.n	8000dba <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000db4:	2301      	movs	r3, #1
 8000db6:	f000 bf01 	b.w	8001bbc <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f003 0301 	and.w	r3, r3, #1
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	f000 8160 	beq.w	800108a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dca:	4bae      	ldr	r3, [pc, #696]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f003 030c 	and.w	r3, r3, #12
 8000dd2:	2b04      	cmp	r3, #4
 8000dd4:	d00c      	beq.n	8000df0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dd6:	4bab      	ldr	r3, [pc, #684]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f003 030c 	and.w	r3, r3, #12
 8000dde:	2b08      	cmp	r3, #8
 8000de0:	d159      	bne.n	8000e96 <HAL_RCC_OscConfig+0xf6>
 8000de2:	4ba8      	ldr	r3, [pc, #672]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000dea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dee:	d152      	bne.n	8000e96 <HAL_RCC_OscConfig+0xf6>
 8000df0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000df4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000df8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000dfc:	fa93 f3a3 	rbit	r3, r3
 8000e00:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e04:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e08:	fab3 f383 	clz	r3, r3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	095b      	lsrs	r3, r3, #5
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	f043 0301 	orr.w	r3, r3, #1
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d102      	bne.n	8000e22 <HAL_RCC_OscConfig+0x82>
 8000e1c:	4b99      	ldr	r3, [pc, #612]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	e015      	b.n	8000e4e <HAL_RCC_OscConfig+0xae>
 8000e22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e26:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e2a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000e2e:	fa93 f3a3 	rbit	r3, r3
 8000e32:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000e36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e3a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000e3e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000e42:	fa93 f3a3 	rbit	r3, r3
 8000e46:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000e4a:	4b8e      	ldr	r3, [pc, #568]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e4e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e52:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000e56:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000e5a:	fa92 f2a2 	rbit	r2, r2
 8000e5e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000e62:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000e66:	fab2 f282 	clz	r2, r2
 8000e6a:	b2d2      	uxtb	r2, r2
 8000e6c:	f042 0220 	orr.w	r2, r2, #32
 8000e70:	b2d2      	uxtb	r2, r2
 8000e72:	f002 021f 	and.w	r2, r2, #31
 8000e76:	2101      	movs	r1, #1
 8000e78:	fa01 f202 	lsl.w	r2, r1, r2
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	f000 8102 	beq.w	8001088 <HAL_RCC_OscConfig+0x2e8>
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	f040 80fc 	bne.w	8001088 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000e90:	2301      	movs	r3, #1
 8000e92:	f000 be93 	b.w	8001bbc <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ea0:	d106      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x110>
 8000ea2:	4b78      	ldr	r3, [pc, #480]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a77      	ldr	r2, [pc, #476]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000ea8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eac:	6013      	str	r3, [r2, #0]
 8000eae:	e030      	b.n	8000f12 <HAL_RCC_OscConfig+0x172>
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d10c      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x134>
 8000eba:	4b72      	ldr	r3, [pc, #456]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a71      	ldr	r2, [pc, #452]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000ec0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ec4:	6013      	str	r3, [r2, #0]
 8000ec6:	4b6f      	ldr	r3, [pc, #444]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a6e      	ldr	r2, [pc, #440]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000ecc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ed0:	6013      	str	r3, [r2, #0]
 8000ed2:	e01e      	b.n	8000f12 <HAL_RCC_OscConfig+0x172>
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ede:	d10c      	bne.n	8000efa <HAL_RCC_OscConfig+0x15a>
 8000ee0:	4b68      	ldr	r3, [pc, #416]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a67      	ldr	r2, [pc, #412]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000ee6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eea:	6013      	str	r3, [r2, #0]
 8000eec:	4b65      	ldr	r3, [pc, #404]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a64      	ldr	r2, [pc, #400]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000ef2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ef6:	6013      	str	r3, [r2, #0]
 8000ef8:	e00b      	b.n	8000f12 <HAL_RCC_OscConfig+0x172>
 8000efa:	4b62      	ldr	r3, [pc, #392]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a61      	ldr	r2, [pc, #388]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000f00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f04:	6013      	str	r3, [r2, #0]
 8000f06:	4b5f      	ldr	r3, [pc, #380]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a5e      	ldr	r2, [pc, #376]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000f0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f10:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d059      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1c:	f7ff fca0 	bl	8000860 <HAL_GetTick>
 8000f20:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f24:	e00a      	b.n	8000f3c <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f26:	f7ff fc9b 	bl	8000860 <HAL_GetTick>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	2b64      	cmp	r3, #100	; 0x64
 8000f34:	d902      	bls.n	8000f3c <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	f000 be40 	b.w	8001bbc <HAL_RCC_OscConfig+0xe1c>
 8000f3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f40:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f44:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000f48:	fa93 f3a3 	rbit	r3, r3
 8000f4c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000f50:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f54:	fab3 f383 	clz	r3, r3
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	095b      	lsrs	r3, r3, #5
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	f043 0301 	orr.w	r3, r3, #1
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d102      	bne.n	8000f6e <HAL_RCC_OscConfig+0x1ce>
 8000f68:	4b46      	ldr	r3, [pc, #280]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	e015      	b.n	8000f9a <HAL_RCC_OscConfig+0x1fa>
 8000f6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f72:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f76:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000f7a:	fa93 f3a3 	rbit	r3, r3
 8000f7e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000f82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f86:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000f8a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000f8e:	fa93 f3a3 	rbit	r3, r3
 8000f92:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000f96:	4b3b      	ldr	r3, [pc, #236]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 8000f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f9e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000fa2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000fa6:	fa92 f2a2 	rbit	r2, r2
 8000faa:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000fae:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000fb2:	fab2 f282 	clz	r2, r2
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	f042 0220 	orr.w	r2, r2, #32
 8000fbc:	b2d2      	uxtb	r2, r2
 8000fbe:	f002 021f 	and.w	r2, r2, #31
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	fa01 f202 	lsl.w	r2, r1, r2
 8000fc8:	4013      	ands	r3, r2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d0ab      	beq.n	8000f26 <HAL_RCC_OscConfig+0x186>
 8000fce:	e05c      	b.n	800108a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fc46 	bl	8000860 <HAL_GetTick>
 8000fd4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fd8:	e00a      	b.n	8000ff0 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fda:	f7ff fc41 	bl	8000860 <HAL_GetTick>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	2b64      	cmp	r3, #100	; 0x64
 8000fe8:	d902      	bls.n	8000ff0 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	f000 bde6 	b.w	8001bbc <HAL_RCC_OscConfig+0xe1c>
 8000ff0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ff4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000ffc:	fa93 f3a3 	rbit	r3, r3
 8001000:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001004:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001008:	fab3 f383 	clz	r3, r3
 800100c:	b2db      	uxtb	r3, r3
 800100e:	095b      	lsrs	r3, r3, #5
 8001010:	b2db      	uxtb	r3, r3
 8001012:	f043 0301 	orr.w	r3, r3, #1
 8001016:	b2db      	uxtb	r3, r3
 8001018:	2b01      	cmp	r3, #1
 800101a:	d102      	bne.n	8001022 <HAL_RCC_OscConfig+0x282>
 800101c:	4b19      	ldr	r3, [pc, #100]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	e015      	b.n	800104e <HAL_RCC_OscConfig+0x2ae>
 8001022:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001026:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800102a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800102e:	fa93 f3a3 	rbit	r3, r3
 8001032:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001036:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800103a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800103e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001042:	fa93 f3a3 	rbit	r3, r3
 8001046:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800104a:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <HAL_RCC_OscConfig+0x2e4>)
 800104c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001052:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001056:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800105a:	fa92 f2a2 	rbit	r2, r2
 800105e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001062:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001066:	fab2 f282 	clz	r2, r2
 800106a:	b2d2      	uxtb	r2, r2
 800106c:	f042 0220 	orr.w	r2, r2, #32
 8001070:	b2d2      	uxtb	r2, r2
 8001072:	f002 021f 	and.w	r2, r2, #31
 8001076:	2101      	movs	r1, #1
 8001078:	fa01 f202 	lsl.w	r2, r1, r2
 800107c:	4013      	ands	r3, r2
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1ab      	bne.n	8000fda <HAL_RCC_OscConfig+0x23a>
 8001082:	e002      	b.n	800108a <HAL_RCC_OscConfig+0x2ea>
 8001084:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001088:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	f000 8170 	beq.w	800137a <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800109a:	4bd0      	ldr	r3, [pc, #832]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 030c 	and.w	r3, r3, #12
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d00c      	beq.n	80010c0 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010a6:	4bcd      	ldr	r3, [pc, #820]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f003 030c 	and.w	r3, r3, #12
 80010ae:	2b08      	cmp	r3, #8
 80010b0:	d16d      	bne.n	800118e <HAL_RCC_OscConfig+0x3ee>
 80010b2:	4bca      	ldr	r3, [pc, #808]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80010ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80010be:	d166      	bne.n	800118e <HAL_RCC_OscConfig+0x3ee>
 80010c0:	2302      	movs	r3, #2
 80010c2:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c6:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80010ca:	fa93 f3a3 	rbit	r3, r3
 80010ce:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80010d2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010d6:	fab3 f383 	clz	r3, r3
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	095b      	lsrs	r3, r3, #5
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	f043 0301 	orr.w	r3, r3, #1
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d102      	bne.n	80010f0 <HAL_RCC_OscConfig+0x350>
 80010ea:	4bbc      	ldr	r3, [pc, #752]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	e013      	b.n	8001118 <HAL_RCC_OscConfig+0x378>
 80010f0:	2302      	movs	r3, #2
 80010f2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80010fa:	fa93 f3a3 	rbit	r3, r3
 80010fe:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001102:	2302      	movs	r3, #2
 8001104:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001108:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800110c:	fa93 f3a3 	rbit	r3, r3
 8001110:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001114:	4bb1      	ldr	r3, [pc, #708]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 8001116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001118:	2202      	movs	r2, #2
 800111a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800111e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001122:	fa92 f2a2 	rbit	r2, r2
 8001126:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 800112a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800112e:	fab2 f282 	clz	r2, r2
 8001132:	b2d2      	uxtb	r2, r2
 8001134:	f042 0220 	orr.w	r2, r2, #32
 8001138:	b2d2      	uxtb	r2, r2
 800113a:	f002 021f 	and.w	r2, r2, #31
 800113e:	2101      	movs	r1, #1
 8001140:	fa01 f202 	lsl.w	r2, r1, r2
 8001144:	4013      	ands	r3, r2
 8001146:	2b00      	cmp	r3, #0
 8001148:	d007      	beq.n	800115a <HAL_RCC_OscConfig+0x3ba>
 800114a:	1d3b      	adds	r3, r7, #4
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d002      	beq.n	800115a <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	f000 bd31 	b.w	8001bbc <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800115a:	4ba0      	ldr	r3, [pc, #640]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	691b      	ldr	r3, [r3, #16]
 8001168:	21f8      	movs	r1, #248	; 0xf8
 800116a:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116e:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001172:	fa91 f1a1 	rbit	r1, r1
 8001176:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800117a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800117e:	fab1 f181 	clz	r1, r1
 8001182:	b2c9      	uxtb	r1, r1
 8001184:	408b      	lsls	r3, r1
 8001186:	4995      	ldr	r1, [pc, #596]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 8001188:	4313      	orrs	r3, r2
 800118a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800118c:	e0f5      	b.n	800137a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800118e:	1d3b      	adds	r3, r7, #4
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	2b00      	cmp	r3, #0
 8001196:	f000 8085 	beq.w	80012a4 <HAL_RCC_OscConfig+0x504>
 800119a:	2301      	movs	r3, #1
 800119c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80011a4:	fa93 f3a3 	rbit	r3, r3
 80011a8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80011ac:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011b0:	fab3 f383 	clz	r3, r3
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011ba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	461a      	mov	r2, r3
 80011c2:	2301      	movs	r3, #1
 80011c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c6:	f7ff fb4b 	bl	8000860 <HAL_GetTick>
 80011ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ce:	e00a      	b.n	80011e6 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011d0:	f7ff fb46 	bl	8000860 <HAL_GetTick>
 80011d4:	4602      	mov	r2, r0
 80011d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d902      	bls.n	80011e6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	f000 bceb 	b.w	8001bbc <HAL_RCC_OscConfig+0xe1c>
 80011e6:	2302      	movs	r3, #2
 80011e8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ec:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80011f0:	fa93 f3a3 	rbit	r3, r3
 80011f4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80011f8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011fc:	fab3 f383 	clz	r3, r3
 8001200:	b2db      	uxtb	r3, r3
 8001202:	095b      	lsrs	r3, r3, #5
 8001204:	b2db      	uxtb	r3, r3
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	b2db      	uxtb	r3, r3
 800120c:	2b01      	cmp	r3, #1
 800120e:	d102      	bne.n	8001216 <HAL_RCC_OscConfig+0x476>
 8001210:	4b72      	ldr	r3, [pc, #456]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	e013      	b.n	800123e <HAL_RCC_OscConfig+0x49e>
 8001216:	2302      	movs	r3, #2
 8001218:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800121c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001220:	fa93 f3a3 	rbit	r3, r3
 8001224:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001228:	2302      	movs	r3, #2
 800122a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800122e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001232:	fa93 f3a3 	rbit	r3, r3
 8001236:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800123a:	4b68      	ldr	r3, [pc, #416]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 800123c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123e:	2202      	movs	r2, #2
 8001240:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001244:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001248:	fa92 f2a2 	rbit	r2, r2
 800124c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001250:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001254:	fab2 f282 	clz	r2, r2
 8001258:	b2d2      	uxtb	r2, r2
 800125a:	f042 0220 	orr.w	r2, r2, #32
 800125e:	b2d2      	uxtb	r2, r2
 8001260:	f002 021f 	and.w	r2, r2, #31
 8001264:	2101      	movs	r1, #1
 8001266:	fa01 f202 	lsl.w	r2, r1, r2
 800126a:	4013      	ands	r3, r2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0af      	beq.n	80011d0 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001270:	4b5a      	ldr	r3, [pc, #360]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	691b      	ldr	r3, [r3, #16]
 800127e:	21f8      	movs	r1, #248	; 0xf8
 8001280:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001284:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001288:	fa91 f1a1 	rbit	r1, r1
 800128c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001290:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001294:	fab1 f181 	clz	r1, r1
 8001298:	b2c9      	uxtb	r1, r1
 800129a:	408b      	lsls	r3, r1
 800129c:	494f      	ldr	r1, [pc, #316]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 800129e:	4313      	orrs	r3, r2
 80012a0:	600b      	str	r3, [r1, #0]
 80012a2:	e06a      	b.n	800137a <HAL_RCC_OscConfig+0x5da>
 80012a4:	2301      	movs	r3, #1
 80012a6:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012aa:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80012ae:	fa93 f3a3 	rbit	r3, r3
 80012b2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80012b6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ba:	fab3 f383 	clz	r3, r3
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	461a      	mov	r2, r3
 80012cc:	2300      	movs	r3, #0
 80012ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d0:	f7ff fac6 	bl	8000860 <HAL_GetTick>
 80012d4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012d8:	e00a      	b.n	80012f0 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012da:	f7ff fac1 	bl	8000860 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d902      	bls.n	80012f0 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	f000 bc66 	b.w	8001bbc <HAL_RCC_OscConfig+0xe1c>
 80012f0:	2302      	movs	r3, #2
 80012f2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80012fa:	fa93 f3a3 	rbit	r3, r3
 80012fe:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001302:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001306:	fab3 f383 	clz	r3, r3
 800130a:	b2db      	uxtb	r3, r3
 800130c:	095b      	lsrs	r3, r3, #5
 800130e:	b2db      	uxtb	r3, r3
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2b01      	cmp	r3, #1
 8001318:	d102      	bne.n	8001320 <HAL_RCC_OscConfig+0x580>
 800131a:	4b30      	ldr	r3, [pc, #192]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	e013      	b.n	8001348 <HAL_RCC_OscConfig+0x5a8>
 8001320:	2302      	movs	r3, #2
 8001322:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001326:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800132a:	fa93 f3a3 	rbit	r3, r3
 800132e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001332:	2302      	movs	r3, #2
 8001334:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001338:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800133c:	fa93 f3a3 	rbit	r3, r3
 8001340:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001344:	4b25      	ldr	r3, [pc, #148]	; (80013dc <HAL_RCC_OscConfig+0x63c>)
 8001346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001348:	2202      	movs	r2, #2
 800134a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800134e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001352:	fa92 f2a2 	rbit	r2, r2
 8001356:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800135a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800135e:	fab2 f282 	clz	r2, r2
 8001362:	b2d2      	uxtb	r2, r2
 8001364:	f042 0220 	orr.w	r2, r2, #32
 8001368:	b2d2      	uxtb	r2, r2
 800136a:	f002 021f 	and.w	r2, r2, #31
 800136e:	2101      	movs	r1, #1
 8001370:	fa01 f202 	lsl.w	r2, r1, r2
 8001374:	4013      	ands	r3, r2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d1af      	bne.n	80012da <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0308 	and.w	r3, r3, #8
 8001384:	2b00      	cmp	r3, #0
 8001386:	f000 80da 	beq.w	800153e <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	695b      	ldr	r3, [r3, #20]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d069      	beq.n	8001468 <HAL_RCC_OscConfig+0x6c8>
 8001394:	2301      	movs	r3, #1
 8001396:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800139a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800139e:	fa93 f3a3 	rbit	r3, r3
 80013a2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80013a6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013aa:	fab3 f383 	clz	r3, r3
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	461a      	mov	r2, r3
 80013b2:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <HAL_RCC_OscConfig+0x640>)
 80013b4:	4413      	add	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	461a      	mov	r2, r3
 80013ba:	2301      	movs	r3, #1
 80013bc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013be:	f7ff fa4f 	bl	8000860 <HAL_GetTick>
 80013c2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013c6:	e00d      	b.n	80013e4 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013c8:	f7ff fa4a 	bl	8000860 <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d905      	bls.n	80013e4 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e3ef      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
 80013dc:	40021000 	.word	0x40021000
 80013e0:	10908120 	.word	0x10908120
 80013e4:	2302      	movs	r3, #2
 80013e6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80013ee:	fa93 f2a3 	rbit	r2, r3
 80013f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80013fc:	2202      	movs	r2, #2
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	fa93 f2a3 	rbit	r2, r3
 800140a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001414:	2202      	movs	r2, #2
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	fa93 f2a3 	rbit	r2, r3
 8001422:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001426:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001428:	4ba4      	ldr	r3, [pc, #656]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 800142a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800142c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001430:	2102      	movs	r1, #2
 8001432:	6019      	str	r1, [r3, #0]
 8001434:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	fa93 f1a3 	rbit	r1, r3
 800143e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001442:	6019      	str	r1, [r3, #0]
  return result;
 8001444:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	fab3 f383 	clz	r3, r3
 800144e:	b2db      	uxtb	r3, r3
 8001450:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001454:	b2db      	uxtb	r3, r3
 8001456:	f003 031f 	and.w	r3, r3, #31
 800145a:	2101      	movs	r1, #1
 800145c:	fa01 f303 	lsl.w	r3, r1, r3
 8001460:	4013      	ands	r3, r2
 8001462:	2b00      	cmp	r3, #0
 8001464:	d0b0      	beq.n	80013c8 <HAL_RCC_OscConfig+0x628>
 8001466:	e06a      	b.n	800153e <HAL_RCC_OscConfig+0x79e>
 8001468:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800146c:	2201      	movs	r2, #1
 800146e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001470:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	fa93 f2a3 	rbit	r2, r3
 800147a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800147e:	601a      	str	r2, [r3, #0]
  return result;
 8001480:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001484:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001486:	fab3 f383 	clz	r3, r3
 800148a:	b2db      	uxtb	r3, r3
 800148c:	461a      	mov	r2, r3
 800148e:	4b8c      	ldr	r3, [pc, #560]	; (80016c0 <HAL_RCC_OscConfig+0x920>)
 8001490:	4413      	add	r3, r2
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	461a      	mov	r2, r3
 8001496:	2300      	movs	r3, #0
 8001498:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800149a:	f7ff f9e1 	bl	8000860 <HAL_GetTick>
 800149e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a2:	e009      	b.n	80014b8 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014a4:	f7ff f9dc 	bl	8000860 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e381      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
 80014b8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80014bc:	2202      	movs	r2, #2
 80014be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	fa93 f2a3 	rbit	r2, r3
 80014ca:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80014d4:	2202      	movs	r2, #2
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	fa93 f2a3 	rbit	r2, r3
 80014e2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80014ec:	2202      	movs	r2, #2
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	fa93 f2a3 	rbit	r2, r3
 80014fa:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80014fe:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001500:	4b6e      	ldr	r3, [pc, #440]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 8001502:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001504:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001508:	2102      	movs	r1, #2
 800150a:	6019      	str	r1, [r3, #0]
 800150c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	fa93 f1a3 	rbit	r1, r3
 8001516:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800151a:	6019      	str	r1, [r3, #0]
  return result;
 800151c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	fab3 f383 	clz	r3, r3
 8001526:	b2db      	uxtb	r3, r3
 8001528:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800152c:	b2db      	uxtb	r3, r3
 800152e:	f003 031f 	and.w	r3, r3, #31
 8001532:	2101      	movs	r1, #1
 8001534:	fa01 f303 	lsl.w	r3, r1, r3
 8001538:	4013      	ands	r3, r2
 800153a:	2b00      	cmp	r3, #0
 800153c:	d1b2      	bne.n	80014a4 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800153e:	1d3b      	adds	r3, r7, #4
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0304 	and.w	r3, r3, #4
 8001548:	2b00      	cmp	r3, #0
 800154a:	f000 8157 	beq.w	80017fc <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800154e:	2300      	movs	r3, #0
 8001550:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001554:	4b59      	ldr	r3, [pc, #356]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 8001556:	69db      	ldr	r3, [r3, #28]
 8001558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d112      	bne.n	8001586 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001560:	4b56      	ldr	r3, [pc, #344]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 8001562:	69db      	ldr	r3, [r3, #28]
 8001564:	4a55      	ldr	r2, [pc, #340]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 8001566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800156a:	61d3      	str	r3, [r2, #28]
 800156c:	4b53      	ldr	r3, [pc, #332]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 800156e:	69db      	ldr	r3, [r3, #28]
 8001570:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	f107 030c 	add.w	r3, r7, #12
 800157e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001580:	2301      	movs	r3, #1
 8001582:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001586:	4b4f      	ldr	r3, [pc, #316]	; (80016c4 <HAL_RCC_OscConfig+0x924>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800158e:	2b00      	cmp	r3, #0
 8001590:	d11a      	bne.n	80015c8 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001592:	4b4c      	ldr	r3, [pc, #304]	; (80016c4 <HAL_RCC_OscConfig+0x924>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a4b      	ldr	r2, [pc, #300]	; (80016c4 <HAL_RCC_OscConfig+0x924>)
 8001598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800159c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800159e:	f7ff f95f 	bl	8000860 <HAL_GetTick>
 80015a2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a6:	e009      	b.n	80015bc <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015a8:	f7ff f95a 	bl	8000860 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	2b64      	cmp	r3, #100	; 0x64
 80015b6:	d901      	bls.n	80015bc <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	e2ff      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015bc:	4b41      	ldr	r3, [pc, #260]	; (80016c4 <HAL_RCC_OscConfig+0x924>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0ef      	beq.n	80015a8 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d106      	bne.n	80015e0 <HAL_RCC_OscConfig+0x840>
 80015d2:	4b3a      	ldr	r3, [pc, #232]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 80015d4:	6a1b      	ldr	r3, [r3, #32]
 80015d6:	4a39      	ldr	r2, [pc, #228]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6213      	str	r3, [r2, #32]
 80015de:	e02f      	b.n	8001640 <HAL_RCC_OscConfig+0x8a0>
 80015e0:	1d3b      	adds	r3, r7, #4
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d10c      	bne.n	8001604 <HAL_RCC_OscConfig+0x864>
 80015ea:	4b34      	ldr	r3, [pc, #208]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 80015ec:	6a1b      	ldr	r3, [r3, #32]
 80015ee:	4a33      	ldr	r2, [pc, #204]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 80015f0:	f023 0301 	bic.w	r3, r3, #1
 80015f4:	6213      	str	r3, [r2, #32]
 80015f6:	4b31      	ldr	r3, [pc, #196]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 80015f8:	6a1b      	ldr	r3, [r3, #32]
 80015fa:	4a30      	ldr	r2, [pc, #192]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 80015fc:	f023 0304 	bic.w	r3, r3, #4
 8001600:	6213      	str	r3, [r2, #32]
 8001602:	e01d      	b.n	8001640 <HAL_RCC_OscConfig+0x8a0>
 8001604:	1d3b      	adds	r3, r7, #4
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	2b05      	cmp	r3, #5
 800160c:	d10c      	bne.n	8001628 <HAL_RCC_OscConfig+0x888>
 800160e:	4b2b      	ldr	r3, [pc, #172]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 8001610:	6a1b      	ldr	r3, [r3, #32]
 8001612:	4a2a      	ldr	r2, [pc, #168]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 8001614:	f043 0304 	orr.w	r3, r3, #4
 8001618:	6213      	str	r3, [r2, #32]
 800161a:	4b28      	ldr	r3, [pc, #160]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 800161c:	6a1b      	ldr	r3, [r3, #32]
 800161e:	4a27      	ldr	r2, [pc, #156]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6213      	str	r3, [r2, #32]
 8001626:	e00b      	b.n	8001640 <HAL_RCC_OscConfig+0x8a0>
 8001628:	4b24      	ldr	r3, [pc, #144]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 800162a:	6a1b      	ldr	r3, [r3, #32]
 800162c:	4a23      	ldr	r2, [pc, #140]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 800162e:	f023 0301 	bic.w	r3, r3, #1
 8001632:	6213      	str	r3, [r2, #32]
 8001634:	4b21      	ldr	r3, [pc, #132]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 8001636:	6a1b      	ldr	r3, [r3, #32]
 8001638:	4a20      	ldr	r2, [pc, #128]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 800163a:	f023 0304 	bic.w	r3, r3, #4
 800163e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001640:	1d3b      	adds	r3, r7, #4
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d06a      	beq.n	8001720 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800164a:	f7ff f909 	bl	8000860 <HAL_GetTick>
 800164e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001652:	e00b      	b.n	800166c <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001654:	f7ff f904 	bl	8000860 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	f241 3288 	movw	r2, #5000	; 0x1388
 8001664:	4293      	cmp	r3, r2
 8001666:	d901      	bls.n	800166c <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001668:	2303      	movs	r3, #3
 800166a:	e2a7      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
 800166c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001670:	2202      	movs	r2, #2
 8001672:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001674:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	fa93 f2a3 	rbit	r2, r3
 800167e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001688:	2202      	movs	r2, #2
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	fa93 f2a3 	rbit	r2, r3
 8001696:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800169a:	601a      	str	r2, [r3, #0]
  return result;
 800169c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80016a0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a2:	fab3 f383 	clz	r3, r3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	095b      	lsrs	r3, r3, #5
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	f043 0302 	orr.w	r3, r3, #2
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d108      	bne.n	80016c8 <HAL_RCC_OscConfig+0x928>
 80016b6:	4b01      	ldr	r3, [pc, #4]	; (80016bc <HAL_RCC_OscConfig+0x91c>)
 80016b8:	6a1b      	ldr	r3, [r3, #32]
 80016ba:	e013      	b.n	80016e4 <HAL_RCC_OscConfig+0x944>
 80016bc:	40021000 	.word	0x40021000
 80016c0:	10908120 	.word	0x10908120
 80016c4:	40007000 	.word	0x40007000
 80016c8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80016cc:	2202      	movs	r2, #2
 80016ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	fa93 f2a3 	rbit	r2, r3
 80016da:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	4bc0      	ldr	r3, [pc, #768]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 80016e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80016e8:	2102      	movs	r1, #2
 80016ea:	6011      	str	r1, [r2, #0]
 80016ec:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80016f0:	6812      	ldr	r2, [r2, #0]
 80016f2:	fa92 f1a2 	rbit	r1, r2
 80016f6:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80016fa:	6011      	str	r1, [r2, #0]
  return result;
 80016fc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	fab2 f282 	clz	r2, r2
 8001706:	b2d2      	uxtb	r2, r2
 8001708:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800170c:	b2d2      	uxtb	r2, r2
 800170e:	f002 021f 	and.w	r2, r2, #31
 8001712:	2101      	movs	r1, #1
 8001714:	fa01 f202 	lsl.w	r2, r1, r2
 8001718:	4013      	ands	r3, r2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d09a      	beq.n	8001654 <HAL_RCC_OscConfig+0x8b4>
 800171e:	e063      	b.n	80017e8 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001720:	f7ff f89e 	bl	8000860 <HAL_GetTick>
 8001724:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001728:	e00b      	b.n	8001742 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800172a:	f7ff f899 	bl	8000860 <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	f241 3288 	movw	r2, #5000	; 0x1388
 800173a:	4293      	cmp	r3, r2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e23c      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
 8001742:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001746:	2202      	movs	r2, #2
 8001748:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	fa93 f2a3 	rbit	r2, r3
 8001754:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800175e:	2202      	movs	r2, #2
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	fa93 f2a3 	rbit	r2, r3
 800176c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001770:	601a      	str	r2, [r3, #0]
  return result;
 8001772:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001776:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001778:	fab3 f383 	clz	r3, r3
 800177c:	b2db      	uxtb	r3, r3
 800177e:	095b      	lsrs	r3, r3, #5
 8001780:	b2db      	uxtb	r3, r3
 8001782:	f043 0302 	orr.w	r3, r3, #2
 8001786:	b2db      	uxtb	r3, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d102      	bne.n	8001792 <HAL_RCC_OscConfig+0x9f2>
 800178c:	4b95      	ldr	r3, [pc, #596]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 800178e:	6a1b      	ldr	r3, [r3, #32]
 8001790:	e00d      	b.n	80017ae <HAL_RCC_OscConfig+0xa0e>
 8001792:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001796:	2202      	movs	r2, #2
 8001798:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	fa93 f2a3 	rbit	r2, r3
 80017a4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	4b8e      	ldr	r3, [pc, #568]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 80017ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ae:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80017b2:	2102      	movs	r1, #2
 80017b4:	6011      	str	r1, [r2, #0]
 80017b6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	fa92 f1a2 	rbit	r1, r2
 80017c0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80017c4:	6011      	str	r1, [r2, #0]
  return result;
 80017c6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80017ca:	6812      	ldr	r2, [r2, #0]
 80017cc:	fab2 f282 	clz	r2, r2
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	f002 021f 	and.w	r2, r2, #31
 80017dc:	2101      	movs	r1, #1
 80017de:	fa01 f202 	lsl.w	r2, r1, r2
 80017e2:	4013      	ands	r3, r2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d1a0      	bne.n	800172a <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017e8:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d105      	bne.n	80017fc <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017f0:	4b7c      	ldr	r3, [pc, #496]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 80017f2:	69db      	ldr	r3, [r3, #28]
 80017f4:	4a7b      	ldr	r2, [pc, #492]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 80017f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017fa:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	2b00      	cmp	r3, #0
 8001804:	f000 81d9 	beq.w	8001bba <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001808:	4b76      	ldr	r3, [pc, #472]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 030c 	and.w	r3, r3, #12
 8001810:	2b08      	cmp	r3, #8
 8001812:	f000 81a6 	beq.w	8001b62 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	2b02      	cmp	r3, #2
 800181e:	f040 811e 	bne.w	8001a5e <HAL_RCC_OscConfig+0xcbe>
 8001822:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001826:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800182a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	fa93 f2a3 	rbit	r2, r3
 8001836:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800183a:	601a      	str	r2, [r3, #0]
  return result;
 800183c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001840:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001842:	fab3 f383 	clz	r3, r3
 8001846:	b2db      	uxtb	r3, r3
 8001848:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800184c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	461a      	mov	r2, r3
 8001854:	2300      	movs	r3, #0
 8001856:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001858:	f7ff f802 	bl	8000860 <HAL_GetTick>
 800185c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001860:	e009      	b.n	8001876 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001862:	f7fe fffd 	bl	8000860 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e1a2      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
 8001876:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800187a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800187e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001880:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	fa93 f2a3 	rbit	r2, r3
 800188a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800188e:	601a      	str	r2, [r3, #0]
  return result;
 8001890:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001894:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001896:	fab3 f383 	clz	r3, r3
 800189a:	b2db      	uxtb	r3, r3
 800189c:	095b      	lsrs	r3, r3, #5
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d102      	bne.n	80018b0 <HAL_RCC_OscConfig+0xb10>
 80018aa:	4b4e      	ldr	r3, [pc, #312]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	e01b      	b.n	80018e8 <HAL_RCC_OscConfig+0xb48>
 80018b0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80018b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	fa93 f2a3 	rbit	r2, r3
 80018c4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80018ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	fa93 f2a3 	rbit	r2, r3
 80018de:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	4b3f      	ldr	r3, [pc, #252]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 80018e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e8:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80018ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018f0:	6011      	str	r1, [r2, #0]
 80018f2:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	fa92 f1a2 	rbit	r1, r2
 80018fc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001900:	6011      	str	r1, [r2, #0]
  return result;
 8001902:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001906:	6812      	ldr	r2, [r2, #0]
 8001908:	fab2 f282 	clz	r2, r2
 800190c:	b2d2      	uxtb	r2, r2
 800190e:	f042 0220 	orr.w	r2, r2, #32
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	f002 021f 	and.w	r2, r2, #31
 8001918:	2101      	movs	r1, #1
 800191a:	fa01 f202 	lsl.w	r2, r1, r2
 800191e:	4013      	ands	r3, r2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d19e      	bne.n	8001862 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001924:	4b2f      	ldr	r3, [pc, #188]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 8001926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001928:	f023 020f 	bic.w	r2, r3, #15
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001932:	492c      	ldr	r1, [pc, #176]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 8001934:	4313      	orrs	r3, r2
 8001936:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001938:	4b2a      	ldr	r3, [pc, #168]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001940:	1d3b      	adds	r3, r7, #4
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	6a19      	ldr	r1, [r3, #32]
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	69db      	ldr	r3, [r3, #28]
 800194c:	430b      	orrs	r3, r1
 800194e:	4925      	ldr	r1, [pc, #148]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 8001950:	4313      	orrs	r3, r2
 8001952:	604b      	str	r3, [r1, #4]
 8001954:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001958:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800195c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800195e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	fa93 f2a3 	rbit	r2, r3
 8001968:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800196c:	601a      	str	r2, [r3, #0]
  return result;
 800196e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001972:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001974:	fab3 f383 	clz	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800197e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	461a      	mov	r2, r3
 8001986:	2301      	movs	r3, #1
 8001988:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198a:	f7fe ff69 	bl	8000860 <HAL_GetTick>
 800198e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001992:	e009      	b.n	80019a8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001994:	f7fe ff64 	bl	8000860 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e109      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
 80019a8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	fa93 f2a3 	rbit	r2, r3
 80019bc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019c0:	601a      	str	r2, [r3, #0]
  return result;
 80019c2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019c6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019c8:	fab3 f383 	clz	r3, r3
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	095b      	lsrs	r3, r3, #5
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	f043 0301 	orr.w	r3, r3, #1
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d105      	bne.n	80019e8 <HAL_RCC_OscConfig+0xc48>
 80019dc:	4b01      	ldr	r3, [pc, #4]	; (80019e4 <HAL_RCC_OscConfig+0xc44>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	e01e      	b.n	8001a20 <HAL_RCC_OscConfig+0xc80>
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000
 80019e8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	fa93 f2a3 	rbit	r2, r3
 80019fc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	fa93 f2a3 	rbit	r2, r3
 8001a16:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	4b6a      	ldr	r3, [pc, #424]	; (8001bc8 <HAL_RCC_OscConfig+0xe28>)
 8001a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a20:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001a24:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a28:	6011      	str	r1, [r2, #0]
 8001a2a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001a2e:	6812      	ldr	r2, [r2, #0]
 8001a30:	fa92 f1a2 	rbit	r1, r2
 8001a34:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001a38:	6011      	str	r1, [r2, #0]
  return result;
 8001a3a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	fab2 f282 	clz	r2, r2
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	f042 0220 	orr.w	r2, r2, #32
 8001a4a:	b2d2      	uxtb	r2, r2
 8001a4c:	f002 021f 	and.w	r2, r2, #31
 8001a50:	2101      	movs	r1, #1
 8001a52:	fa01 f202 	lsl.w	r2, r1, r2
 8001a56:	4013      	ands	r3, r2
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d09b      	beq.n	8001994 <HAL_RCC_OscConfig+0xbf4>
 8001a5c:	e0ad      	b.n	8001bba <HAL_RCC_OscConfig+0xe1a>
 8001a5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a62:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a68:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	fa93 f2a3 	rbit	r2, r3
 8001a72:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a76:	601a      	str	r2, [r3, #0]
  return result;
 8001a78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a7c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7e:	fab3 f383 	clz	r3, r3
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	461a      	mov	r2, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a94:	f7fe fee4 	bl	8000860 <HAL_GetTick>
 8001a98:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a9c:	e009      	b.n	8001ab2 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a9e:	f7fe fedf 	bl	8000860 <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e084      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
 8001ab2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ab6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001aba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	fa93 f2a3 	rbit	r2, r3
 8001ac6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aca:	601a      	str	r2, [r3, #0]
  return result;
 8001acc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ad0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ad2:	fab3 f383 	clz	r3, r3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	095b      	lsrs	r3, r3, #5
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d102      	bne.n	8001aec <HAL_RCC_OscConfig+0xd4c>
 8001ae6:	4b38      	ldr	r3, [pc, #224]	; (8001bc8 <HAL_RCC_OscConfig+0xe28>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	e01b      	b.n	8001b24 <HAL_RCC_OscConfig+0xd84>
 8001aec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001af4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	fa93 f2a3 	rbit	r2, r3
 8001b00:	f107 0320 	add.w	r3, r7, #32
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	f107 031c 	add.w	r3, r7, #28
 8001b0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	f107 031c 	add.w	r3, r7, #28
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	fa93 f2a3 	rbit	r2, r3
 8001b1a:	f107 0318 	add.w	r3, r7, #24
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	4b29      	ldr	r3, [pc, #164]	; (8001bc8 <HAL_RCC_OscConfig+0xe28>)
 8001b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b24:	f107 0214 	add.w	r2, r7, #20
 8001b28:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b2c:	6011      	str	r1, [r2, #0]
 8001b2e:	f107 0214 	add.w	r2, r7, #20
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	fa92 f1a2 	rbit	r1, r2
 8001b38:	f107 0210 	add.w	r2, r7, #16
 8001b3c:	6011      	str	r1, [r2, #0]
  return result;
 8001b3e:	f107 0210 	add.w	r2, r7, #16
 8001b42:	6812      	ldr	r2, [r2, #0]
 8001b44:	fab2 f282 	clz	r2, r2
 8001b48:	b2d2      	uxtb	r2, r2
 8001b4a:	f042 0220 	orr.w	r2, r2, #32
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	f002 021f 	and.w	r2, r2, #31
 8001b54:	2101      	movs	r1, #1
 8001b56:	fa01 f202 	lsl.w	r2, r1, r2
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d19e      	bne.n	8001a9e <HAL_RCC_OscConfig+0xcfe>
 8001b60:	e02b      	b.n	8001bba <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e025      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b70:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <HAL_RCC_OscConfig+0xe28>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001b78:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <HAL_RCC_OscConfig+0xe28>)
 8001b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b7c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b80:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b84:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	69db      	ldr	r3, [r3, #28]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d111      	bne.n	8001bb6 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001b92:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b96:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b9a:	1d3b      	adds	r3, r7, #4
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d108      	bne.n	8001bb6 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001ba4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ba8:	f003 020f 	and.w	r2, r3, #15
 8001bac:	1d3b      	adds	r3, r7, #4
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d001      	beq.n	8001bba <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e000      	b.n	8001bbc <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40021000 	.word	0x40021000

08001bcc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b09e      	sub	sp, #120	; 0x78
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d101      	bne.n	8001be4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e162      	b.n	8001eaa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001be4:	4b90      	ldr	r3, [pc, #576]	; (8001e28 <HAL_RCC_ClockConfig+0x25c>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0307 	and.w	r3, r3, #7
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d910      	bls.n	8001c14 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf2:	4b8d      	ldr	r3, [pc, #564]	; (8001e28 <HAL_RCC_ClockConfig+0x25c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f023 0207 	bic.w	r2, r3, #7
 8001bfa:	498b      	ldr	r1, [pc, #556]	; (8001e28 <HAL_RCC_ClockConfig+0x25c>)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c02:	4b89      	ldr	r3, [pc, #548]	; (8001e28 <HAL_RCC_ClockConfig+0x25c>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d001      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e14a      	b.n	8001eaa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d008      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c20:	4b82      	ldr	r3, [pc, #520]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	497f      	ldr	r1, [pc, #508]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 80dc 	beq.w	8001df8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d13c      	bne.n	8001cc2 <HAL_RCC_ClockConfig+0xf6>
 8001c48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c4c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c50:	fa93 f3a3 	rbit	r3, r3
 8001c54:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001c56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c58:	fab3 f383 	clz	r3, r3
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	095b      	lsrs	r3, r3, #5
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d102      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xa6>
 8001c6c:	4b6f      	ldr	r3, [pc, #444]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	e00f      	b.n	8001c92 <HAL_RCC_ClockConfig+0xc6>
 8001c72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c76:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c7a:	fa93 f3a3 	rbit	r3, r3
 8001c7e:	667b      	str	r3, [r7, #100]	; 0x64
 8001c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c84:	663b      	str	r3, [r7, #96]	; 0x60
 8001c86:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c88:	fa93 f3a3 	rbit	r3, r3
 8001c8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c8e:	4b67      	ldr	r3, [pc, #412]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c92:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c96:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c9a:	fa92 f2a2 	rbit	r2, r2
 8001c9e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001ca0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ca2:	fab2 f282 	clz	r2, r2
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	f042 0220 	orr.w	r2, r2, #32
 8001cac:	b2d2      	uxtb	r2, r2
 8001cae:	f002 021f 	and.w	r2, r2, #31
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb8:	4013      	ands	r3, r2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d17b      	bne.n	8001db6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e0f3      	b.n	8001eaa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d13c      	bne.n	8001d44 <HAL_RCC_ClockConfig+0x178>
 8001cca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cce:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cd2:	fa93 f3a3 	rbit	r3, r3
 8001cd6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001cd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cda:	fab3 f383 	clz	r3, r3
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	095b      	lsrs	r3, r3, #5
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d102      	bne.n	8001cf4 <HAL_RCC_ClockConfig+0x128>
 8001cee:	4b4f      	ldr	r3, [pc, #316]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	e00f      	b.n	8001d14 <HAL_RCC_ClockConfig+0x148>
 8001cf4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cf8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001cfc:	fa93 f3a3 	rbit	r3, r3
 8001d00:	647b      	str	r3, [r7, #68]	; 0x44
 8001d02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d06:	643b      	str	r3, [r7, #64]	; 0x40
 8001d08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d0a:	fa93 f3a3 	rbit	r3, r3
 8001d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d10:	4b46      	ldr	r3, [pc, #280]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d18:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d1c:	fa92 f2a2 	rbit	r2, r2
 8001d20:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001d22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d24:	fab2 f282 	clz	r2, r2
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	f042 0220 	orr.w	r2, r2, #32
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	f002 021f 	and.w	r2, r2, #31
 8001d34:	2101      	movs	r1, #1
 8001d36:	fa01 f202 	lsl.w	r2, r1, r2
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d13a      	bne.n	8001db6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e0b2      	b.n	8001eaa <HAL_RCC_ClockConfig+0x2de>
 8001d44:	2302      	movs	r3, #2
 8001d46:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d4a:	fa93 f3a3 	rbit	r3, r3
 8001d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d52:	fab3 f383 	clz	r3, r3
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	095b      	lsrs	r3, r3, #5
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d102      	bne.n	8001d6c <HAL_RCC_ClockConfig+0x1a0>
 8001d66:	4b31      	ldr	r3, [pc, #196]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	e00d      	b.n	8001d88 <HAL_RCC_ClockConfig+0x1bc>
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d72:	fa93 f3a3 	rbit	r3, r3
 8001d76:	627b      	str	r3, [r7, #36]	; 0x24
 8001d78:	2302      	movs	r3, #2
 8001d7a:	623b      	str	r3, [r7, #32]
 8001d7c:	6a3b      	ldr	r3, [r7, #32]
 8001d7e:	fa93 f3a3 	rbit	r3, r3
 8001d82:	61fb      	str	r3, [r7, #28]
 8001d84:	4b29      	ldr	r3, [pc, #164]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d88:	2202      	movs	r2, #2
 8001d8a:	61ba      	str	r2, [r7, #24]
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	fa92 f2a2 	rbit	r2, r2
 8001d92:	617a      	str	r2, [r7, #20]
  return result;
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	fab2 f282 	clz	r2, r2
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	f042 0220 	orr.w	r2, r2, #32
 8001da0:	b2d2      	uxtb	r2, r2
 8001da2:	f002 021f 	and.w	r2, r2, #31
 8001da6:	2101      	movs	r1, #1
 8001da8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dac:	4013      	ands	r3, r2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e079      	b.n	8001eaa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001db6:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f023 0203 	bic.w	r2, r3, #3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	491a      	ldr	r1, [pc, #104]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dc8:	f7fe fd4a 	bl	8000860 <HAL_GetTick>
 8001dcc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dce:	e00a      	b.n	8001de6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd0:	f7fe fd46 	bl	8000860 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e061      	b.n	8001eaa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001de6:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <HAL_RCC_ClockConfig+0x260>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f003 020c 	and.w	r2, r3, #12
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d1eb      	bne.n	8001dd0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001df8:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <HAL_RCC_ClockConfig+0x25c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d214      	bcs.n	8001e30 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e06:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <HAL_RCC_ClockConfig+0x25c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f023 0207 	bic.w	r2, r3, #7
 8001e0e:	4906      	ldr	r1, [pc, #24]	; (8001e28 <HAL_RCC_ClockConfig+0x25c>)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e16:	4b04      	ldr	r3, [pc, #16]	; (8001e28 <HAL_RCC_ClockConfig+0x25c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0307 	and.w	r3, r3, #7
 8001e1e:	683a      	ldr	r2, [r7, #0]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d005      	beq.n	8001e30 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e040      	b.n	8001eaa <HAL_RCC_ClockConfig+0x2de>
 8001e28:	40022000 	.word	0x40022000
 8001e2c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d008      	beq.n	8001e4e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e3c:	4b1d      	ldr	r3, [pc, #116]	; (8001eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	491a      	ldr	r1, [pc, #104]	; (8001eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0308 	and.w	r3, r3, #8
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d009      	beq.n	8001e6e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e5a:	4b16      	ldr	r3, [pc, #88]	; (8001eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	00db      	lsls	r3, r3, #3
 8001e68:	4912      	ldr	r1, [pc, #72]	; (8001eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e6e:	f000 f829 	bl	8001ec4 <HAL_RCC_GetSysClockFreq>
 8001e72:	4601      	mov	r1, r0
 8001e74:	4b0f      	ldr	r3, [pc, #60]	; (8001eb4 <HAL_RCC_ClockConfig+0x2e8>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e7c:	22f0      	movs	r2, #240	; 0xf0
 8001e7e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e80:	693a      	ldr	r2, [r7, #16]
 8001e82:	fa92 f2a2 	rbit	r2, r2
 8001e86:	60fa      	str	r2, [r7, #12]
  return result;
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	fab2 f282 	clz	r2, r2
 8001e8e:	b2d2      	uxtb	r2, r2
 8001e90:	40d3      	lsrs	r3, r2
 8001e92:	4a09      	ldr	r2, [pc, #36]	; (8001eb8 <HAL_RCC_ClockConfig+0x2ec>)
 8001e94:	5cd3      	ldrb	r3, [r2, r3]
 8001e96:	fa21 f303 	lsr.w	r3, r1, r3
 8001e9a:	4a08      	ldr	r2, [pc, #32]	; (8001ebc <HAL_RCC_ClockConfig+0x2f0>)
 8001e9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e9e:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <HAL_RCC_ClockConfig+0x2f4>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7fe fc98 	bl	80007d8 <HAL_InitTick>
  
  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3778      	adds	r7, #120	; 0x78
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	08003c84 	.word	0x08003c84
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	20000004 	.word	0x20000004

08001ec4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b08b      	sub	sp, #44	; 0x2c
 8001ec8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61bb      	str	r3, [r7, #24]
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001eda:	2300      	movs	r3, #0
 8001edc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001ede:	4b2a      	ldr	r3, [pc, #168]	; (8001f88 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f003 030c 	and.w	r3, r3, #12
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	d002      	beq.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x30>
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d003      	beq.n	8001efa <HAL_RCC_GetSysClockFreq+0x36>
 8001ef2:	e03f      	b.n	8001f74 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ef4:	4b25      	ldr	r3, [pc, #148]	; (8001f8c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ef6:	623b      	str	r3, [r7, #32]
      break;
 8001ef8:	e03f      	b.n	8001f7a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f00:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001f04:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	fa92 f2a2 	rbit	r2, r2
 8001f0c:	607a      	str	r2, [r7, #4]
  return result;
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	fab2 f282 	clz	r2, r2
 8001f14:	b2d2      	uxtb	r2, r2
 8001f16:	40d3      	lsrs	r3, r2
 8001f18:	4a1d      	ldr	r2, [pc, #116]	; (8001f90 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001f1a:	5cd3      	ldrb	r3, [r2, r3]
 8001f1c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001f1e:	4b1a      	ldr	r3, [pc, #104]	; (8001f88 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f22:	f003 030f 	and.w	r3, r3, #15
 8001f26:	220f      	movs	r2, #15
 8001f28:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	fa92 f2a2 	rbit	r2, r2
 8001f30:	60fa      	str	r2, [r7, #12]
  return result;
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	fab2 f282 	clz	r2, r2
 8001f38:	b2d2      	uxtb	r2, r2
 8001f3a:	40d3      	lsrs	r3, r2
 8001f3c:	4a15      	ldr	r2, [pc, #84]	; (8001f94 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f3e:	5cd3      	ldrb	r3, [r2, r3]
 8001f40:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d008      	beq.n	8001f5e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f4c:	4a0f      	ldr	r2, [pc, #60]	; (8001f8c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	fb02 f303 	mul.w	r3, r2, r3
 8001f5a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f5c:	e007      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f5e:	4a0b      	ldr	r2, [pc, #44]	; (8001f8c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	fb02 f303 	mul.w	r3, r2, r3
 8001f6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f70:	623b      	str	r3, [r7, #32]
      break;
 8001f72:	e002      	b.n	8001f7a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f74:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f76:	623b      	str	r3, [r7, #32]
      break;
 8001f78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f7a:	6a3b      	ldr	r3, [r7, #32]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	372c      	adds	r7, #44	; 0x2c
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	007a1200 	.word	0x007a1200
 8001f90:	08003c9c 	.word	0x08003c9c
 8001f94:	08003cac 	.word	0x08003cac

08001f98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <HAL_RCC_GetHCLKFreq+0x14>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	20000000 	.word	0x20000000

08001fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001fb6:	f7ff ffef 	bl	8001f98 <HAL_RCC_GetHCLKFreq>
 8001fba:	4601      	mov	r1, r0
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001fc4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001fc8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	fa92 f2a2 	rbit	r2, r2
 8001fd0:	603a      	str	r2, [r7, #0]
  return result;
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	fab2 f282 	clz	r2, r2
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	40d3      	lsrs	r3, r2
 8001fdc:	4a04      	ldr	r2, [pc, #16]	; (8001ff0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001fde:	5cd3      	ldrb	r3, [r2, r3]
 8001fe0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	08003c94 	.word	0x08003c94

08001ff4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001ffa:	f7ff ffcd 	bl	8001f98 <HAL_RCC_GetHCLKFreq>
 8001ffe:	4601      	mov	r1, r0
 8002000:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002008:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800200c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	fa92 f2a2 	rbit	r2, r2
 8002014:	603a      	str	r2, [r7, #0]
  return result;
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	fab2 f282 	clz	r2, r2
 800201c:	b2d2      	uxtb	r2, r2
 800201e:	40d3      	lsrs	r3, r2
 8002020:	4a04      	ldr	r2, [pc, #16]	; (8002034 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002022:	5cd3      	ldrb	r3, [r2, r3]
 8002024:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002028:	4618      	mov	r0, r3
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40021000 	.word	0x40021000
 8002034:	08003c94 	.word	0x08003c94

08002038 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b092      	sub	sp, #72	; 0x48
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002040:	2300      	movs	r3, #0
 8002042:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002048:	2300      	movs	r3, #0
 800204a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002056:	2b00      	cmp	r3, #0
 8002058:	f000 80d4 	beq.w	8002204 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800205c:	4b4e      	ldr	r3, [pc, #312]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d10e      	bne.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002068:	4b4b      	ldr	r3, [pc, #300]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	4a4a      	ldr	r2, [pc, #296]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800206e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002072:	61d3      	str	r3, [r2, #28]
 8002074:	4b48      	ldr	r3, [pc, #288]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207c:	60bb      	str	r3, [r7, #8]
 800207e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002080:	2301      	movs	r3, #1
 8002082:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002086:	4b45      	ldr	r3, [pc, #276]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208e:	2b00      	cmp	r3, #0
 8002090:	d118      	bne.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002092:	4b42      	ldr	r3, [pc, #264]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a41      	ldr	r2, [pc, #260]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800209c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800209e:	f7fe fbdf 	bl	8000860 <HAL_GetTick>
 80020a2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a4:	e008      	b.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a6:	f7fe fbdb 	bl	8000860 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b64      	cmp	r3, #100	; 0x64
 80020b2:	d901      	bls.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e1d6      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b8:	4b38      	ldr	r3, [pc, #224]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020c4:	4b34      	ldr	r3, [pc, #208]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020c6:	6a1b      	ldr	r3, [r3, #32]
 80020c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020cc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 8084 	beq.w	80021de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d07c      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020e4:	4b2c      	ldr	r3, [pc, #176]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020f6:	fa93 f3a3 	rbit	r3, r3
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80020fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020fe:	fab3 f383 	clz	r3, r3
 8002102:	b2db      	uxtb	r3, r3
 8002104:	461a      	mov	r2, r3
 8002106:	4b26      	ldr	r3, [pc, #152]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002108:	4413      	add	r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	461a      	mov	r2, r3
 800210e:	2301      	movs	r3, #1
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002116:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800211a:	fa93 f3a3 	rbit	r3, r3
 800211e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002122:	fab3 f383 	clz	r3, r3
 8002126:	b2db      	uxtb	r3, r3
 8002128:	461a      	mov	r2, r3
 800212a:	4b1d      	ldr	r3, [pc, #116]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800212c:	4413      	add	r3, r2
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	461a      	mov	r2, r3
 8002132:	2300      	movs	r3, #0
 8002134:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002136:	4a18      	ldr	r2, [pc, #96]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800213a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800213c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	2b00      	cmp	r3, #0
 8002144:	d04b      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002146:	f7fe fb8b 	bl	8000860 <HAL_GetTick>
 800214a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800214c:	e00a      	b.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800214e:	f7fe fb87 	bl	8000860 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	f241 3288 	movw	r2, #5000	; 0x1388
 800215c:	4293      	cmp	r3, r2
 800215e:	d901      	bls.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e180      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002164:	2302      	movs	r3, #2
 8002166:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216a:	fa93 f3a3 	rbit	r3, r3
 800216e:	627b      	str	r3, [r7, #36]	; 0x24
 8002170:	2302      	movs	r3, #2
 8002172:	623b      	str	r3, [r7, #32]
 8002174:	6a3b      	ldr	r3, [r7, #32]
 8002176:	fa93 f3a3 	rbit	r3, r3
 800217a:	61fb      	str	r3, [r7, #28]
  return result;
 800217c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800217e:	fab3 f383 	clz	r3, r3
 8002182:	b2db      	uxtb	r3, r3
 8002184:	095b      	lsrs	r3, r3, #5
 8002186:	b2db      	uxtb	r3, r3
 8002188:	f043 0302 	orr.w	r3, r3, #2
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d108      	bne.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002192:	4b01      	ldr	r3, [pc, #4]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002194:	6a1b      	ldr	r3, [r3, #32]
 8002196:	e00d      	b.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002198:	40021000 	.word	0x40021000
 800219c:	40007000 	.word	0x40007000
 80021a0:	10908100 	.word	0x10908100
 80021a4:	2302      	movs	r3, #2
 80021a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	fa93 f3a3 	rbit	r3, r3
 80021ae:	617b      	str	r3, [r7, #20]
 80021b0:	4ba0      	ldr	r3, [pc, #640]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b4:	2202      	movs	r2, #2
 80021b6:	613a      	str	r2, [r7, #16]
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	fa92 f2a2 	rbit	r2, r2
 80021be:	60fa      	str	r2, [r7, #12]
  return result;
 80021c0:	68fa      	ldr	r2, [r7, #12]
 80021c2:	fab2 f282 	clz	r2, r2
 80021c6:	b2d2      	uxtb	r2, r2
 80021c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021cc:	b2d2      	uxtb	r2, r2
 80021ce:	f002 021f 	and.w	r2, r2, #31
 80021d2:	2101      	movs	r1, #1
 80021d4:	fa01 f202 	lsl.w	r2, r1, r2
 80021d8:	4013      	ands	r3, r2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d0b7      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80021de:	4b95      	ldr	r3, [pc, #596]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021e0:	6a1b      	ldr	r3, [r3, #32]
 80021e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	4992      	ldr	r1, [pc, #584]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021f0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d105      	bne.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f8:	4b8e      	ldr	r3, [pc, #568]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021fa:	69db      	ldr	r3, [r3, #28]
 80021fc:	4a8d      	ldr	r2, [pc, #564]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002202:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0301 	and.w	r3, r3, #1
 800220c:	2b00      	cmp	r3, #0
 800220e:	d008      	beq.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002210:	4b88      	ldr	r3, [pc, #544]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	f023 0203 	bic.w	r2, r3, #3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	4985      	ldr	r1, [pc, #532]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800221e:	4313      	orrs	r3, r2
 8002220:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d008      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800222e:	4b81      	ldr	r3, [pc, #516]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002232:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	497e      	ldr	r1, [pc, #504]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800223c:	4313      	orrs	r3, r2
 800223e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	2b00      	cmp	r3, #0
 800224a:	d008      	beq.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800224c:	4b79      	ldr	r3, [pc, #484]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800224e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002250:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	691b      	ldr	r3, [r3, #16]
 8002258:	4976      	ldr	r1, [pc, #472]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800225a:	4313      	orrs	r3, r2
 800225c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0320 	and.w	r3, r3, #32
 8002266:	2b00      	cmp	r3, #0
 8002268:	d008      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800226a:	4b72      	ldr	r3, [pc, #456]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	f023 0210 	bic.w	r2, r3, #16
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	496f      	ldr	r1, [pc, #444]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002278:	4313      	orrs	r3, r2
 800227a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d008      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002288:	4b6a      	ldr	r3, [pc, #424]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002294:	4967      	ldr	r1, [pc, #412]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002296:	4313      	orrs	r3, r2
 8002298:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d008      	beq.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022a6:	4b63      	ldr	r3, [pc, #396]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	f023 0220 	bic.w	r2, r3, #32
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	4960      	ldr	r1, [pc, #384]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d008      	beq.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022c4:	4b5b      	ldr	r3, [pc, #364]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d0:	4958      	ldr	r1, [pc, #352]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d008      	beq.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022e2:	4b54      	ldr	r3, [pc, #336]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	695b      	ldr	r3, [r3, #20]
 80022ee:	4951      	ldr	r1, [pc, #324]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d008      	beq.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002300:	4b4c      	ldr	r3, [pc, #304]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002304:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	4949      	ldr	r1, [pc, #292]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800230e:	4313      	orrs	r3, r2
 8002310:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800231a:	2b00      	cmp	r3, #0
 800231c:	d008      	beq.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800231e:	4b45      	ldr	r3, [pc, #276]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4942      	ldr	r1, [pc, #264]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800232c:	4313      	orrs	r3, r2
 800232e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002338:	2b00      	cmp	r3, #0
 800233a:	d008      	beq.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800233c:	4b3d      	ldr	r3, [pc, #244]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800233e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002340:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002348:	493a      	ldr	r1, [pc, #232]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800234a:	4313      	orrs	r3, r2
 800234c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002356:	2b00      	cmp	r3, #0
 8002358:	d008      	beq.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800235a:	4b36      	ldr	r3, [pc, #216]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800235c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002366:	4933      	ldr	r1, [pc, #204]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002368:	4313      	orrs	r3, r2
 800236a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d008      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002378:	4b2e      	ldr	r3, [pc, #184]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800237a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002384:	492b      	ldr	r1, [pc, #172]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002386:	4313      	orrs	r3, r2
 8002388:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d008      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002396:	4b27      	ldr	r3, [pc, #156]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	4924      	ldr	r1, [pc, #144]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d008      	beq.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80023b4:	4b1f      	ldr	r3, [pc, #124]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c0:	491c      	ldr	r1, [pc, #112]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023c2:	4313      	orrs	r3, r2
 80023c4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d008      	beq.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80023d2:	4b18      	ldr	r3, [pc, #96]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023de:	4915      	ldr	r1, [pc, #84]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d008      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80023f0:	4b10      	ldr	r3, [pc, #64]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fc:	490d      	ldr	r1, [pc, #52]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d008      	beq.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800240e:	4b09      	ldr	r3, [pc, #36]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800241a:	4906      	ldr	r1, [pc, #24]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800241c:	4313      	orrs	r3, r2
 800241e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00c      	beq.n	8002446 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800242c:	4b01      	ldr	r3, [pc, #4]	; (8002434 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800242e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002430:	e002      	b.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002432:	bf00      	nop
 8002434:	40021000 	.word	0x40021000
 8002438:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002440:	490b      	ldr	r1, [pc, #44]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002442:	4313      	orrs	r3, r2
 8002444:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d008      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002452:	4b07      	ldr	r3, [pc, #28]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800245e:	4904      	ldr	r1, [pc, #16]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002460:	4313      	orrs	r3, r2
 8002462:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3748      	adds	r7, #72	; 0x48
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40021000 	.word	0x40021000

08002474 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b086      	sub	sp, #24
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d101      	bne.n	8002488 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e097      	b.n	80025b8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800248e:	b2db      	uxtb	r3, r3
 8002490:	2b00      	cmp	r3, #0
 8002492:	d106      	bne.n	80024a2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f7fe f863 	bl	8000568 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2202      	movs	r2, #2
 80024a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80024b8:	f023 0307 	bic.w	r3, r3, #7
 80024bc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3304      	adds	r3, #4
 80024c6:	4619      	mov	r1, r3
 80024c8:	4610      	mov	r0, r2
 80024ca:	f000 f907 	bl	80026dc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	697a      	ldr	r2, [r7, #20]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024f6:	f023 0303 	bic.w	r3, r3, #3
 80024fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	021b      	lsls	r3, r3, #8
 8002506:	4313      	orrs	r3, r2
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	4313      	orrs	r3, r2
 800250c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002514:	f023 030c 	bic.w	r3, r3, #12
 8002518:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002520:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002524:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	68da      	ldr	r2, [r3, #12]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	021b      	lsls	r3, r3, #8
 8002530:	4313      	orrs	r3, r2
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	011a      	lsls	r2, r3, #4
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	031b      	lsls	r3, r3, #12
 8002544:	4313      	orrs	r3, r2
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4313      	orrs	r3, r2
 800254a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002552:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800255a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	4313      	orrs	r3, r2
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	4313      	orrs	r3, r2
 800256c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2201      	movs	r2, #1
 8002592:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2201      	movs	r2, #1
 80025aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3718      	adds	r7, #24
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025d0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80025d8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025e0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025e8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d110      	bne.n	8002612 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d102      	bne.n	80025fc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80025f6:	7b7b      	ldrb	r3, [r7, #13]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d001      	beq.n	8002600 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	e069      	b.n	80026d4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2202      	movs	r2, #2
 8002604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2202      	movs	r2, #2
 800260c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002610:	e031      	b.n	8002676 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	2b04      	cmp	r3, #4
 8002616:	d110      	bne.n	800263a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002618:	7bbb      	ldrb	r3, [r7, #14]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d102      	bne.n	8002624 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800261e:	7b3b      	ldrb	r3, [r7, #12]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d001      	beq.n	8002628 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e055      	b.n	80026d4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2202      	movs	r2, #2
 800262c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2202      	movs	r2, #2
 8002634:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002638:	e01d      	b.n	8002676 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800263a:	7bfb      	ldrb	r3, [r7, #15]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d108      	bne.n	8002652 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002640:	7bbb      	ldrb	r3, [r7, #14]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d105      	bne.n	8002652 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002646:	7b7b      	ldrb	r3, [r7, #13]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d102      	bne.n	8002652 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800264c:	7b3b      	ldrb	r3, [r7, #12]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d001      	beq.n	8002656 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e03e      	b.n	80026d4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2202      	movs	r2, #2
 800265a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2202      	movs	r2, #2
 8002662:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2202      	movs	r2, #2
 800266a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2202      	movs	r2, #2
 8002672:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_TIM_Encoder_Start+0xc4>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	2b04      	cmp	r3, #4
 8002680:	d008      	beq.n	8002694 <HAL_TIM_Encoder_Start+0xd4>
 8002682:	e00f      	b.n	80026a4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2201      	movs	r2, #1
 800268a:	2100      	movs	r1, #0
 800268c:	4618      	mov	r0, r3
 800268e:	f000 f8c3 	bl	8002818 <TIM_CCxChannelCmd>
      break;
 8002692:	e016      	b.n	80026c2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2201      	movs	r2, #1
 800269a:	2104      	movs	r1, #4
 800269c:	4618      	mov	r0, r3
 800269e:	f000 f8bb 	bl	8002818 <TIM_CCxChannelCmd>
      break;
 80026a2:	e00e      	b.n	80026c2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2201      	movs	r2, #1
 80026aa:	2100      	movs	r1, #0
 80026ac:	4618      	mov	r0, r3
 80026ae:	f000 f8b3 	bl	8002818 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2201      	movs	r2, #1
 80026b8:	2104      	movs	r1, #4
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 f8ac 	bl	8002818 <TIM_CCxChannelCmd>
      break;
 80026c0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f042 0201 	orr.w	r2, r2, #1
 80026d0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a42      	ldr	r2, [pc, #264]	; (80027f8 <TIM_Base_SetConfig+0x11c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d013      	beq.n	800271c <TIM_Base_SetConfig+0x40>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026fa:	d00f      	beq.n	800271c <TIM_Base_SetConfig+0x40>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a3f      	ldr	r2, [pc, #252]	; (80027fc <TIM_Base_SetConfig+0x120>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d00b      	beq.n	800271c <TIM_Base_SetConfig+0x40>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a3e      	ldr	r2, [pc, #248]	; (8002800 <TIM_Base_SetConfig+0x124>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d007      	beq.n	800271c <TIM_Base_SetConfig+0x40>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a3d      	ldr	r2, [pc, #244]	; (8002804 <TIM_Base_SetConfig+0x128>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d003      	beq.n	800271c <TIM_Base_SetConfig+0x40>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4a3c      	ldr	r2, [pc, #240]	; (8002808 <TIM_Base_SetConfig+0x12c>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d108      	bne.n	800272e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002722:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	4313      	orrs	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a31      	ldr	r2, [pc, #196]	; (80027f8 <TIM_Base_SetConfig+0x11c>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d01f      	beq.n	8002776 <TIM_Base_SetConfig+0x9a>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800273c:	d01b      	beq.n	8002776 <TIM_Base_SetConfig+0x9a>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a2e      	ldr	r2, [pc, #184]	; (80027fc <TIM_Base_SetConfig+0x120>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d017      	beq.n	8002776 <TIM_Base_SetConfig+0x9a>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a2d      	ldr	r2, [pc, #180]	; (8002800 <TIM_Base_SetConfig+0x124>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d013      	beq.n	8002776 <TIM_Base_SetConfig+0x9a>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a2c      	ldr	r2, [pc, #176]	; (8002804 <TIM_Base_SetConfig+0x128>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d00f      	beq.n	8002776 <TIM_Base_SetConfig+0x9a>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a2c      	ldr	r2, [pc, #176]	; (800280c <TIM_Base_SetConfig+0x130>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d00b      	beq.n	8002776 <TIM_Base_SetConfig+0x9a>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a2b      	ldr	r2, [pc, #172]	; (8002810 <TIM_Base_SetConfig+0x134>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d007      	beq.n	8002776 <TIM_Base_SetConfig+0x9a>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a2a      	ldr	r2, [pc, #168]	; (8002814 <TIM_Base_SetConfig+0x138>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d003      	beq.n	8002776 <TIM_Base_SetConfig+0x9a>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a25      	ldr	r2, [pc, #148]	; (8002808 <TIM_Base_SetConfig+0x12c>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d108      	bne.n	8002788 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800277c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	4313      	orrs	r3, r2
 8002786:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	695b      	ldr	r3, [r3, #20]
 8002792:	4313      	orrs	r3, r2
 8002794:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a12      	ldr	r2, [pc, #72]	; (80027f8 <TIM_Base_SetConfig+0x11c>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d013      	beq.n	80027dc <TIM_Base_SetConfig+0x100>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a13      	ldr	r2, [pc, #76]	; (8002804 <TIM_Base_SetConfig+0x128>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d00f      	beq.n	80027dc <TIM_Base_SetConfig+0x100>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	4a13      	ldr	r2, [pc, #76]	; (800280c <TIM_Base_SetConfig+0x130>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d00b      	beq.n	80027dc <TIM_Base_SetConfig+0x100>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4a12      	ldr	r2, [pc, #72]	; (8002810 <TIM_Base_SetConfig+0x134>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d007      	beq.n	80027dc <TIM_Base_SetConfig+0x100>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4a11      	ldr	r2, [pc, #68]	; (8002814 <TIM_Base_SetConfig+0x138>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d003      	beq.n	80027dc <TIM_Base_SetConfig+0x100>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a0c      	ldr	r2, [pc, #48]	; (8002808 <TIM_Base_SetConfig+0x12c>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d103      	bne.n	80027e4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	615a      	str	r2, [r3, #20]
}
 80027ea:	bf00      	nop
 80027ec:	3714      	adds	r7, #20
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40012c00 	.word	0x40012c00
 80027fc:	40000400 	.word	0x40000400
 8002800:	40000800 	.word	0x40000800
 8002804:	40013400 	.word	0x40013400
 8002808:	40015000 	.word	0x40015000
 800280c:	40014000 	.word	0x40014000
 8002810:	40014400 	.word	0x40014400
 8002814:	40014800 	.word	0x40014800

08002818 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002818:	b480      	push	{r7}
 800281a:	b087      	sub	sp, #28
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	f003 031f 	and.w	r3, r3, #31
 800282a:	2201      	movs	r2, #1
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6a1a      	ldr	r2, [r3, #32]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	43db      	mvns	r3, r3
 800283a:	401a      	ands	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6a1a      	ldr	r2, [r3, #32]
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	f003 031f 	and.w	r3, r3, #31
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	fa01 f303 	lsl.w	r3, r1, r3
 8002850:	431a      	orrs	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	621a      	str	r2, [r3, #32]
}
 8002856:	bf00      	nop
 8002858:	371c      	adds	r7, #28
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
	...

08002864 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002874:	2b01      	cmp	r3, #1
 8002876:	d101      	bne.n	800287c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002878:	2302      	movs	r3, #2
 800287a:	e06d      	b.n	8002958 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2202      	movs	r2, #2
 8002888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a30      	ldr	r2, [pc, #192]	; (8002964 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d009      	beq.n	80028ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a2f      	ldr	r2, [pc, #188]	; (8002968 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d004      	beq.n	80028ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a2d      	ldr	r2, [pc, #180]	; (800296c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d108      	bne.n	80028cc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80028c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	68fa      	ldr	r2, [r7, #12]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	4313      	orrs	r3, r2
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a1e      	ldr	r2, [pc, #120]	; (8002964 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d01d      	beq.n	800292c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028f8:	d018      	beq.n	800292c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a1c      	ldr	r2, [pc, #112]	; (8002970 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d013      	beq.n	800292c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a1a      	ldr	r2, [pc, #104]	; (8002974 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d00e      	beq.n	800292c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a15      	ldr	r2, [pc, #84]	; (8002968 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d009      	beq.n	800292c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a16      	ldr	r2, [pc, #88]	; (8002978 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d004      	beq.n	800292c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a11      	ldr	r2, [pc, #68]	; (800296c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d10c      	bne.n	8002946 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002932:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	4313      	orrs	r3, r2
 800293c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2201      	movs	r2, #1
 800294a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	40012c00 	.word	0x40012c00
 8002968:	40013400 	.word	0x40013400
 800296c:	40015000 	.word	0x40015000
 8002970:	40000400 	.word	0x40000400
 8002974:	40000800 	.word	0x40000800
 8002978:	40014000 	.word	0x40014000

0800297c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e040      	b.n	8002a10 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002992:	2b00      	cmp	r3, #0
 8002994:	d106      	bne.n	80029a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7fd fe24 	bl	80005ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2224      	movs	r2, #36	; 0x24
 80029a8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 0201 	bic.w	r2, r2, #1
 80029b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f89a 	bl	8002af4 <UART_SetConfig>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d101      	bne.n	80029ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e022      	b.n	8002a10 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d002      	beq.n	80029d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 fa64 	bl	8002ea0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80029e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689a      	ldr	r2, [r3, #8]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f042 0201 	orr.w	r2, r2, #1
 8002a06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f000 faeb 	bl	8002fe4 <UART_CheckIdleState>
 8002a0e:	4603      	mov	r3, r0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b08b      	sub	sp, #44	; 0x2c
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	4613      	mov	r3, r2
 8002a24:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a2a:	2b20      	cmp	r3, #32
 8002a2c:	d156      	bne.n	8002adc <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d002      	beq.n	8002a3a <HAL_UART_Transmit_IT+0x22>
 8002a34:	88fb      	ldrh	r3, [r7, #6]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e04f      	b.n	8002ade <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d101      	bne.n	8002a4c <HAL_UART_Transmit_IT+0x34>
 8002a48:	2302      	movs	r3, #2
 8002a4a:	e048      	b.n	8002ade <HAL_UART_Transmit_IT+0xc6>
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	88fa      	ldrh	r2, [r7, #6]
 8002a5e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	88fa      	ldrh	r2, [r7, #6]
 8002a66:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2221      	movs	r2, #33	; 0x21
 8002a7c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a86:	d107      	bne.n	8002a98 <HAL_UART_Transmit_IT+0x80>
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d103      	bne.n	8002a98 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	4a16      	ldr	r2, [pc, #88]	; (8002aec <HAL_UART_Transmit_IT+0xd4>)
 8002a94:	669a      	str	r2, [r3, #104]	; 0x68
 8002a96:	e002      	b.n	8002a9e <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	4a15      	ldr	r2, [pc, #84]	; (8002af0 <HAL_UART_Transmit_IT+0xd8>)
 8002a9c:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	e853 3f00 	ldrex	r3, [r3]
 8002ab2:	613b      	str	r3, [r7, #16]
   return(result);
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002aba:	627b      	str	r3, [r7, #36]	; 0x24
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	623b      	str	r3, [r7, #32]
 8002ac6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac8:	69f9      	ldr	r1, [r7, #28]
 8002aca:	6a3a      	ldr	r2, [r7, #32]
 8002acc:	e841 2300 	strex	r3, r2, [r1]
 8002ad0:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1e6      	bne.n	8002aa6 <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	e000      	b.n	8002ade <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8002adc:	2302      	movs	r3, #2
  }
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	372c      	adds	r7, #44	; 0x2c
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	080032b7 	.word	0x080032b7
 8002af0:	080031ff 	.word	0x080031ff

08002af4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b088      	sub	sp, #32
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	4bab      	ldr	r3, [pc, #684]	; (8002dcc <UART_SetConfig+0x2d8>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	6812      	ldr	r2, [r2, #0]
 8002b26:	6979      	ldr	r1, [r7, #20]
 8002b28:	430b      	orrs	r3, r1
 8002b2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68da      	ldr	r2, [r3, #12]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	697a      	ldr	r2, [r7, #20]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a99      	ldr	r2, [pc, #612]	; (8002dd0 <UART_SetConfig+0x2dc>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d120      	bne.n	8002bb2 <UART_SetConfig+0xbe>
 8002b70:	4b98      	ldr	r3, [pc, #608]	; (8002dd4 <UART_SetConfig+0x2e0>)
 8002b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b74:	f003 0303 	and.w	r3, r3, #3
 8002b78:	2b03      	cmp	r3, #3
 8002b7a:	d817      	bhi.n	8002bac <UART_SetConfig+0xb8>
 8002b7c:	a201      	add	r2, pc, #4	; (adr r2, 8002b84 <UART_SetConfig+0x90>)
 8002b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b82:	bf00      	nop
 8002b84:	08002b95 	.word	0x08002b95
 8002b88:	08002ba1 	.word	0x08002ba1
 8002b8c:	08002ba7 	.word	0x08002ba7
 8002b90:	08002b9b 	.word	0x08002b9b
 8002b94:	2301      	movs	r3, #1
 8002b96:	77fb      	strb	r3, [r7, #31]
 8002b98:	e0b5      	b.n	8002d06 <UART_SetConfig+0x212>
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	77fb      	strb	r3, [r7, #31]
 8002b9e:	e0b2      	b.n	8002d06 <UART_SetConfig+0x212>
 8002ba0:	2304      	movs	r3, #4
 8002ba2:	77fb      	strb	r3, [r7, #31]
 8002ba4:	e0af      	b.n	8002d06 <UART_SetConfig+0x212>
 8002ba6:	2308      	movs	r3, #8
 8002ba8:	77fb      	strb	r3, [r7, #31]
 8002baa:	e0ac      	b.n	8002d06 <UART_SetConfig+0x212>
 8002bac:	2310      	movs	r3, #16
 8002bae:	77fb      	strb	r3, [r7, #31]
 8002bb0:	e0a9      	b.n	8002d06 <UART_SetConfig+0x212>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a88      	ldr	r2, [pc, #544]	; (8002dd8 <UART_SetConfig+0x2e4>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d124      	bne.n	8002c06 <UART_SetConfig+0x112>
 8002bbc:	4b85      	ldr	r3, [pc, #532]	; (8002dd4 <UART_SetConfig+0x2e0>)
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bc4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002bc8:	d011      	beq.n	8002bee <UART_SetConfig+0xfa>
 8002bca:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002bce:	d817      	bhi.n	8002c00 <UART_SetConfig+0x10c>
 8002bd0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002bd4:	d011      	beq.n	8002bfa <UART_SetConfig+0x106>
 8002bd6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002bda:	d811      	bhi.n	8002c00 <UART_SetConfig+0x10c>
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <UART_SetConfig+0xf4>
 8002be0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002be4:	d006      	beq.n	8002bf4 <UART_SetConfig+0x100>
 8002be6:	e00b      	b.n	8002c00 <UART_SetConfig+0x10c>
 8002be8:	2300      	movs	r3, #0
 8002bea:	77fb      	strb	r3, [r7, #31]
 8002bec:	e08b      	b.n	8002d06 <UART_SetConfig+0x212>
 8002bee:	2302      	movs	r3, #2
 8002bf0:	77fb      	strb	r3, [r7, #31]
 8002bf2:	e088      	b.n	8002d06 <UART_SetConfig+0x212>
 8002bf4:	2304      	movs	r3, #4
 8002bf6:	77fb      	strb	r3, [r7, #31]
 8002bf8:	e085      	b.n	8002d06 <UART_SetConfig+0x212>
 8002bfa:	2308      	movs	r3, #8
 8002bfc:	77fb      	strb	r3, [r7, #31]
 8002bfe:	e082      	b.n	8002d06 <UART_SetConfig+0x212>
 8002c00:	2310      	movs	r3, #16
 8002c02:	77fb      	strb	r3, [r7, #31]
 8002c04:	e07f      	b.n	8002d06 <UART_SetConfig+0x212>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a74      	ldr	r2, [pc, #464]	; (8002ddc <UART_SetConfig+0x2e8>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d124      	bne.n	8002c5a <UART_SetConfig+0x166>
 8002c10:	4b70      	ldr	r3, [pc, #448]	; (8002dd4 <UART_SetConfig+0x2e0>)
 8002c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c14:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002c18:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002c1c:	d011      	beq.n	8002c42 <UART_SetConfig+0x14e>
 8002c1e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002c22:	d817      	bhi.n	8002c54 <UART_SetConfig+0x160>
 8002c24:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002c28:	d011      	beq.n	8002c4e <UART_SetConfig+0x15a>
 8002c2a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002c2e:	d811      	bhi.n	8002c54 <UART_SetConfig+0x160>
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d003      	beq.n	8002c3c <UART_SetConfig+0x148>
 8002c34:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002c38:	d006      	beq.n	8002c48 <UART_SetConfig+0x154>
 8002c3a:	e00b      	b.n	8002c54 <UART_SetConfig+0x160>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	77fb      	strb	r3, [r7, #31]
 8002c40:	e061      	b.n	8002d06 <UART_SetConfig+0x212>
 8002c42:	2302      	movs	r3, #2
 8002c44:	77fb      	strb	r3, [r7, #31]
 8002c46:	e05e      	b.n	8002d06 <UART_SetConfig+0x212>
 8002c48:	2304      	movs	r3, #4
 8002c4a:	77fb      	strb	r3, [r7, #31]
 8002c4c:	e05b      	b.n	8002d06 <UART_SetConfig+0x212>
 8002c4e:	2308      	movs	r3, #8
 8002c50:	77fb      	strb	r3, [r7, #31]
 8002c52:	e058      	b.n	8002d06 <UART_SetConfig+0x212>
 8002c54:	2310      	movs	r3, #16
 8002c56:	77fb      	strb	r3, [r7, #31]
 8002c58:	e055      	b.n	8002d06 <UART_SetConfig+0x212>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a60      	ldr	r2, [pc, #384]	; (8002de0 <UART_SetConfig+0x2ec>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d124      	bne.n	8002cae <UART_SetConfig+0x1ba>
 8002c64:	4b5b      	ldr	r3, [pc, #364]	; (8002dd4 <UART_SetConfig+0x2e0>)
 8002c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c68:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002c6c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002c70:	d011      	beq.n	8002c96 <UART_SetConfig+0x1a2>
 8002c72:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002c76:	d817      	bhi.n	8002ca8 <UART_SetConfig+0x1b4>
 8002c78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c7c:	d011      	beq.n	8002ca2 <UART_SetConfig+0x1ae>
 8002c7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c82:	d811      	bhi.n	8002ca8 <UART_SetConfig+0x1b4>
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d003      	beq.n	8002c90 <UART_SetConfig+0x19c>
 8002c88:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c8c:	d006      	beq.n	8002c9c <UART_SetConfig+0x1a8>
 8002c8e:	e00b      	b.n	8002ca8 <UART_SetConfig+0x1b4>
 8002c90:	2300      	movs	r3, #0
 8002c92:	77fb      	strb	r3, [r7, #31]
 8002c94:	e037      	b.n	8002d06 <UART_SetConfig+0x212>
 8002c96:	2302      	movs	r3, #2
 8002c98:	77fb      	strb	r3, [r7, #31]
 8002c9a:	e034      	b.n	8002d06 <UART_SetConfig+0x212>
 8002c9c:	2304      	movs	r3, #4
 8002c9e:	77fb      	strb	r3, [r7, #31]
 8002ca0:	e031      	b.n	8002d06 <UART_SetConfig+0x212>
 8002ca2:	2308      	movs	r3, #8
 8002ca4:	77fb      	strb	r3, [r7, #31]
 8002ca6:	e02e      	b.n	8002d06 <UART_SetConfig+0x212>
 8002ca8:	2310      	movs	r3, #16
 8002caa:	77fb      	strb	r3, [r7, #31]
 8002cac:	e02b      	b.n	8002d06 <UART_SetConfig+0x212>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a4c      	ldr	r2, [pc, #304]	; (8002de4 <UART_SetConfig+0x2f0>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d124      	bne.n	8002d02 <UART_SetConfig+0x20e>
 8002cb8:	4b46      	ldr	r3, [pc, #280]	; (8002dd4 <UART_SetConfig+0x2e0>)
 8002cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002cc0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002cc4:	d011      	beq.n	8002cea <UART_SetConfig+0x1f6>
 8002cc6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002cca:	d817      	bhi.n	8002cfc <UART_SetConfig+0x208>
 8002ccc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002cd0:	d011      	beq.n	8002cf6 <UART_SetConfig+0x202>
 8002cd2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002cd6:	d811      	bhi.n	8002cfc <UART_SetConfig+0x208>
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d003      	beq.n	8002ce4 <UART_SetConfig+0x1f0>
 8002cdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ce0:	d006      	beq.n	8002cf0 <UART_SetConfig+0x1fc>
 8002ce2:	e00b      	b.n	8002cfc <UART_SetConfig+0x208>
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	77fb      	strb	r3, [r7, #31]
 8002ce8:	e00d      	b.n	8002d06 <UART_SetConfig+0x212>
 8002cea:	2302      	movs	r3, #2
 8002cec:	77fb      	strb	r3, [r7, #31]
 8002cee:	e00a      	b.n	8002d06 <UART_SetConfig+0x212>
 8002cf0:	2304      	movs	r3, #4
 8002cf2:	77fb      	strb	r3, [r7, #31]
 8002cf4:	e007      	b.n	8002d06 <UART_SetConfig+0x212>
 8002cf6:	2308      	movs	r3, #8
 8002cf8:	77fb      	strb	r3, [r7, #31]
 8002cfa:	e004      	b.n	8002d06 <UART_SetConfig+0x212>
 8002cfc:	2310      	movs	r3, #16
 8002cfe:	77fb      	strb	r3, [r7, #31]
 8002d00:	e001      	b.n	8002d06 <UART_SetConfig+0x212>
 8002d02:	2310      	movs	r3, #16
 8002d04:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d0e:	d16d      	bne.n	8002dec <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8002d10:	7ffb      	ldrb	r3, [r7, #31]
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	d827      	bhi.n	8002d66 <UART_SetConfig+0x272>
 8002d16:	a201      	add	r2, pc, #4	; (adr r2, 8002d1c <UART_SetConfig+0x228>)
 8002d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d1c:	08002d41 	.word	0x08002d41
 8002d20:	08002d49 	.word	0x08002d49
 8002d24:	08002d51 	.word	0x08002d51
 8002d28:	08002d67 	.word	0x08002d67
 8002d2c:	08002d57 	.word	0x08002d57
 8002d30:	08002d67 	.word	0x08002d67
 8002d34:	08002d67 	.word	0x08002d67
 8002d38:	08002d67 	.word	0x08002d67
 8002d3c:	08002d5f 	.word	0x08002d5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d40:	f7ff f936 	bl	8001fb0 <HAL_RCC_GetPCLK1Freq>
 8002d44:	61b8      	str	r0, [r7, #24]
        break;
 8002d46:	e013      	b.n	8002d70 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d48:	f7ff f954 	bl	8001ff4 <HAL_RCC_GetPCLK2Freq>
 8002d4c:	61b8      	str	r0, [r7, #24]
        break;
 8002d4e:	e00f      	b.n	8002d70 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d50:	4b25      	ldr	r3, [pc, #148]	; (8002de8 <UART_SetConfig+0x2f4>)
 8002d52:	61bb      	str	r3, [r7, #24]
        break;
 8002d54:	e00c      	b.n	8002d70 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d56:	f7ff f8b5 	bl	8001ec4 <HAL_RCC_GetSysClockFreq>
 8002d5a:	61b8      	str	r0, [r7, #24]
        break;
 8002d5c:	e008      	b.n	8002d70 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d62:	61bb      	str	r3, [r7, #24]
        break;
 8002d64:	e004      	b.n	8002d70 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	77bb      	strb	r3, [r7, #30]
        break;
 8002d6e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f000 8086 	beq.w	8002e84 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	005a      	lsls	r2, r3, #1
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	085b      	lsrs	r3, r3, #1
 8002d82:	441a      	add	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	2b0f      	cmp	r3, #15
 8002d94:	d916      	bls.n	8002dc4 <UART_SetConfig+0x2d0>
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d9c:	d212      	bcs.n	8002dc4 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	f023 030f 	bic.w	r3, r3, #15
 8002da6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	085b      	lsrs	r3, r3, #1
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	89fb      	ldrh	r3, [r7, #14]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	89fa      	ldrh	r2, [r7, #14]
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	e05f      	b.n	8002e84 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	77bb      	strb	r3, [r7, #30]
 8002dc8:	e05c      	b.n	8002e84 <UART_SetConfig+0x390>
 8002dca:	bf00      	nop
 8002dcc:	efff69f3 	.word	0xefff69f3
 8002dd0:	40013800 	.word	0x40013800
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	40004400 	.word	0x40004400
 8002ddc:	40004800 	.word	0x40004800
 8002de0:	40004c00 	.word	0x40004c00
 8002de4:	40005000 	.word	0x40005000
 8002de8:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8002dec:	7ffb      	ldrb	r3, [r7, #31]
 8002dee:	2b08      	cmp	r3, #8
 8002df0:	d827      	bhi.n	8002e42 <UART_SetConfig+0x34e>
 8002df2:	a201      	add	r2, pc, #4	; (adr r2, 8002df8 <UART_SetConfig+0x304>)
 8002df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df8:	08002e1d 	.word	0x08002e1d
 8002dfc:	08002e25 	.word	0x08002e25
 8002e00:	08002e2d 	.word	0x08002e2d
 8002e04:	08002e43 	.word	0x08002e43
 8002e08:	08002e33 	.word	0x08002e33
 8002e0c:	08002e43 	.word	0x08002e43
 8002e10:	08002e43 	.word	0x08002e43
 8002e14:	08002e43 	.word	0x08002e43
 8002e18:	08002e3b 	.word	0x08002e3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e1c:	f7ff f8c8 	bl	8001fb0 <HAL_RCC_GetPCLK1Freq>
 8002e20:	61b8      	str	r0, [r7, #24]
        break;
 8002e22:	e013      	b.n	8002e4c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e24:	f7ff f8e6 	bl	8001ff4 <HAL_RCC_GetPCLK2Freq>
 8002e28:	61b8      	str	r0, [r7, #24]
        break;
 8002e2a:	e00f      	b.n	8002e4c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e2c:	4b1b      	ldr	r3, [pc, #108]	; (8002e9c <UART_SetConfig+0x3a8>)
 8002e2e:	61bb      	str	r3, [r7, #24]
        break;
 8002e30:	e00c      	b.n	8002e4c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e32:	f7ff f847 	bl	8001ec4 <HAL_RCC_GetSysClockFreq>
 8002e36:	61b8      	str	r0, [r7, #24]
        break;
 8002e38:	e008      	b.n	8002e4c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e3e:	61bb      	str	r3, [r7, #24]
        break;
 8002e40:	e004      	b.n	8002e4c <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	77bb      	strb	r3, [r7, #30]
        break;
 8002e4a:	bf00      	nop
    }

    if (pclk != 0U)
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d018      	beq.n	8002e84 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	085a      	lsrs	r2, r3, #1
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	441a      	add	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	2b0f      	cmp	r3, #15
 8002e6c:	d908      	bls.n	8002e80 <UART_SetConfig+0x38c>
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e74:	d204      	bcs.n	8002e80 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	693a      	ldr	r2, [r7, #16]
 8002e7c:	60da      	str	r2, [r3, #12]
 8002e7e:	e001      	b.n	8002e84 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002e90:	7fbb      	ldrb	r3, [r7, #30]
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3720      	adds	r7, #32
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	007a1200 	.word	0x007a1200

08002ea0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00a      	beq.n	8002f0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f12:	f003 0308 	and.w	r3, r3, #8
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	f003 0310 	and.w	r3, r3, #16
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00a      	beq.n	8002f52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f56:	f003 0320 	and.w	r3, r3, #32
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00a      	beq.n	8002f74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d01a      	beq.n	8002fb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f9e:	d10a      	bne.n	8002fb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00a      	beq.n	8002fd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	605a      	str	r2, [r3, #4]
  }
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af02      	add	r7, sp, #8
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ff4:	f7fd fc34 	bl	8000860 <HAL_GetTick>
 8002ff8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b08      	cmp	r3, #8
 8003006:	d10e      	bne.n	8003026 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003008:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 f82d 	bl	8003076 <UART_WaitOnFlagUntilTimeout>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e023      	b.n	800306e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	2b04      	cmp	r3, #4
 8003032:	d10e      	bne.n	8003052 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003034:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 f817 	bl	8003076 <UART_WaitOnFlagUntilTimeout>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e00d      	b.n	800306e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2220      	movs	r2, #32
 8003056:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2220      	movs	r2, #32
 800305c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b09c      	sub	sp, #112	; 0x70
 800307a:	af00      	add	r7, sp, #0
 800307c:	60f8      	str	r0, [r7, #12]
 800307e:	60b9      	str	r1, [r7, #8]
 8003080:	603b      	str	r3, [r7, #0]
 8003082:	4613      	mov	r3, r2
 8003084:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003086:	e0a5      	b.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003088:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800308a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308e:	f000 80a1 	beq.w	80031d4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003092:	f7fd fbe5 	bl	8000860 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800309e:	429a      	cmp	r2, r3
 80030a0:	d302      	bcc.n	80030a8 <UART_WaitOnFlagUntilTimeout+0x32>
 80030a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d13e      	bne.n	8003126 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030b0:	e853 3f00 	ldrex	r3, [r3]
 80030b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80030b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030b8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80030bc:	667b      	str	r3, [r7, #100]	; 0x64
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	461a      	mov	r2, r3
 80030c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80030c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80030c8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80030cc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80030ce:	e841 2300 	strex	r3, r2, [r1]
 80030d2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80030d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1e6      	bne.n	80030a8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	3308      	adds	r3, #8
 80030e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030e4:	e853 3f00 	ldrex	r3, [r3]
 80030e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80030ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ec:	f023 0301 	bic.w	r3, r3, #1
 80030f0:	663b      	str	r3, [r7, #96]	; 0x60
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	3308      	adds	r3, #8
 80030f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80030fa:	64ba      	str	r2, [r7, #72]	; 0x48
 80030fc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030fe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003100:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003102:	e841 2300 	strex	r3, r2, [r1]
 8003106:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003108:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1e5      	bne.n	80030da <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2220      	movs	r2, #32
 8003112:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2220      	movs	r2, #32
 8003118:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e067      	b.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0304 	and.w	r3, r3, #4
 8003130:	2b00      	cmp	r3, #0
 8003132:	d04f      	beq.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800313e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003142:	d147      	bne.n	80031d4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800314c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003156:	e853 3f00 	ldrex	r3, [r3]
 800315a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800315c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003162:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	461a      	mov	r2, r3
 800316a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800316c:	637b      	str	r3, [r7, #52]	; 0x34
 800316e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003170:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003172:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003174:	e841 2300 	strex	r3, r2, [r1]
 8003178:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800317a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800317c:	2b00      	cmp	r3, #0
 800317e:	d1e6      	bne.n	800314e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	3308      	adds	r3, #8
 8003186:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	e853 3f00 	ldrex	r3, [r3]
 800318e:	613b      	str	r3, [r7, #16]
   return(result);
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	f023 0301 	bic.w	r3, r3, #1
 8003196:	66bb      	str	r3, [r7, #104]	; 0x68
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	3308      	adds	r3, #8
 800319e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80031a0:	623a      	str	r2, [r7, #32]
 80031a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a4:	69f9      	ldr	r1, [r7, #28]
 80031a6:	6a3a      	ldr	r2, [r7, #32]
 80031a8:	e841 2300 	strex	r3, r2, [r1]
 80031ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1e5      	bne.n	8003180 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2220      	movs	r2, #32
 80031b8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2220      	movs	r2, #32
 80031be:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2220      	movs	r2, #32
 80031c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e010      	b.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	69da      	ldr	r2, [r3, #28]
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	4013      	ands	r3, r2
 80031de:	68ba      	ldr	r2, [r7, #8]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	bf0c      	ite	eq
 80031e4:	2301      	moveq	r3, #1
 80031e6:	2300      	movne	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	461a      	mov	r2, r3
 80031ec:	79fb      	ldrb	r3, [r7, #7]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	f43f af4a 	beq.w	8003088 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3770      	adds	r7, #112	; 0x70
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80031fe:	b480      	push	{r7}
 8003200:	b08f      	sub	sp, #60	; 0x3c
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800320a:	2b21      	cmp	r3, #33	; 0x21
 800320c:	d14d      	bne.n	80032aa <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003214:	b29b      	uxth	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d132      	bne.n	8003280 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003220:	6a3b      	ldr	r3, [r7, #32]
 8003222:	e853 3f00 	ldrex	r3, [r3]
 8003226:	61fb      	str	r3, [r7, #28]
   return(result);
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800322e:	637b      	str	r3, [r7, #52]	; 0x34
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	461a      	mov	r2, r3
 8003236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003238:	62fb      	str	r3, [r7, #44]	; 0x2c
 800323a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800323e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003240:	e841 2300 	strex	r3, r2, [r1]
 8003244:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1e6      	bne.n	800321a <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	e853 3f00 	ldrex	r3, [r3]
 8003258:	60bb      	str	r3, [r7, #8]
   return(result);
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003260:	633b      	str	r3, [r7, #48]	; 0x30
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	461a      	mov	r2, r3
 8003268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800326a:	61bb      	str	r3, [r7, #24]
 800326c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800326e:	6979      	ldr	r1, [r7, #20]
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	e841 2300 	strex	r3, r2, [r1]
 8003276:	613b      	str	r3, [r7, #16]
   return(result);
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1e6      	bne.n	800324c <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800327e:	e014      	b.n	80032aa <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003284:	781a      	ldrb	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	b292      	uxth	r2, r2
 800328c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003292:	1c5a      	adds	r2, r3, #1
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800329e:	b29b      	uxth	r3, r3
 80032a0:	3b01      	subs	r3, #1
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80032aa:	bf00      	nop
 80032ac:	373c      	adds	r7, #60	; 0x3c
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b091      	sub	sp, #68	; 0x44
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80032c2:	2b21      	cmp	r3, #33	; 0x21
 80032c4:	d151      	bne.n	800336a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d132      	bne.n	8003338 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	e853 3f00 	ldrex	r3, [r3]
 80032de:	623b      	str	r3, [r7, #32]
   return(result);
 80032e0:	6a3b      	ldr	r3, [r7, #32]
 80032e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	461a      	mov	r2, r3
 80032ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032f0:	633b      	str	r3, [r7, #48]	; 0x30
 80032f2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032f8:	e841 2300 	strex	r3, r2, [r1]
 80032fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80032fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1e6      	bne.n	80032d2 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	e853 3f00 	ldrex	r3, [r3]
 8003310:	60fb      	str	r3, [r7, #12]
   return(result);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003318:	637b      	str	r3, [r7, #52]	; 0x34
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	461a      	mov	r2, r3
 8003320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003322:	61fb      	str	r3, [r7, #28]
 8003324:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003326:	69b9      	ldr	r1, [r7, #24]
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	e841 2300 	strex	r3, r2, [r1]
 800332e:	617b      	str	r3, [r7, #20]
   return(result);
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1e6      	bne.n	8003304 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003336:	e018      	b.n	800336a <UART_TxISR_16BIT+0xb4>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800333c:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800333e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003340:	881a      	ldrh	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800334a:	b292      	uxth	r2, r2
 800334c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003352:	1c9a      	adds	r2, r3, #2
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800335e:	b29b      	uxth	r3, r3
 8003360:	3b01      	subs	r3, #1
 8003362:	b29a      	uxth	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800336a:	bf00      	nop
 800336c:	3744      	adds	r7, #68	; 0x44
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
	...

08003378 <__errno>:
 8003378:	4b01      	ldr	r3, [pc, #4]	; (8003380 <__errno+0x8>)
 800337a:	6818      	ldr	r0, [r3, #0]
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	2000000c 	.word	0x2000000c

08003384 <__libc_init_array>:
 8003384:	b570      	push	{r4, r5, r6, lr}
 8003386:	4d0d      	ldr	r5, [pc, #52]	; (80033bc <__libc_init_array+0x38>)
 8003388:	4c0d      	ldr	r4, [pc, #52]	; (80033c0 <__libc_init_array+0x3c>)
 800338a:	1b64      	subs	r4, r4, r5
 800338c:	10a4      	asrs	r4, r4, #2
 800338e:	2600      	movs	r6, #0
 8003390:	42a6      	cmp	r6, r4
 8003392:	d109      	bne.n	80033a8 <__libc_init_array+0x24>
 8003394:	4d0b      	ldr	r5, [pc, #44]	; (80033c4 <__libc_init_array+0x40>)
 8003396:	4c0c      	ldr	r4, [pc, #48]	; (80033c8 <__libc_init_array+0x44>)
 8003398:	f000 fc4e 	bl	8003c38 <_init>
 800339c:	1b64      	subs	r4, r4, r5
 800339e:	10a4      	asrs	r4, r4, #2
 80033a0:	2600      	movs	r6, #0
 80033a2:	42a6      	cmp	r6, r4
 80033a4:	d105      	bne.n	80033b2 <__libc_init_array+0x2e>
 80033a6:	bd70      	pop	{r4, r5, r6, pc}
 80033a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80033ac:	4798      	blx	r3
 80033ae:	3601      	adds	r6, #1
 80033b0:	e7ee      	b.n	8003390 <__libc_init_array+0xc>
 80033b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80033b6:	4798      	blx	r3
 80033b8:	3601      	adds	r6, #1
 80033ba:	e7f2      	b.n	80033a2 <__libc_init_array+0x1e>
 80033bc:	08003cf0 	.word	0x08003cf0
 80033c0:	08003cf0 	.word	0x08003cf0
 80033c4:	08003cf0 	.word	0x08003cf0
 80033c8:	08003cf4 	.word	0x08003cf4

080033cc <memset>:
 80033cc:	4402      	add	r2, r0
 80033ce:	4603      	mov	r3, r0
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d100      	bne.n	80033d6 <memset+0xa>
 80033d4:	4770      	bx	lr
 80033d6:	f803 1b01 	strb.w	r1, [r3], #1
 80033da:	e7f9      	b.n	80033d0 <memset+0x4>

080033dc <siprintf>:
 80033dc:	b40e      	push	{r1, r2, r3}
 80033de:	b500      	push	{lr}
 80033e0:	b09c      	sub	sp, #112	; 0x70
 80033e2:	ab1d      	add	r3, sp, #116	; 0x74
 80033e4:	9002      	str	r0, [sp, #8]
 80033e6:	9006      	str	r0, [sp, #24]
 80033e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80033ec:	4809      	ldr	r0, [pc, #36]	; (8003414 <siprintf+0x38>)
 80033ee:	9107      	str	r1, [sp, #28]
 80033f0:	9104      	str	r1, [sp, #16]
 80033f2:	4909      	ldr	r1, [pc, #36]	; (8003418 <siprintf+0x3c>)
 80033f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80033f8:	9105      	str	r1, [sp, #20]
 80033fa:	6800      	ldr	r0, [r0, #0]
 80033fc:	9301      	str	r3, [sp, #4]
 80033fe:	a902      	add	r1, sp, #8
 8003400:	f000 f868 	bl	80034d4 <_svfiprintf_r>
 8003404:	9b02      	ldr	r3, [sp, #8]
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
 800340a:	b01c      	add	sp, #112	; 0x70
 800340c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003410:	b003      	add	sp, #12
 8003412:	4770      	bx	lr
 8003414:	2000000c 	.word	0x2000000c
 8003418:	ffff0208 	.word	0xffff0208

0800341c <__ssputs_r>:
 800341c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003420:	688e      	ldr	r6, [r1, #8]
 8003422:	429e      	cmp	r6, r3
 8003424:	4682      	mov	sl, r0
 8003426:	460c      	mov	r4, r1
 8003428:	4690      	mov	r8, r2
 800342a:	461f      	mov	r7, r3
 800342c:	d838      	bhi.n	80034a0 <__ssputs_r+0x84>
 800342e:	898a      	ldrh	r2, [r1, #12]
 8003430:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003434:	d032      	beq.n	800349c <__ssputs_r+0x80>
 8003436:	6825      	ldr	r5, [r4, #0]
 8003438:	6909      	ldr	r1, [r1, #16]
 800343a:	eba5 0901 	sub.w	r9, r5, r1
 800343e:	6965      	ldr	r5, [r4, #20]
 8003440:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003444:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003448:	3301      	adds	r3, #1
 800344a:	444b      	add	r3, r9
 800344c:	106d      	asrs	r5, r5, #1
 800344e:	429d      	cmp	r5, r3
 8003450:	bf38      	it	cc
 8003452:	461d      	movcc	r5, r3
 8003454:	0553      	lsls	r3, r2, #21
 8003456:	d531      	bpl.n	80034bc <__ssputs_r+0xa0>
 8003458:	4629      	mov	r1, r5
 800345a:	f000 fb47 	bl	8003aec <_malloc_r>
 800345e:	4606      	mov	r6, r0
 8003460:	b950      	cbnz	r0, 8003478 <__ssputs_r+0x5c>
 8003462:	230c      	movs	r3, #12
 8003464:	f8ca 3000 	str.w	r3, [sl]
 8003468:	89a3      	ldrh	r3, [r4, #12]
 800346a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800346e:	81a3      	strh	r3, [r4, #12]
 8003470:	f04f 30ff 	mov.w	r0, #4294967295
 8003474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003478:	6921      	ldr	r1, [r4, #16]
 800347a:	464a      	mov	r2, r9
 800347c:	f000 fabe 	bl	80039fc <memcpy>
 8003480:	89a3      	ldrh	r3, [r4, #12]
 8003482:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800348a:	81a3      	strh	r3, [r4, #12]
 800348c:	6126      	str	r6, [r4, #16]
 800348e:	6165      	str	r5, [r4, #20]
 8003490:	444e      	add	r6, r9
 8003492:	eba5 0509 	sub.w	r5, r5, r9
 8003496:	6026      	str	r6, [r4, #0]
 8003498:	60a5      	str	r5, [r4, #8]
 800349a:	463e      	mov	r6, r7
 800349c:	42be      	cmp	r6, r7
 800349e:	d900      	bls.n	80034a2 <__ssputs_r+0x86>
 80034a0:	463e      	mov	r6, r7
 80034a2:	4632      	mov	r2, r6
 80034a4:	6820      	ldr	r0, [r4, #0]
 80034a6:	4641      	mov	r1, r8
 80034a8:	f000 fab6 	bl	8003a18 <memmove>
 80034ac:	68a3      	ldr	r3, [r4, #8]
 80034ae:	6822      	ldr	r2, [r4, #0]
 80034b0:	1b9b      	subs	r3, r3, r6
 80034b2:	4432      	add	r2, r6
 80034b4:	60a3      	str	r3, [r4, #8]
 80034b6:	6022      	str	r2, [r4, #0]
 80034b8:	2000      	movs	r0, #0
 80034ba:	e7db      	b.n	8003474 <__ssputs_r+0x58>
 80034bc:	462a      	mov	r2, r5
 80034be:	f000 fb6f 	bl	8003ba0 <_realloc_r>
 80034c2:	4606      	mov	r6, r0
 80034c4:	2800      	cmp	r0, #0
 80034c6:	d1e1      	bne.n	800348c <__ssputs_r+0x70>
 80034c8:	6921      	ldr	r1, [r4, #16]
 80034ca:	4650      	mov	r0, sl
 80034cc:	f000 fabe 	bl	8003a4c <_free_r>
 80034d0:	e7c7      	b.n	8003462 <__ssputs_r+0x46>
	...

080034d4 <_svfiprintf_r>:
 80034d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034d8:	4698      	mov	r8, r3
 80034da:	898b      	ldrh	r3, [r1, #12]
 80034dc:	061b      	lsls	r3, r3, #24
 80034de:	b09d      	sub	sp, #116	; 0x74
 80034e0:	4607      	mov	r7, r0
 80034e2:	460d      	mov	r5, r1
 80034e4:	4614      	mov	r4, r2
 80034e6:	d50e      	bpl.n	8003506 <_svfiprintf_r+0x32>
 80034e8:	690b      	ldr	r3, [r1, #16]
 80034ea:	b963      	cbnz	r3, 8003506 <_svfiprintf_r+0x32>
 80034ec:	2140      	movs	r1, #64	; 0x40
 80034ee:	f000 fafd 	bl	8003aec <_malloc_r>
 80034f2:	6028      	str	r0, [r5, #0]
 80034f4:	6128      	str	r0, [r5, #16]
 80034f6:	b920      	cbnz	r0, 8003502 <_svfiprintf_r+0x2e>
 80034f8:	230c      	movs	r3, #12
 80034fa:	603b      	str	r3, [r7, #0]
 80034fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003500:	e0d1      	b.n	80036a6 <_svfiprintf_r+0x1d2>
 8003502:	2340      	movs	r3, #64	; 0x40
 8003504:	616b      	str	r3, [r5, #20]
 8003506:	2300      	movs	r3, #0
 8003508:	9309      	str	r3, [sp, #36]	; 0x24
 800350a:	2320      	movs	r3, #32
 800350c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003510:	f8cd 800c 	str.w	r8, [sp, #12]
 8003514:	2330      	movs	r3, #48	; 0x30
 8003516:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80036c0 <_svfiprintf_r+0x1ec>
 800351a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800351e:	f04f 0901 	mov.w	r9, #1
 8003522:	4623      	mov	r3, r4
 8003524:	469a      	mov	sl, r3
 8003526:	f813 2b01 	ldrb.w	r2, [r3], #1
 800352a:	b10a      	cbz	r2, 8003530 <_svfiprintf_r+0x5c>
 800352c:	2a25      	cmp	r2, #37	; 0x25
 800352e:	d1f9      	bne.n	8003524 <_svfiprintf_r+0x50>
 8003530:	ebba 0b04 	subs.w	fp, sl, r4
 8003534:	d00b      	beq.n	800354e <_svfiprintf_r+0x7a>
 8003536:	465b      	mov	r3, fp
 8003538:	4622      	mov	r2, r4
 800353a:	4629      	mov	r1, r5
 800353c:	4638      	mov	r0, r7
 800353e:	f7ff ff6d 	bl	800341c <__ssputs_r>
 8003542:	3001      	adds	r0, #1
 8003544:	f000 80aa 	beq.w	800369c <_svfiprintf_r+0x1c8>
 8003548:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800354a:	445a      	add	r2, fp
 800354c:	9209      	str	r2, [sp, #36]	; 0x24
 800354e:	f89a 3000 	ldrb.w	r3, [sl]
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 80a2 	beq.w	800369c <_svfiprintf_r+0x1c8>
 8003558:	2300      	movs	r3, #0
 800355a:	f04f 32ff 	mov.w	r2, #4294967295
 800355e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003562:	f10a 0a01 	add.w	sl, sl, #1
 8003566:	9304      	str	r3, [sp, #16]
 8003568:	9307      	str	r3, [sp, #28]
 800356a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800356e:	931a      	str	r3, [sp, #104]	; 0x68
 8003570:	4654      	mov	r4, sl
 8003572:	2205      	movs	r2, #5
 8003574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003578:	4851      	ldr	r0, [pc, #324]	; (80036c0 <_svfiprintf_r+0x1ec>)
 800357a:	f7fc fe31 	bl	80001e0 <memchr>
 800357e:	9a04      	ldr	r2, [sp, #16]
 8003580:	b9d8      	cbnz	r0, 80035ba <_svfiprintf_r+0xe6>
 8003582:	06d0      	lsls	r0, r2, #27
 8003584:	bf44      	itt	mi
 8003586:	2320      	movmi	r3, #32
 8003588:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800358c:	0711      	lsls	r1, r2, #28
 800358e:	bf44      	itt	mi
 8003590:	232b      	movmi	r3, #43	; 0x2b
 8003592:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003596:	f89a 3000 	ldrb.w	r3, [sl]
 800359a:	2b2a      	cmp	r3, #42	; 0x2a
 800359c:	d015      	beq.n	80035ca <_svfiprintf_r+0xf6>
 800359e:	9a07      	ldr	r2, [sp, #28]
 80035a0:	4654      	mov	r4, sl
 80035a2:	2000      	movs	r0, #0
 80035a4:	f04f 0c0a 	mov.w	ip, #10
 80035a8:	4621      	mov	r1, r4
 80035aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80035ae:	3b30      	subs	r3, #48	; 0x30
 80035b0:	2b09      	cmp	r3, #9
 80035b2:	d94e      	bls.n	8003652 <_svfiprintf_r+0x17e>
 80035b4:	b1b0      	cbz	r0, 80035e4 <_svfiprintf_r+0x110>
 80035b6:	9207      	str	r2, [sp, #28]
 80035b8:	e014      	b.n	80035e4 <_svfiprintf_r+0x110>
 80035ba:	eba0 0308 	sub.w	r3, r0, r8
 80035be:	fa09 f303 	lsl.w	r3, r9, r3
 80035c2:	4313      	orrs	r3, r2
 80035c4:	9304      	str	r3, [sp, #16]
 80035c6:	46a2      	mov	sl, r4
 80035c8:	e7d2      	b.n	8003570 <_svfiprintf_r+0x9c>
 80035ca:	9b03      	ldr	r3, [sp, #12]
 80035cc:	1d19      	adds	r1, r3, #4
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	9103      	str	r1, [sp, #12]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	bfbb      	ittet	lt
 80035d6:	425b      	neglt	r3, r3
 80035d8:	f042 0202 	orrlt.w	r2, r2, #2
 80035dc:	9307      	strge	r3, [sp, #28]
 80035de:	9307      	strlt	r3, [sp, #28]
 80035e0:	bfb8      	it	lt
 80035e2:	9204      	strlt	r2, [sp, #16]
 80035e4:	7823      	ldrb	r3, [r4, #0]
 80035e6:	2b2e      	cmp	r3, #46	; 0x2e
 80035e8:	d10c      	bne.n	8003604 <_svfiprintf_r+0x130>
 80035ea:	7863      	ldrb	r3, [r4, #1]
 80035ec:	2b2a      	cmp	r3, #42	; 0x2a
 80035ee:	d135      	bne.n	800365c <_svfiprintf_r+0x188>
 80035f0:	9b03      	ldr	r3, [sp, #12]
 80035f2:	1d1a      	adds	r2, r3, #4
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	9203      	str	r2, [sp, #12]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	bfb8      	it	lt
 80035fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8003600:	3402      	adds	r4, #2
 8003602:	9305      	str	r3, [sp, #20]
 8003604:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80036d0 <_svfiprintf_r+0x1fc>
 8003608:	7821      	ldrb	r1, [r4, #0]
 800360a:	2203      	movs	r2, #3
 800360c:	4650      	mov	r0, sl
 800360e:	f7fc fde7 	bl	80001e0 <memchr>
 8003612:	b140      	cbz	r0, 8003626 <_svfiprintf_r+0x152>
 8003614:	2340      	movs	r3, #64	; 0x40
 8003616:	eba0 000a 	sub.w	r0, r0, sl
 800361a:	fa03 f000 	lsl.w	r0, r3, r0
 800361e:	9b04      	ldr	r3, [sp, #16]
 8003620:	4303      	orrs	r3, r0
 8003622:	3401      	adds	r4, #1
 8003624:	9304      	str	r3, [sp, #16]
 8003626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800362a:	4826      	ldr	r0, [pc, #152]	; (80036c4 <_svfiprintf_r+0x1f0>)
 800362c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003630:	2206      	movs	r2, #6
 8003632:	f7fc fdd5 	bl	80001e0 <memchr>
 8003636:	2800      	cmp	r0, #0
 8003638:	d038      	beq.n	80036ac <_svfiprintf_r+0x1d8>
 800363a:	4b23      	ldr	r3, [pc, #140]	; (80036c8 <_svfiprintf_r+0x1f4>)
 800363c:	bb1b      	cbnz	r3, 8003686 <_svfiprintf_r+0x1b2>
 800363e:	9b03      	ldr	r3, [sp, #12]
 8003640:	3307      	adds	r3, #7
 8003642:	f023 0307 	bic.w	r3, r3, #7
 8003646:	3308      	adds	r3, #8
 8003648:	9303      	str	r3, [sp, #12]
 800364a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800364c:	4433      	add	r3, r6
 800364e:	9309      	str	r3, [sp, #36]	; 0x24
 8003650:	e767      	b.n	8003522 <_svfiprintf_r+0x4e>
 8003652:	fb0c 3202 	mla	r2, ip, r2, r3
 8003656:	460c      	mov	r4, r1
 8003658:	2001      	movs	r0, #1
 800365a:	e7a5      	b.n	80035a8 <_svfiprintf_r+0xd4>
 800365c:	2300      	movs	r3, #0
 800365e:	3401      	adds	r4, #1
 8003660:	9305      	str	r3, [sp, #20]
 8003662:	4619      	mov	r1, r3
 8003664:	f04f 0c0a 	mov.w	ip, #10
 8003668:	4620      	mov	r0, r4
 800366a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800366e:	3a30      	subs	r2, #48	; 0x30
 8003670:	2a09      	cmp	r2, #9
 8003672:	d903      	bls.n	800367c <_svfiprintf_r+0x1a8>
 8003674:	2b00      	cmp	r3, #0
 8003676:	d0c5      	beq.n	8003604 <_svfiprintf_r+0x130>
 8003678:	9105      	str	r1, [sp, #20]
 800367a:	e7c3      	b.n	8003604 <_svfiprintf_r+0x130>
 800367c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003680:	4604      	mov	r4, r0
 8003682:	2301      	movs	r3, #1
 8003684:	e7f0      	b.n	8003668 <_svfiprintf_r+0x194>
 8003686:	ab03      	add	r3, sp, #12
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	462a      	mov	r2, r5
 800368c:	4b0f      	ldr	r3, [pc, #60]	; (80036cc <_svfiprintf_r+0x1f8>)
 800368e:	a904      	add	r1, sp, #16
 8003690:	4638      	mov	r0, r7
 8003692:	f3af 8000 	nop.w
 8003696:	1c42      	adds	r2, r0, #1
 8003698:	4606      	mov	r6, r0
 800369a:	d1d6      	bne.n	800364a <_svfiprintf_r+0x176>
 800369c:	89ab      	ldrh	r3, [r5, #12]
 800369e:	065b      	lsls	r3, r3, #25
 80036a0:	f53f af2c 	bmi.w	80034fc <_svfiprintf_r+0x28>
 80036a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80036a6:	b01d      	add	sp, #116	; 0x74
 80036a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036ac:	ab03      	add	r3, sp, #12
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	462a      	mov	r2, r5
 80036b2:	4b06      	ldr	r3, [pc, #24]	; (80036cc <_svfiprintf_r+0x1f8>)
 80036b4:	a904      	add	r1, sp, #16
 80036b6:	4638      	mov	r0, r7
 80036b8:	f000 f87a 	bl	80037b0 <_printf_i>
 80036bc:	e7eb      	b.n	8003696 <_svfiprintf_r+0x1c2>
 80036be:	bf00      	nop
 80036c0:	08003cbc 	.word	0x08003cbc
 80036c4:	08003cc6 	.word	0x08003cc6
 80036c8:	00000000 	.word	0x00000000
 80036cc:	0800341d 	.word	0x0800341d
 80036d0:	08003cc2 	.word	0x08003cc2

080036d4 <_printf_common>:
 80036d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036d8:	4616      	mov	r6, r2
 80036da:	4699      	mov	r9, r3
 80036dc:	688a      	ldr	r2, [r1, #8]
 80036de:	690b      	ldr	r3, [r1, #16]
 80036e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80036e4:	4293      	cmp	r3, r2
 80036e6:	bfb8      	it	lt
 80036e8:	4613      	movlt	r3, r2
 80036ea:	6033      	str	r3, [r6, #0]
 80036ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80036f0:	4607      	mov	r7, r0
 80036f2:	460c      	mov	r4, r1
 80036f4:	b10a      	cbz	r2, 80036fa <_printf_common+0x26>
 80036f6:	3301      	adds	r3, #1
 80036f8:	6033      	str	r3, [r6, #0]
 80036fa:	6823      	ldr	r3, [r4, #0]
 80036fc:	0699      	lsls	r1, r3, #26
 80036fe:	bf42      	ittt	mi
 8003700:	6833      	ldrmi	r3, [r6, #0]
 8003702:	3302      	addmi	r3, #2
 8003704:	6033      	strmi	r3, [r6, #0]
 8003706:	6825      	ldr	r5, [r4, #0]
 8003708:	f015 0506 	ands.w	r5, r5, #6
 800370c:	d106      	bne.n	800371c <_printf_common+0x48>
 800370e:	f104 0a19 	add.w	sl, r4, #25
 8003712:	68e3      	ldr	r3, [r4, #12]
 8003714:	6832      	ldr	r2, [r6, #0]
 8003716:	1a9b      	subs	r3, r3, r2
 8003718:	42ab      	cmp	r3, r5
 800371a:	dc26      	bgt.n	800376a <_printf_common+0x96>
 800371c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003720:	1e13      	subs	r3, r2, #0
 8003722:	6822      	ldr	r2, [r4, #0]
 8003724:	bf18      	it	ne
 8003726:	2301      	movne	r3, #1
 8003728:	0692      	lsls	r2, r2, #26
 800372a:	d42b      	bmi.n	8003784 <_printf_common+0xb0>
 800372c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003730:	4649      	mov	r1, r9
 8003732:	4638      	mov	r0, r7
 8003734:	47c0      	blx	r8
 8003736:	3001      	adds	r0, #1
 8003738:	d01e      	beq.n	8003778 <_printf_common+0xa4>
 800373a:	6823      	ldr	r3, [r4, #0]
 800373c:	68e5      	ldr	r5, [r4, #12]
 800373e:	6832      	ldr	r2, [r6, #0]
 8003740:	f003 0306 	and.w	r3, r3, #6
 8003744:	2b04      	cmp	r3, #4
 8003746:	bf08      	it	eq
 8003748:	1aad      	subeq	r5, r5, r2
 800374a:	68a3      	ldr	r3, [r4, #8]
 800374c:	6922      	ldr	r2, [r4, #16]
 800374e:	bf0c      	ite	eq
 8003750:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003754:	2500      	movne	r5, #0
 8003756:	4293      	cmp	r3, r2
 8003758:	bfc4      	itt	gt
 800375a:	1a9b      	subgt	r3, r3, r2
 800375c:	18ed      	addgt	r5, r5, r3
 800375e:	2600      	movs	r6, #0
 8003760:	341a      	adds	r4, #26
 8003762:	42b5      	cmp	r5, r6
 8003764:	d11a      	bne.n	800379c <_printf_common+0xc8>
 8003766:	2000      	movs	r0, #0
 8003768:	e008      	b.n	800377c <_printf_common+0xa8>
 800376a:	2301      	movs	r3, #1
 800376c:	4652      	mov	r2, sl
 800376e:	4649      	mov	r1, r9
 8003770:	4638      	mov	r0, r7
 8003772:	47c0      	blx	r8
 8003774:	3001      	adds	r0, #1
 8003776:	d103      	bne.n	8003780 <_printf_common+0xac>
 8003778:	f04f 30ff 	mov.w	r0, #4294967295
 800377c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003780:	3501      	adds	r5, #1
 8003782:	e7c6      	b.n	8003712 <_printf_common+0x3e>
 8003784:	18e1      	adds	r1, r4, r3
 8003786:	1c5a      	adds	r2, r3, #1
 8003788:	2030      	movs	r0, #48	; 0x30
 800378a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800378e:	4422      	add	r2, r4
 8003790:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003794:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003798:	3302      	adds	r3, #2
 800379a:	e7c7      	b.n	800372c <_printf_common+0x58>
 800379c:	2301      	movs	r3, #1
 800379e:	4622      	mov	r2, r4
 80037a0:	4649      	mov	r1, r9
 80037a2:	4638      	mov	r0, r7
 80037a4:	47c0      	blx	r8
 80037a6:	3001      	adds	r0, #1
 80037a8:	d0e6      	beq.n	8003778 <_printf_common+0xa4>
 80037aa:	3601      	adds	r6, #1
 80037ac:	e7d9      	b.n	8003762 <_printf_common+0x8e>
	...

080037b0 <_printf_i>:
 80037b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80037b4:	460c      	mov	r4, r1
 80037b6:	4691      	mov	r9, r2
 80037b8:	7e27      	ldrb	r7, [r4, #24]
 80037ba:	990c      	ldr	r1, [sp, #48]	; 0x30
 80037bc:	2f78      	cmp	r7, #120	; 0x78
 80037be:	4680      	mov	r8, r0
 80037c0:	469a      	mov	sl, r3
 80037c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80037c6:	d807      	bhi.n	80037d8 <_printf_i+0x28>
 80037c8:	2f62      	cmp	r7, #98	; 0x62
 80037ca:	d80a      	bhi.n	80037e2 <_printf_i+0x32>
 80037cc:	2f00      	cmp	r7, #0
 80037ce:	f000 80d8 	beq.w	8003982 <_printf_i+0x1d2>
 80037d2:	2f58      	cmp	r7, #88	; 0x58
 80037d4:	f000 80a3 	beq.w	800391e <_printf_i+0x16e>
 80037d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80037dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80037e0:	e03a      	b.n	8003858 <_printf_i+0xa8>
 80037e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80037e6:	2b15      	cmp	r3, #21
 80037e8:	d8f6      	bhi.n	80037d8 <_printf_i+0x28>
 80037ea:	a001      	add	r0, pc, #4	; (adr r0, 80037f0 <_printf_i+0x40>)
 80037ec:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80037f0:	08003849 	.word	0x08003849
 80037f4:	0800385d 	.word	0x0800385d
 80037f8:	080037d9 	.word	0x080037d9
 80037fc:	080037d9 	.word	0x080037d9
 8003800:	080037d9 	.word	0x080037d9
 8003804:	080037d9 	.word	0x080037d9
 8003808:	0800385d 	.word	0x0800385d
 800380c:	080037d9 	.word	0x080037d9
 8003810:	080037d9 	.word	0x080037d9
 8003814:	080037d9 	.word	0x080037d9
 8003818:	080037d9 	.word	0x080037d9
 800381c:	08003969 	.word	0x08003969
 8003820:	0800388d 	.word	0x0800388d
 8003824:	0800394b 	.word	0x0800394b
 8003828:	080037d9 	.word	0x080037d9
 800382c:	080037d9 	.word	0x080037d9
 8003830:	0800398b 	.word	0x0800398b
 8003834:	080037d9 	.word	0x080037d9
 8003838:	0800388d 	.word	0x0800388d
 800383c:	080037d9 	.word	0x080037d9
 8003840:	080037d9 	.word	0x080037d9
 8003844:	08003953 	.word	0x08003953
 8003848:	680b      	ldr	r3, [r1, #0]
 800384a:	1d1a      	adds	r2, r3, #4
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	600a      	str	r2, [r1, #0]
 8003850:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003854:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003858:	2301      	movs	r3, #1
 800385a:	e0a3      	b.n	80039a4 <_printf_i+0x1f4>
 800385c:	6825      	ldr	r5, [r4, #0]
 800385e:	6808      	ldr	r0, [r1, #0]
 8003860:	062e      	lsls	r6, r5, #24
 8003862:	f100 0304 	add.w	r3, r0, #4
 8003866:	d50a      	bpl.n	800387e <_printf_i+0xce>
 8003868:	6805      	ldr	r5, [r0, #0]
 800386a:	600b      	str	r3, [r1, #0]
 800386c:	2d00      	cmp	r5, #0
 800386e:	da03      	bge.n	8003878 <_printf_i+0xc8>
 8003870:	232d      	movs	r3, #45	; 0x2d
 8003872:	426d      	negs	r5, r5
 8003874:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003878:	485e      	ldr	r0, [pc, #376]	; (80039f4 <_printf_i+0x244>)
 800387a:	230a      	movs	r3, #10
 800387c:	e019      	b.n	80038b2 <_printf_i+0x102>
 800387e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003882:	6805      	ldr	r5, [r0, #0]
 8003884:	600b      	str	r3, [r1, #0]
 8003886:	bf18      	it	ne
 8003888:	b22d      	sxthne	r5, r5
 800388a:	e7ef      	b.n	800386c <_printf_i+0xbc>
 800388c:	680b      	ldr	r3, [r1, #0]
 800388e:	6825      	ldr	r5, [r4, #0]
 8003890:	1d18      	adds	r0, r3, #4
 8003892:	6008      	str	r0, [r1, #0]
 8003894:	0628      	lsls	r0, r5, #24
 8003896:	d501      	bpl.n	800389c <_printf_i+0xec>
 8003898:	681d      	ldr	r5, [r3, #0]
 800389a:	e002      	b.n	80038a2 <_printf_i+0xf2>
 800389c:	0669      	lsls	r1, r5, #25
 800389e:	d5fb      	bpl.n	8003898 <_printf_i+0xe8>
 80038a0:	881d      	ldrh	r5, [r3, #0]
 80038a2:	4854      	ldr	r0, [pc, #336]	; (80039f4 <_printf_i+0x244>)
 80038a4:	2f6f      	cmp	r7, #111	; 0x6f
 80038a6:	bf0c      	ite	eq
 80038a8:	2308      	moveq	r3, #8
 80038aa:	230a      	movne	r3, #10
 80038ac:	2100      	movs	r1, #0
 80038ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80038b2:	6866      	ldr	r6, [r4, #4]
 80038b4:	60a6      	str	r6, [r4, #8]
 80038b6:	2e00      	cmp	r6, #0
 80038b8:	bfa2      	ittt	ge
 80038ba:	6821      	ldrge	r1, [r4, #0]
 80038bc:	f021 0104 	bicge.w	r1, r1, #4
 80038c0:	6021      	strge	r1, [r4, #0]
 80038c2:	b90d      	cbnz	r5, 80038c8 <_printf_i+0x118>
 80038c4:	2e00      	cmp	r6, #0
 80038c6:	d04d      	beq.n	8003964 <_printf_i+0x1b4>
 80038c8:	4616      	mov	r6, r2
 80038ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80038ce:	fb03 5711 	mls	r7, r3, r1, r5
 80038d2:	5dc7      	ldrb	r7, [r0, r7]
 80038d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80038d8:	462f      	mov	r7, r5
 80038da:	42bb      	cmp	r3, r7
 80038dc:	460d      	mov	r5, r1
 80038de:	d9f4      	bls.n	80038ca <_printf_i+0x11a>
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d10b      	bne.n	80038fc <_printf_i+0x14c>
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	07df      	lsls	r7, r3, #31
 80038e8:	d508      	bpl.n	80038fc <_printf_i+0x14c>
 80038ea:	6923      	ldr	r3, [r4, #16]
 80038ec:	6861      	ldr	r1, [r4, #4]
 80038ee:	4299      	cmp	r1, r3
 80038f0:	bfde      	ittt	le
 80038f2:	2330      	movle	r3, #48	; 0x30
 80038f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80038f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80038fc:	1b92      	subs	r2, r2, r6
 80038fe:	6122      	str	r2, [r4, #16]
 8003900:	f8cd a000 	str.w	sl, [sp]
 8003904:	464b      	mov	r3, r9
 8003906:	aa03      	add	r2, sp, #12
 8003908:	4621      	mov	r1, r4
 800390a:	4640      	mov	r0, r8
 800390c:	f7ff fee2 	bl	80036d4 <_printf_common>
 8003910:	3001      	adds	r0, #1
 8003912:	d14c      	bne.n	80039ae <_printf_i+0x1fe>
 8003914:	f04f 30ff 	mov.w	r0, #4294967295
 8003918:	b004      	add	sp, #16
 800391a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800391e:	4835      	ldr	r0, [pc, #212]	; (80039f4 <_printf_i+0x244>)
 8003920:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	680e      	ldr	r6, [r1, #0]
 8003928:	061f      	lsls	r7, r3, #24
 800392a:	f856 5b04 	ldr.w	r5, [r6], #4
 800392e:	600e      	str	r6, [r1, #0]
 8003930:	d514      	bpl.n	800395c <_printf_i+0x1ac>
 8003932:	07d9      	lsls	r1, r3, #31
 8003934:	bf44      	itt	mi
 8003936:	f043 0320 	orrmi.w	r3, r3, #32
 800393a:	6023      	strmi	r3, [r4, #0]
 800393c:	b91d      	cbnz	r5, 8003946 <_printf_i+0x196>
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	f023 0320 	bic.w	r3, r3, #32
 8003944:	6023      	str	r3, [r4, #0]
 8003946:	2310      	movs	r3, #16
 8003948:	e7b0      	b.n	80038ac <_printf_i+0xfc>
 800394a:	6823      	ldr	r3, [r4, #0]
 800394c:	f043 0320 	orr.w	r3, r3, #32
 8003950:	6023      	str	r3, [r4, #0]
 8003952:	2378      	movs	r3, #120	; 0x78
 8003954:	4828      	ldr	r0, [pc, #160]	; (80039f8 <_printf_i+0x248>)
 8003956:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800395a:	e7e3      	b.n	8003924 <_printf_i+0x174>
 800395c:	065e      	lsls	r6, r3, #25
 800395e:	bf48      	it	mi
 8003960:	b2ad      	uxthmi	r5, r5
 8003962:	e7e6      	b.n	8003932 <_printf_i+0x182>
 8003964:	4616      	mov	r6, r2
 8003966:	e7bb      	b.n	80038e0 <_printf_i+0x130>
 8003968:	680b      	ldr	r3, [r1, #0]
 800396a:	6826      	ldr	r6, [r4, #0]
 800396c:	6960      	ldr	r0, [r4, #20]
 800396e:	1d1d      	adds	r5, r3, #4
 8003970:	600d      	str	r5, [r1, #0]
 8003972:	0635      	lsls	r5, r6, #24
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	d501      	bpl.n	800397c <_printf_i+0x1cc>
 8003978:	6018      	str	r0, [r3, #0]
 800397a:	e002      	b.n	8003982 <_printf_i+0x1d2>
 800397c:	0671      	lsls	r1, r6, #25
 800397e:	d5fb      	bpl.n	8003978 <_printf_i+0x1c8>
 8003980:	8018      	strh	r0, [r3, #0]
 8003982:	2300      	movs	r3, #0
 8003984:	6123      	str	r3, [r4, #16]
 8003986:	4616      	mov	r6, r2
 8003988:	e7ba      	b.n	8003900 <_printf_i+0x150>
 800398a:	680b      	ldr	r3, [r1, #0]
 800398c:	1d1a      	adds	r2, r3, #4
 800398e:	600a      	str	r2, [r1, #0]
 8003990:	681e      	ldr	r6, [r3, #0]
 8003992:	6862      	ldr	r2, [r4, #4]
 8003994:	2100      	movs	r1, #0
 8003996:	4630      	mov	r0, r6
 8003998:	f7fc fc22 	bl	80001e0 <memchr>
 800399c:	b108      	cbz	r0, 80039a2 <_printf_i+0x1f2>
 800399e:	1b80      	subs	r0, r0, r6
 80039a0:	6060      	str	r0, [r4, #4]
 80039a2:	6863      	ldr	r3, [r4, #4]
 80039a4:	6123      	str	r3, [r4, #16]
 80039a6:	2300      	movs	r3, #0
 80039a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039ac:	e7a8      	b.n	8003900 <_printf_i+0x150>
 80039ae:	6923      	ldr	r3, [r4, #16]
 80039b0:	4632      	mov	r2, r6
 80039b2:	4649      	mov	r1, r9
 80039b4:	4640      	mov	r0, r8
 80039b6:	47d0      	blx	sl
 80039b8:	3001      	adds	r0, #1
 80039ba:	d0ab      	beq.n	8003914 <_printf_i+0x164>
 80039bc:	6823      	ldr	r3, [r4, #0]
 80039be:	079b      	lsls	r3, r3, #30
 80039c0:	d413      	bmi.n	80039ea <_printf_i+0x23a>
 80039c2:	68e0      	ldr	r0, [r4, #12]
 80039c4:	9b03      	ldr	r3, [sp, #12]
 80039c6:	4298      	cmp	r0, r3
 80039c8:	bfb8      	it	lt
 80039ca:	4618      	movlt	r0, r3
 80039cc:	e7a4      	b.n	8003918 <_printf_i+0x168>
 80039ce:	2301      	movs	r3, #1
 80039d0:	4632      	mov	r2, r6
 80039d2:	4649      	mov	r1, r9
 80039d4:	4640      	mov	r0, r8
 80039d6:	47d0      	blx	sl
 80039d8:	3001      	adds	r0, #1
 80039da:	d09b      	beq.n	8003914 <_printf_i+0x164>
 80039dc:	3501      	adds	r5, #1
 80039de:	68e3      	ldr	r3, [r4, #12]
 80039e0:	9903      	ldr	r1, [sp, #12]
 80039e2:	1a5b      	subs	r3, r3, r1
 80039e4:	42ab      	cmp	r3, r5
 80039e6:	dcf2      	bgt.n	80039ce <_printf_i+0x21e>
 80039e8:	e7eb      	b.n	80039c2 <_printf_i+0x212>
 80039ea:	2500      	movs	r5, #0
 80039ec:	f104 0619 	add.w	r6, r4, #25
 80039f0:	e7f5      	b.n	80039de <_printf_i+0x22e>
 80039f2:	bf00      	nop
 80039f4:	08003ccd 	.word	0x08003ccd
 80039f8:	08003cde 	.word	0x08003cde

080039fc <memcpy>:
 80039fc:	440a      	add	r2, r1
 80039fe:	4291      	cmp	r1, r2
 8003a00:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a04:	d100      	bne.n	8003a08 <memcpy+0xc>
 8003a06:	4770      	bx	lr
 8003a08:	b510      	push	{r4, lr}
 8003a0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a12:	4291      	cmp	r1, r2
 8003a14:	d1f9      	bne.n	8003a0a <memcpy+0xe>
 8003a16:	bd10      	pop	{r4, pc}

08003a18 <memmove>:
 8003a18:	4288      	cmp	r0, r1
 8003a1a:	b510      	push	{r4, lr}
 8003a1c:	eb01 0402 	add.w	r4, r1, r2
 8003a20:	d902      	bls.n	8003a28 <memmove+0x10>
 8003a22:	4284      	cmp	r4, r0
 8003a24:	4623      	mov	r3, r4
 8003a26:	d807      	bhi.n	8003a38 <memmove+0x20>
 8003a28:	1e43      	subs	r3, r0, #1
 8003a2a:	42a1      	cmp	r1, r4
 8003a2c:	d008      	beq.n	8003a40 <memmove+0x28>
 8003a2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003a36:	e7f8      	b.n	8003a2a <memmove+0x12>
 8003a38:	4402      	add	r2, r0
 8003a3a:	4601      	mov	r1, r0
 8003a3c:	428a      	cmp	r2, r1
 8003a3e:	d100      	bne.n	8003a42 <memmove+0x2a>
 8003a40:	bd10      	pop	{r4, pc}
 8003a42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003a46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003a4a:	e7f7      	b.n	8003a3c <memmove+0x24>

08003a4c <_free_r>:
 8003a4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003a4e:	2900      	cmp	r1, #0
 8003a50:	d048      	beq.n	8003ae4 <_free_r+0x98>
 8003a52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a56:	9001      	str	r0, [sp, #4]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f1a1 0404 	sub.w	r4, r1, #4
 8003a5e:	bfb8      	it	lt
 8003a60:	18e4      	addlt	r4, r4, r3
 8003a62:	f000 f8d3 	bl	8003c0c <__malloc_lock>
 8003a66:	4a20      	ldr	r2, [pc, #128]	; (8003ae8 <_free_r+0x9c>)
 8003a68:	9801      	ldr	r0, [sp, #4]
 8003a6a:	6813      	ldr	r3, [r2, #0]
 8003a6c:	4615      	mov	r5, r2
 8003a6e:	b933      	cbnz	r3, 8003a7e <_free_r+0x32>
 8003a70:	6063      	str	r3, [r4, #4]
 8003a72:	6014      	str	r4, [r2, #0]
 8003a74:	b003      	add	sp, #12
 8003a76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003a7a:	f000 b8cd 	b.w	8003c18 <__malloc_unlock>
 8003a7e:	42a3      	cmp	r3, r4
 8003a80:	d90b      	bls.n	8003a9a <_free_r+0x4e>
 8003a82:	6821      	ldr	r1, [r4, #0]
 8003a84:	1862      	adds	r2, r4, r1
 8003a86:	4293      	cmp	r3, r2
 8003a88:	bf04      	itt	eq
 8003a8a:	681a      	ldreq	r2, [r3, #0]
 8003a8c:	685b      	ldreq	r3, [r3, #4]
 8003a8e:	6063      	str	r3, [r4, #4]
 8003a90:	bf04      	itt	eq
 8003a92:	1852      	addeq	r2, r2, r1
 8003a94:	6022      	streq	r2, [r4, #0]
 8003a96:	602c      	str	r4, [r5, #0]
 8003a98:	e7ec      	b.n	8003a74 <_free_r+0x28>
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	b10b      	cbz	r3, 8003aa4 <_free_r+0x58>
 8003aa0:	42a3      	cmp	r3, r4
 8003aa2:	d9fa      	bls.n	8003a9a <_free_r+0x4e>
 8003aa4:	6811      	ldr	r1, [r2, #0]
 8003aa6:	1855      	adds	r5, r2, r1
 8003aa8:	42a5      	cmp	r5, r4
 8003aaa:	d10b      	bne.n	8003ac4 <_free_r+0x78>
 8003aac:	6824      	ldr	r4, [r4, #0]
 8003aae:	4421      	add	r1, r4
 8003ab0:	1854      	adds	r4, r2, r1
 8003ab2:	42a3      	cmp	r3, r4
 8003ab4:	6011      	str	r1, [r2, #0]
 8003ab6:	d1dd      	bne.n	8003a74 <_free_r+0x28>
 8003ab8:	681c      	ldr	r4, [r3, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	6053      	str	r3, [r2, #4]
 8003abe:	4421      	add	r1, r4
 8003ac0:	6011      	str	r1, [r2, #0]
 8003ac2:	e7d7      	b.n	8003a74 <_free_r+0x28>
 8003ac4:	d902      	bls.n	8003acc <_free_r+0x80>
 8003ac6:	230c      	movs	r3, #12
 8003ac8:	6003      	str	r3, [r0, #0]
 8003aca:	e7d3      	b.n	8003a74 <_free_r+0x28>
 8003acc:	6825      	ldr	r5, [r4, #0]
 8003ace:	1961      	adds	r1, r4, r5
 8003ad0:	428b      	cmp	r3, r1
 8003ad2:	bf04      	itt	eq
 8003ad4:	6819      	ldreq	r1, [r3, #0]
 8003ad6:	685b      	ldreq	r3, [r3, #4]
 8003ad8:	6063      	str	r3, [r4, #4]
 8003ada:	bf04      	itt	eq
 8003adc:	1949      	addeq	r1, r1, r5
 8003ade:	6021      	streq	r1, [r4, #0]
 8003ae0:	6054      	str	r4, [r2, #4]
 8003ae2:	e7c7      	b.n	8003a74 <_free_r+0x28>
 8003ae4:	b003      	add	sp, #12
 8003ae6:	bd30      	pop	{r4, r5, pc}
 8003ae8:	20000090 	.word	0x20000090

08003aec <_malloc_r>:
 8003aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aee:	1ccd      	adds	r5, r1, #3
 8003af0:	f025 0503 	bic.w	r5, r5, #3
 8003af4:	3508      	adds	r5, #8
 8003af6:	2d0c      	cmp	r5, #12
 8003af8:	bf38      	it	cc
 8003afa:	250c      	movcc	r5, #12
 8003afc:	2d00      	cmp	r5, #0
 8003afe:	4606      	mov	r6, r0
 8003b00:	db01      	blt.n	8003b06 <_malloc_r+0x1a>
 8003b02:	42a9      	cmp	r1, r5
 8003b04:	d903      	bls.n	8003b0e <_malloc_r+0x22>
 8003b06:	230c      	movs	r3, #12
 8003b08:	6033      	str	r3, [r6, #0]
 8003b0a:	2000      	movs	r0, #0
 8003b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b0e:	f000 f87d 	bl	8003c0c <__malloc_lock>
 8003b12:	4921      	ldr	r1, [pc, #132]	; (8003b98 <_malloc_r+0xac>)
 8003b14:	680a      	ldr	r2, [r1, #0]
 8003b16:	4614      	mov	r4, r2
 8003b18:	b99c      	cbnz	r4, 8003b42 <_malloc_r+0x56>
 8003b1a:	4f20      	ldr	r7, [pc, #128]	; (8003b9c <_malloc_r+0xb0>)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	b923      	cbnz	r3, 8003b2a <_malloc_r+0x3e>
 8003b20:	4621      	mov	r1, r4
 8003b22:	4630      	mov	r0, r6
 8003b24:	f000 f862 	bl	8003bec <_sbrk_r>
 8003b28:	6038      	str	r0, [r7, #0]
 8003b2a:	4629      	mov	r1, r5
 8003b2c:	4630      	mov	r0, r6
 8003b2e:	f000 f85d 	bl	8003bec <_sbrk_r>
 8003b32:	1c43      	adds	r3, r0, #1
 8003b34:	d123      	bne.n	8003b7e <_malloc_r+0x92>
 8003b36:	230c      	movs	r3, #12
 8003b38:	6033      	str	r3, [r6, #0]
 8003b3a:	4630      	mov	r0, r6
 8003b3c:	f000 f86c 	bl	8003c18 <__malloc_unlock>
 8003b40:	e7e3      	b.n	8003b0a <_malloc_r+0x1e>
 8003b42:	6823      	ldr	r3, [r4, #0]
 8003b44:	1b5b      	subs	r3, r3, r5
 8003b46:	d417      	bmi.n	8003b78 <_malloc_r+0x8c>
 8003b48:	2b0b      	cmp	r3, #11
 8003b4a:	d903      	bls.n	8003b54 <_malloc_r+0x68>
 8003b4c:	6023      	str	r3, [r4, #0]
 8003b4e:	441c      	add	r4, r3
 8003b50:	6025      	str	r5, [r4, #0]
 8003b52:	e004      	b.n	8003b5e <_malloc_r+0x72>
 8003b54:	6863      	ldr	r3, [r4, #4]
 8003b56:	42a2      	cmp	r2, r4
 8003b58:	bf0c      	ite	eq
 8003b5a:	600b      	streq	r3, [r1, #0]
 8003b5c:	6053      	strne	r3, [r2, #4]
 8003b5e:	4630      	mov	r0, r6
 8003b60:	f000 f85a 	bl	8003c18 <__malloc_unlock>
 8003b64:	f104 000b 	add.w	r0, r4, #11
 8003b68:	1d23      	adds	r3, r4, #4
 8003b6a:	f020 0007 	bic.w	r0, r0, #7
 8003b6e:	1ac2      	subs	r2, r0, r3
 8003b70:	d0cc      	beq.n	8003b0c <_malloc_r+0x20>
 8003b72:	1a1b      	subs	r3, r3, r0
 8003b74:	50a3      	str	r3, [r4, r2]
 8003b76:	e7c9      	b.n	8003b0c <_malloc_r+0x20>
 8003b78:	4622      	mov	r2, r4
 8003b7a:	6864      	ldr	r4, [r4, #4]
 8003b7c:	e7cc      	b.n	8003b18 <_malloc_r+0x2c>
 8003b7e:	1cc4      	adds	r4, r0, #3
 8003b80:	f024 0403 	bic.w	r4, r4, #3
 8003b84:	42a0      	cmp	r0, r4
 8003b86:	d0e3      	beq.n	8003b50 <_malloc_r+0x64>
 8003b88:	1a21      	subs	r1, r4, r0
 8003b8a:	4630      	mov	r0, r6
 8003b8c:	f000 f82e 	bl	8003bec <_sbrk_r>
 8003b90:	3001      	adds	r0, #1
 8003b92:	d1dd      	bne.n	8003b50 <_malloc_r+0x64>
 8003b94:	e7cf      	b.n	8003b36 <_malloc_r+0x4a>
 8003b96:	bf00      	nop
 8003b98:	20000090 	.word	0x20000090
 8003b9c:	20000094 	.word	0x20000094

08003ba0 <_realloc_r>:
 8003ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba2:	4607      	mov	r7, r0
 8003ba4:	4614      	mov	r4, r2
 8003ba6:	460e      	mov	r6, r1
 8003ba8:	b921      	cbnz	r1, 8003bb4 <_realloc_r+0x14>
 8003baa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003bae:	4611      	mov	r1, r2
 8003bb0:	f7ff bf9c 	b.w	8003aec <_malloc_r>
 8003bb4:	b922      	cbnz	r2, 8003bc0 <_realloc_r+0x20>
 8003bb6:	f7ff ff49 	bl	8003a4c <_free_r>
 8003bba:	4625      	mov	r5, r4
 8003bbc:	4628      	mov	r0, r5
 8003bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bc0:	f000 f830 	bl	8003c24 <_malloc_usable_size_r>
 8003bc4:	42a0      	cmp	r0, r4
 8003bc6:	d20f      	bcs.n	8003be8 <_realloc_r+0x48>
 8003bc8:	4621      	mov	r1, r4
 8003bca:	4638      	mov	r0, r7
 8003bcc:	f7ff ff8e 	bl	8003aec <_malloc_r>
 8003bd0:	4605      	mov	r5, r0
 8003bd2:	2800      	cmp	r0, #0
 8003bd4:	d0f2      	beq.n	8003bbc <_realloc_r+0x1c>
 8003bd6:	4631      	mov	r1, r6
 8003bd8:	4622      	mov	r2, r4
 8003bda:	f7ff ff0f 	bl	80039fc <memcpy>
 8003bde:	4631      	mov	r1, r6
 8003be0:	4638      	mov	r0, r7
 8003be2:	f7ff ff33 	bl	8003a4c <_free_r>
 8003be6:	e7e9      	b.n	8003bbc <_realloc_r+0x1c>
 8003be8:	4635      	mov	r5, r6
 8003bea:	e7e7      	b.n	8003bbc <_realloc_r+0x1c>

08003bec <_sbrk_r>:
 8003bec:	b538      	push	{r3, r4, r5, lr}
 8003bee:	4d06      	ldr	r5, [pc, #24]	; (8003c08 <_sbrk_r+0x1c>)
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	4604      	mov	r4, r0
 8003bf4:	4608      	mov	r0, r1
 8003bf6:	602b      	str	r3, [r5, #0]
 8003bf8:	f7fc fd66 	bl	80006c8 <_sbrk>
 8003bfc:	1c43      	adds	r3, r0, #1
 8003bfe:	d102      	bne.n	8003c06 <_sbrk_r+0x1a>
 8003c00:	682b      	ldr	r3, [r5, #0]
 8003c02:	b103      	cbz	r3, 8003c06 <_sbrk_r+0x1a>
 8003c04:	6023      	str	r3, [r4, #0]
 8003c06:	bd38      	pop	{r3, r4, r5, pc}
 8003c08:	2000016c 	.word	0x2000016c

08003c0c <__malloc_lock>:
 8003c0c:	4801      	ldr	r0, [pc, #4]	; (8003c14 <__malloc_lock+0x8>)
 8003c0e:	f000 b811 	b.w	8003c34 <__retarget_lock_acquire_recursive>
 8003c12:	bf00      	nop
 8003c14:	20000174 	.word	0x20000174

08003c18 <__malloc_unlock>:
 8003c18:	4801      	ldr	r0, [pc, #4]	; (8003c20 <__malloc_unlock+0x8>)
 8003c1a:	f000 b80c 	b.w	8003c36 <__retarget_lock_release_recursive>
 8003c1e:	bf00      	nop
 8003c20:	20000174 	.word	0x20000174

08003c24 <_malloc_usable_size_r>:
 8003c24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c28:	1f18      	subs	r0, r3, #4
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	bfbc      	itt	lt
 8003c2e:	580b      	ldrlt	r3, [r1, r0]
 8003c30:	18c0      	addlt	r0, r0, r3
 8003c32:	4770      	bx	lr

08003c34 <__retarget_lock_acquire_recursive>:
 8003c34:	4770      	bx	lr

08003c36 <__retarget_lock_release_recursive>:
 8003c36:	4770      	bx	lr

08003c38 <_init>:
 8003c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3a:	bf00      	nop
 8003c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c3e:	bc08      	pop	{r3}
 8003c40:	469e      	mov	lr, r3
 8003c42:	4770      	bx	lr

08003c44 <_fini>:
 8003c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c46:	bf00      	nop
 8003c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c4a:	bc08      	pop	{r3}
 8003c4c:	469e      	mov	lr, r3
 8003c4e:	4770      	bx	lr
