/**
 *
 * @file CAN_RegisterDefines_IFn_MSK2.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim Apr 30, 2021 @endverbatim
 *
 * @author
 * @verbatim indevicemex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * Apr 30, 2021        indevicemex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_CAN_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_CAN_REGISTERDEFINES_IFNMSK2_H_
#define XDRIVER_MCU_CAN_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_CAN_REGISTERDEFINES_IFNMSK2_H_

#include <xDriver_MCU/CAN/Peripheral/xHeader/CAN_Enum.h>

/******************************************************************************************
************************************ 14-15 IFn_MSK2 *********************************************
******************************************************************************************/
/*--------*/
#define CAN_IFn_MSK2_R_MSK_MASK    ((UBase_t) 0x00001FFFUL)
#define CAN_IFn_MSK2_R_MSK_BIT    ((UBase_t) 0UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID16    ((UBase_t) 0x00000001UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID17    ((UBase_t) 0x00000002UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID18    ((UBase_t) 0x00000004UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID19    ((UBase_t) 0x00000008UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID20    ((UBase_t) 0x00000010UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID21    ((UBase_t) 0x00000020UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID22    ((UBase_t) 0x00000040UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID23    ((UBase_t) 0x00000080UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID24    ((UBase_t) 0x00000100UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID25    ((UBase_t) 0x00000200UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID26    ((UBase_t) 0x00000400UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID27    ((UBase_t) 0x00000800UL)
#define CAN_IFn_MSK2_R_MSK_EX_ID28    ((UBase_t) 0x00001000UL)

#define CAN_IFn_MSK2_R_MSK_ID0    ((UBase_t) 0x00000004UL)
#define CAN_IFn_MSK2_R_MSK_ID1    ((UBase_t) 0x00000008UL)
#define CAN_IFn_MSK2_R_MSK_ID2    ((UBase_t) 0x00000010UL)
#define CAN_IFn_MSK2_R_MSK_ID3    ((UBase_t) 0x00000020UL)
#define CAN_IFn_MSK2_R_MSK_ID4    ((UBase_t) 0x00000040UL)
#define CAN_IFn_MSK2_R_MSK_ID5    ((UBase_t) 0x00000080UL)
#define CAN_IFn_MSK2_R_MSK_ID6    ((UBase_t) 0x00000100UL)
#define CAN_IFn_MSK2_R_MSK_ID7    ((UBase_t) 0x00000200UL)
#define CAN_IFn_MSK2_R_MSK_ID8    ((UBase_t) 0x00000400UL)
#define CAN_IFn_MSK2_R_MSK_ID9    ((UBase_t) 0x00000800UL)
#define CAN_IFn_MSK2_R_MSK_ID10    ((UBase_t) 0x00001000UL)

#define CAN_IFn_MSK2_MSK_MASK    ((UBase_t) 0x00001FFFUL)
#define CAN_IFn_MSK2_MSK_EX_ID16    ((UBase_t) 0x00000001UL)
#define CAN_IFn_MSK2_MSK_EX_ID17    ((UBase_t) 0x00000002UL)
#define CAN_IFn_MSK2_MSK_EX_ID18    ((UBase_t) 0x00000004UL)
#define CAN_IFn_MSK2_MSK_EX_ID19    ((UBase_t) 0x00000008UL)
#define CAN_IFn_MSK2_MSK_EX_ID20    ((UBase_t) 0x00000010UL)
#define CAN_IFn_MSK2_MSK_EX_ID21    ((UBase_t) 0x00000020UL)
#define CAN_IFn_MSK2_MSK_EX_ID22    ((UBase_t) 0x00000040UL)
#define CAN_IFn_MSK2_MSK_EX_ID23    ((UBase_t) 0x00000080UL)
#define CAN_IFn_MSK2_MSK_EX_ID24    ((UBase_t) 0x00000100UL)
#define CAN_IFn_MSK2_MSK_EX_ID25    ((UBase_t) 0x00000200UL)
#define CAN_IFn_MSK2_MSK_EX_ID26    ((UBase_t) 0x00000400UL)
#define CAN_IFn_MSK2_MSK_EX_ID27    ((UBase_t) 0x00000800UL)
#define CAN_IFn_MSK2_MSK_EX_ID28    ((UBase_t) 0x00001000UL)

#define CAN_IFn_MSK2_MSK_ID0    ((UBase_t) 0x00000004UL)
#define CAN_IFn_MSK2_MSK_ID1    ((UBase_t) 0x00000008UL)
#define CAN_IFn_MSK2_MSK_ID2    ((UBase_t) 0x00000010UL)
#define CAN_IFn_MSK2_MSK_ID3    ((UBase_t) 0x00000020UL)
#define CAN_IFn_MSK2_MSK_ID4    ((UBase_t) 0x00000040UL)
#define CAN_IFn_MSK2_MSK_ID5    ((UBase_t) 0x00000080UL)
#define CAN_IFn_MSK2_MSK_ID6    ((UBase_t) 0x00000100UL)
#define CAN_IFn_MSK2_MSK_ID7    ((UBase_t) 0x00000200UL)
#define CAN_IFn_MSK2_MSK_ID8    ((UBase_t) 0x00000400UL)
#define CAN_IFn_MSK2_MSK_ID9    ((UBase_t) 0x00000800UL)
#define CAN_IFn_MSK2_MSK_ID10    ((UBase_t) 0x00001000UL)
/*--------*/

/*--------*/
#define CAN_IFn_MSK2_R_MDIR_MASK    ((UBase_t) 0x00004000UL)
#define CAN_IFn_MSK2_R_MDIR_BIT    ((UBase_t) 14UL)
#define CAN_IFn_MSK2_R_MDIR_DIS    ((UBase_t) 0x00000000UL)
#define CAN_IFn_MSK2_R_MDIR_ENA    ((UBase_t) 0x00004000UL)

#define CAN_IFn_MSK2_MDIR_MASK    ((UBase_t) 0x00000001UL)
#define CAN_IFn_MSK2_MDIR_DIS    ((UBase_t) 0x00000000UL)
#define CAN_IFn_MSK2_MDIR_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

/*--------*/
#define CAN_IFn_MSK2_R_MXTD_MASK    ((UBase_t) 0x00008000UL)
#define CAN_IFn_MSK2_R_MXTD_BIT    ((UBase_t) 15UL)
#define CAN_IFn_MSK2_R_MXTD_DIS    ((UBase_t) 0x00000000UL)
#define CAN_IFn_MSK2_R_MXTD_ENA    ((UBase_t) 0x00008000UL)

#define CAN_IFn_MSK2_MXTD_MASK    ((UBase_t) 0x00000001UL)
#define CAN_IFn_MSK2_MXTD_DIS    ((UBase_t) 0x00000000UL)
#define CAN_IFn_MSK2_MXTD_ENA    ((UBase_t) 0x00000001UL)
/*--------*/

#endif /* XDRIVER_MCU_CAN_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_CAN_REGISTERDEFINES_IFNMSK2_H_ */
