ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"core_cm3.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.align	1
  16              		.global	__get_PSP
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  21              		.type	__get_PSP, %function
  22              	__get_PSP:
  23              	.LFB0:
  24              		.file 1 "../../source/src/CMSIS/core_cm3.c"
   1:../../source/src/CMSIS/core_cm3.c **** /**************************************************************************//**
   2:../../source/src/CMSIS/core_cm3.c ****  * @file     core_cm3.c
   3:../../source/src/CMSIS/core_cm3.c ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Source File
   4:../../source/src/CMSIS/core_cm3.c ****  * @version  V1.30
   5:../../source/src/CMSIS/core_cm3.c ****  * @date     30. October 2009
   6:../../source/src/CMSIS/core_cm3.c ****  *
   7:../../source/src/CMSIS/core_cm3.c ****  * @note
   8:../../source/src/CMSIS/core_cm3.c ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../../source/src/CMSIS/core_cm3.c ****  *
  10:../../source/src/CMSIS/core_cm3.c ****  * @par
  11:../../source/src/CMSIS/core_cm3.c ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../../source/src/CMSIS/core_cm3.c ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../../source/src/CMSIS/core_cm3.c ****  * within development tools that are supporting such ARM based processors. 
  14:../../source/src/CMSIS/core_cm3.c ****  *
  15:../../source/src/CMSIS/core_cm3.c ****  * @par
  16:../../source/src/CMSIS/core_cm3.c ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../source/src/CMSIS/core_cm3.c ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../source/src/CMSIS/core_cm3.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../source/src/CMSIS/core_cm3.c ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../source/src/CMSIS/core_cm3.c ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../source/src/CMSIS/core_cm3.c ****  *
  22:../../source/src/CMSIS/core_cm3.c ****  ******************************************************************************/
  23:../../source/src/CMSIS/core_cm3.c **** 
  24:../../source/src/CMSIS/core_cm3.c **** #include <stdint.h>
  25:../../source/src/CMSIS/core_cm3.c **** 
  26:../../source/src/CMSIS/core_cm3.c **** /* define compiler specific symbols */
  27:../../source/src/CMSIS/core_cm3.c **** #if defined ( __CC_ARM   )
  28:../../source/src/CMSIS/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  29:../../source/src/CMSIS/core_cm3.c ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  30:../../source/src/CMSIS/core_cm3.c **** 
  31:../../source/src/CMSIS/core_cm3.c **** #elif defined ( __ICCARM__ )
  32:../../source/src/CMSIS/core_cm3.c ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  33:../../source/src/CMSIS/core_cm3.c ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 2


  34:../../source/src/CMSIS/core_cm3.c **** 
  35:../../source/src/CMSIS/core_cm3.c **** #elif defined   (  __GNUC__  )
  36:../../source/src/CMSIS/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  37:../../source/src/CMSIS/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  38:../../source/src/CMSIS/core_cm3.c **** 
  39:../../source/src/CMSIS/core_cm3.c **** #elif defined   (  __TASKING__  )
  40:../../source/src/CMSIS/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  41:../../source/src/CMSIS/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  42:../../source/src/CMSIS/core_cm3.c **** 
  43:../../source/src/CMSIS/core_cm3.c **** #endif
  44:../../source/src/CMSIS/core_cm3.c **** 
  45:../../source/src/CMSIS/core_cm3.c **** 
  46:../../source/src/CMSIS/core_cm3.c **** /* ###################  Compiler specific Intrinsics  ########################### */
  47:../../source/src/CMSIS/core_cm3.c **** 
  48:../../source/src/CMSIS/core_cm3.c **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
  49:../../source/src/CMSIS/core_cm3.c **** /* ARM armcc specific functions */
  50:../../source/src/CMSIS/core_cm3.c **** 
  51:../../source/src/CMSIS/core_cm3.c **** /**
  52:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Process Stack Pointer
  53:../../source/src/CMSIS/core_cm3.c ****  *
  54:../../source/src/CMSIS/core_cm3.c ****  * @return ProcessStackPointer
  55:../../source/src/CMSIS/core_cm3.c ****  *
  56:../../source/src/CMSIS/core_cm3.c ****  * Return the actual process stack pointer
  57:../../source/src/CMSIS/core_cm3.c ****  */
  58:../../source/src/CMSIS/core_cm3.c **** __ASM uint32_t __get_PSP(void)
  59:../../source/src/CMSIS/core_cm3.c **** {
  60:../../source/src/CMSIS/core_cm3.c ****   mrs r0, psp
  61:../../source/src/CMSIS/core_cm3.c ****   bx lr
  62:../../source/src/CMSIS/core_cm3.c **** }
  63:../../source/src/CMSIS/core_cm3.c **** 
  64:../../source/src/CMSIS/core_cm3.c **** /**
  65:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Process Stack Pointer
  66:../../source/src/CMSIS/core_cm3.c ****  *
  67:../../source/src/CMSIS/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
  68:../../source/src/CMSIS/core_cm3.c ****  *
  69:../../source/src/CMSIS/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
  70:../../source/src/CMSIS/core_cm3.c ****  * (process stack pointer) Cortex processor register
  71:../../source/src/CMSIS/core_cm3.c ****  */
  72:../../source/src/CMSIS/core_cm3.c **** __ASM void __set_PSP(uint32_t topOfProcStack)
  73:../../source/src/CMSIS/core_cm3.c **** {
  74:../../source/src/CMSIS/core_cm3.c ****   msr psp, r0
  75:../../source/src/CMSIS/core_cm3.c ****   bx lr
  76:../../source/src/CMSIS/core_cm3.c **** }
  77:../../source/src/CMSIS/core_cm3.c **** 
  78:../../source/src/CMSIS/core_cm3.c **** /**
  79:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Main Stack Pointer
  80:../../source/src/CMSIS/core_cm3.c ****  *
  81:../../source/src/CMSIS/core_cm3.c ****  * @return Main Stack Pointer
  82:../../source/src/CMSIS/core_cm3.c ****  *
  83:../../source/src/CMSIS/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
  84:../../source/src/CMSIS/core_cm3.c ****  * Cortex processor register
  85:../../source/src/CMSIS/core_cm3.c ****  */
  86:../../source/src/CMSIS/core_cm3.c **** __ASM uint32_t __get_MSP(void)
  87:../../source/src/CMSIS/core_cm3.c **** {
  88:../../source/src/CMSIS/core_cm3.c ****   mrs r0, msp
  89:../../source/src/CMSIS/core_cm3.c ****   bx lr
  90:../../source/src/CMSIS/core_cm3.c **** }
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 3


  91:../../source/src/CMSIS/core_cm3.c **** 
  92:../../source/src/CMSIS/core_cm3.c **** /**
  93:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Main Stack Pointer
  94:../../source/src/CMSIS/core_cm3.c ****  *
  95:../../source/src/CMSIS/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
  96:../../source/src/CMSIS/core_cm3.c ****  *
  97:../../source/src/CMSIS/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
  98:../../source/src/CMSIS/core_cm3.c ****  * (main stack pointer) Cortex processor register
  99:../../source/src/CMSIS/core_cm3.c ****  */
 100:../../source/src/CMSIS/core_cm3.c **** __ASM void __set_MSP(uint32_t mainStackPointer)
 101:../../source/src/CMSIS/core_cm3.c **** {
 102:../../source/src/CMSIS/core_cm3.c ****   msr msp, r0
 103:../../source/src/CMSIS/core_cm3.c ****   bx lr
 104:../../source/src/CMSIS/core_cm3.c **** }
 105:../../source/src/CMSIS/core_cm3.c **** 
 106:../../source/src/CMSIS/core_cm3.c **** /**
 107:../../source/src/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 108:../../source/src/CMSIS/core_cm3.c ****  *
 109:../../source/src/CMSIS/core_cm3.c ****  * @param   value  value to reverse
 110:../../source/src/CMSIS/core_cm3.c ****  * @return         reversed value
 111:../../source/src/CMSIS/core_cm3.c ****  *
 112:../../source/src/CMSIS/core_cm3.c ****  * Reverse byte order in unsigned short value
 113:../../source/src/CMSIS/core_cm3.c ****  */
 114:../../source/src/CMSIS/core_cm3.c **** __ASM uint32_t __REV16(uint16_t value)
 115:../../source/src/CMSIS/core_cm3.c **** {
 116:../../source/src/CMSIS/core_cm3.c ****   rev16 r0, r0
 117:../../source/src/CMSIS/core_cm3.c ****   bx lr
 118:../../source/src/CMSIS/core_cm3.c **** }
 119:../../source/src/CMSIS/core_cm3.c **** 
 120:../../source/src/CMSIS/core_cm3.c **** /**
 121:../../source/src/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 122:../../source/src/CMSIS/core_cm3.c ****  *
 123:../../source/src/CMSIS/core_cm3.c ****  * @param   value  value to reverse
 124:../../source/src/CMSIS/core_cm3.c ****  * @return         reversed value
 125:../../source/src/CMSIS/core_cm3.c ****  *
 126:../../source/src/CMSIS/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 127:../../source/src/CMSIS/core_cm3.c ****  */
 128:../../source/src/CMSIS/core_cm3.c **** __ASM int32_t __REVSH(int16_t value)
 129:../../source/src/CMSIS/core_cm3.c **** {
 130:../../source/src/CMSIS/core_cm3.c ****   revsh r0, r0
 131:../../source/src/CMSIS/core_cm3.c ****   bx lr
 132:../../source/src/CMSIS/core_cm3.c **** }
 133:../../source/src/CMSIS/core_cm3.c **** 
 134:../../source/src/CMSIS/core_cm3.c **** 
 135:../../source/src/CMSIS/core_cm3.c **** #if (__ARMCC_VERSION < 400000)
 136:../../source/src/CMSIS/core_cm3.c **** 
 137:../../source/src/CMSIS/core_cm3.c **** /**
 138:../../source/src/CMSIS/core_cm3.c ****  * @brief  Remove the exclusive lock created by ldrex
 139:../../source/src/CMSIS/core_cm3.c ****  *
 140:../../source/src/CMSIS/core_cm3.c ****  * Removes the exclusive lock which is created by ldrex.
 141:../../source/src/CMSIS/core_cm3.c ****  */
 142:../../source/src/CMSIS/core_cm3.c **** __ASM void __CLREX(void)
 143:../../source/src/CMSIS/core_cm3.c **** {
 144:../../source/src/CMSIS/core_cm3.c ****   clrex
 145:../../source/src/CMSIS/core_cm3.c **** }
 146:../../source/src/CMSIS/core_cm3.c **** 
 147:../../source/src/CMSIS/core_cm3.c **** /**
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 4


 148:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Base Priority value
 149:../../source/src/CMSIS/core_cm3.c ****  *
 150:../../source/src/CMSIS/core_cm3.c ****  * @return BasePriority
 151:../../source/src/CMSIS/core_cm3.c ****  *
 152:../../source/src/CMSIS/core_cm3.c ****  * Return the content of the base priority register
 153:../../source/src/CMSIS/core_cm3.c ****  */
 154:../../source/src/CMSIS/core_cm3.c **** __ASM uint32_t  __get_BASEPRI(void)
 155:../../source/src/CMSIS/core_cm3.c **** {
 156:../../source/src/CMSIS/core_cm3.c ****   mrs r0, basepri
 157:../../source/src/CMSIS/core_cm3.c ****   bx lr
 158:../../source/src/CMSIS/core_cm3.c **** }
 159:../../source/src/CMSIS/core_cm3.c **** 
 160:../../source/src/CMSIS/core_cm3.c **** /**
 161:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Base Priority value
 162:../../source/src/CMSIS/core_cm3.c ****  *
 163:../../source/src/CMSIS/core_cm3.c ****  * @param  basePri  BasePriority
 164:../../source/src/CMSIS/core_cm3.c ****  *
 165:../../source/src/CMSIS/core_cm3.c ****  * Set the base priority register
 166:../../source/src/CMSIS/core_cm3.c ****  */
 167:../../source/src/CMSIS/core_cm3.c **** __ASM void __set_BASEPRI(uint32_t basePri)
 168:../../source/src/CMSIS/core_cm3.c **** {
 169:../../source/src/CMSIS/core_cm3.c ****   msr basepri, r0
 170:../../source/src/CMSIS/core_cm3.c ****   bx lr
 171:../../source/src/CMSIS/core_cm3.c **** }
 172:../../source/src/CMSIS/core_cm3.c **** 
 173:../../source/src/CMSIS/core_cm3.c **** /**
 174:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Priority Mask value
 175:../../source/src/CMSIS/core_cm3.c ****  *
 176:../../source/src/CMSIS/core_cm3.c ****  * @return PriMask
 177:../../source/src/CMSIS/core_cm3.c ****  *
 178:../../source/src/CMSIS/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 179:../../source/src/CMSIS/core_cm3.c ****  */
 180:../../source/src/CMSIS/core_cm3.c **** __ASM uint32_t __get_PRIMASK(void)
 181:../../source/src/CMSIS/core_cm3.c **** {
 182:../../source/src/CMSIS/core_cm3.c ****   mrs r0, primask
 183:../../source/src/CMSIS/core_cm3.c ****   bx lr
 184:../../source/src/CMSIS/core_cm3.c **** }
 185:../../source/src/CMSIS/core_cm3.c **** 
 186:../../source/src/CMSIS/core_cm3.c **** /**
 187:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Priority Mask value
 188:../../source/src/CMSIS/core_cm3.c ****  *
 189:../../source/src/CMSIS/core_cm3.c ****  * @param  priMask  PriMask
 190:../../source/src/CMSIS/core_cm3.c ****  *
 191:../../source/src/CMSIS/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 192:../../source/src/CMSIS/core_cm3.c ****  */
 193:../../source/src/CMSIS/core_cm3.c **** __ASM void __set_PRIMASK(uint32_t priMask)
 194:../../source/src/CMSIS/core_cm3.c **** {
 195:../../source/src/CMSIS/core_cm3.c ****   msr primask, r0
 196:../../source/src/CMSIS/core_cm3.c ****   bx lr
 197:../../source/src/CMSIS/core_cm3.c **** }
 198:../../source/src/CMSIS/core_cm3.c **** 
 199:../../source/src/CMSIS/core_cm3.c **** /**
 200:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Fault Mask value
 201:../../source/src/CMSIS/core_cm3.c ****  *
 202:../../source/src/CMSIS/core_cm3.c ****  * @return FaultMask
 203:../../source/src/CMSIS/core_cm3.c ****  *
 204:../../source/src/CMSIS/core_cm3.c ****  * Return the content of the fault mask register
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 5


 205:../../source/src/CMSIS/core_cm3.c ****  */
 206:../../source/src/CMSIS/core_cm3.c **** __ASM uint32_t  __get_FAULTMASK(void)
 207:../../source/src/CMSIS/core_cm3.c **** {
 208:../../source/src/CMSIS/core_cm3.c ****   mrs r0, faultmask
 209:../../source/src/CMSIS/core_cm3.c ****   bx lr
 210:../../source/src/CMSIS/core_cm3.c **** }
 211:../../source/src/CMSIS/core_cm3.c **** 
 212:../../source/src/CMSIS/core_cm3.c **** /**
 213:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Fault Mask value
 214:../../source/src/CMSIS/core_cm3.c ****  *
 215:../../source/src/CMSIS/core_cm3.c ****  * @param  faultMask  faultMask value
 216:../../source/src/CMSIS/core_cm3.c ****  *
 217:../../source/src/CMSIS/core_cm3.c ****  * Set the fault mask register
 218:../../source/src/CMSIS/core_cm3.c ****  */
 219:../../source/src/CMSIS/core_cm3.c **** __ASM void __set_FAULTMASK(uint32_t faultMask)
 220:../../source/src/CMSIS/core_cm3.c **** {
 221:../../source/src/CMSIS/core_cm3.c ****   msr faultmask, r0
 222:../../source/src/CMSIS/core_cm3.c ****   bx lr
 223:../../source/src/CMSIS/core_cm3.c **** }
 224:../../source/src/CMSIS/core_cm3.c **** 
 225:../../source/src/CMSIS/core_cm3.c **** /**
 226:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Control Register value
 227:../../source/src/CMSIS/core_cm3.c ****  * 
 228:../../source/src/CMSIS/core_cm3.c ****  * @return Control value
 229:../../source/src/CMSIS/core_cm3.c ****  *
 230:../../source/src/CMSIS/core_cm3.c ****  * Return the content of the control register
 231:../../source/src/CMSIS/core_cm3.c ****  */
 232:../../source/src/CMSIS/core_cm3.c **** __ASM uint32_t __get_CONTROL(void)
 233:../../source/src/CMSIS/core_cm3.c **** {
 234:../../source/src/CMSIS/core_cm3.c ****   mrs r0, control
 235:../../source/src/CMSIS/core_cm3.c ****   bx lr
 236:../../source/src/CMSIS/core_cm3.c **** }
 237:../../source/src/CMSIS/core_cm3.c **** 
 238:../../source/src/CMSIS/core_cm3.c **** /**
 239:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Control Register value
 240:../../source/src/CMSIS/core_cm3.c ****  *
 241:../../source/src/CMSIS/core_cm3.c ****  * @param  control  Control value
 242:../../source/src/CMSIS/core_cm3.c ****  *
 243:../../source/src/CMSIS/core_cm3.c ****  * Set the control register
 244:../../source/src/CMSIS/core_cm3.c ****  */
 245:../../source/src/CMSIS/core_cm3.c **** __ASM void __set_CONTROL(uint32_t control)
 246:../../source/src/CMSIS/core_cm3.c **** {
 247:../../source/src/CMSIS/core_cm3.c ****   msr control, r0
 248:../../source/src/CMSIS/core_cm3.c ****   bx lr
 249:../../source/src/CMSIS/core_cm3.c **** }
 250:../../source/src/CMSIS/core_cm3.c **** 
 251:../../source/src/CMSIS/core_cm3.c **** #endif /* __ARMCC_VERSION  */ 
 252:../../source/src/CMSIS/core_cm3.c **** 
 253:../../source/src/CMSIS/core_cm3.c **** 
 254:../../source/src/CMSIS/core_cm3.c **** 
 255:../../source/src/CMSIS/core_cm3.c **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
 256:../../source/src/CMSIS/core_cm3.c **** /* IAR iccarm specific functions */
 257:../../source/src/CMSIS/core_cm3.c **** #pragma diag_suppress=Pe940
 258:../../source/src/CMSIS/core_cm3.c **** 
 259:../../source/src/CMSIS/core_cm3.c **** /**
 260:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 261:../../source/src/CMSIS/core_cm3.c ****  *
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 6


 262:../../source/src/CMSIS/core_cm3.c ****  * @return ProcessStackPointer
 263:../../source/src/CMSIS/core_cm3.c ****  *
 264:../../source/src/CMSIS/core_cm3.c ****  * Return the actual process stack pointer
 265:../../source/src/CMSIS/core_cm3.c ****  */
 266:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_PSP(void)
 267:../../source/src/CMSIS/core_cm3.c **** {
 268:../../source/src/CMSIS/core_cm3.c ****   __ASM("mrs r0, psp");
 269:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 270:../../source/src/CMSIS/core_cm3.c **** }
 271:../../source/src/CMSIS/core_cm3.c **** 
 272:../../source/src/CMSIS/core_cm3.c **** /**
 273:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 274:../../source/src/CMSIS/core_cm3.c ****  *
 275:../../source/src/CMSIS/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 276:../../source/src/CMSIS/core_cm3.c ****  *
 277:../../source/src/CMSIS/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 278:../../source/src/CMSIS/core_cm3.c ****  * (process stack pointer) Cortex processor register
 279:../../source/src/CMSIS/core_cm3.c ****  */
 280:../../source/src/CMSIS/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 281:../../source/src/CMSIS/core_cm3.c **** {
 282:../../source/src/CMSIS/core_cm3.c ****   __ASM("msr psp, r0");
 283:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 284:../../source/src/CMSIS/core_cm3.c **** }
 285:../../source/src/CMSIS/core_cm3.c **** 
 286:../../source/src/CMSIS/core_cm3.c **** /**
 287:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 288:../../source/src/CMSIS/core_cm3.c ****  *
 289:../../source/src/CMSIS/core_cm3.c ****  * @return Main Stack Pointer
 290:../../source/src/CMSIS/core_cm3.c ****  *
 291:../../source/src/CMSIS/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 292:../../source/src/CMSIS/core_cm3.c ****  * Cortex processor register
 293:../../source/src/CMSIS/core_cm3.c ****  */
 294:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_MSP(void)
 295:../../source/src/CMSIS/core_cm3.c **** {
 296:../../source/src/CMSIS/core_cm3.c ****   __ASM("mrs r0, msp");
 297:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 298:../../source/src/CMSIS/core_cm3.c **** }
 299:../../source/src/CMSIS/core_cm3.c **** 
 300:../../source/src/CMSIS/core_cm3.c **** /**
 301:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 302:../../source/src/CMSIS/core_cm3.c ****  *
 303:../../source/src/CMSIS/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 304:../../source/src/CMSIS/core_cm3.c ****  *
 305:../../source/src/CMSIS/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 306:../../source/src/CMSIS/core_cm3.c ****  * (main stack pointer) Cortex processor register
 307:../../source/src/CMSIS/core_cm3.c ****  */
 308:../../source/src/CMSIS/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 309:../../source/src/CMSIS/core_cm3.c **** {
 310:../../source/src/CMSIS/core_cm3.c ****   __ASM("msr msp, r0");
 311:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 312:../../source/src/CMSIS/core_cm3.c **** }
 313:../../source/src/CMSIS/core_cm3.c **** 
 314:../../source/src/CMSIS/core_cm3.c **** /**
 315:../../source/src/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 316:../../source/src/CMSIS/core_cm3.c ****  *
 317:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 318:../../source/src/CMSIS/core_cm3.c ****  * @return        reversed value
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 7


 319:../../source/src/CMSIS/core_cm3.c ****  *
 320:../../source/src/CMSIS/core_cm3.c ****  * Reverse byte order in unsigned short value
 321:../../source/src/CMSIS/core_cm3.c ****  */
 322:../../source/src/CMSIS/core_cm3.c **** uint32_t __REV16(uint16_t value)
 323:../../source/src/CMSIS/core_cm3.c **** {
 324:../../source/src/CMSIS/core_cm3.c ****   __ASM("rev16 r0, r0");
 325:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 326:../../source/src/CMSIS/core_cm3.c **** }
 327:../../source/src/CMSIS/core_cm3.c **** 
 328:../../source/src/CMSIS/core_cm3.c **** /**
 329:../../source/src/CMSIS/core_cm3.c ****  * @brief  Reverse bit order of value
 330:../../source/src/CMSIS/core_cm3.c ****  *
 331:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 332:../../source/src/CMSIS/core_cm3.c ****  * @return        reversed value
 333:../../source/src/CMSIS/core_cm3.c ****  *
 334:../../source/src/CMSIS/core_cm3.c ****  * Reverse bit order of value
 335:../../source/src/CMSIS/core_cm3.c ****  */
 336:../../source/src/CMSIS/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 337:../../source/src/CMSIS/core_cm3.c **** {
 338:../../source/src/CMSIS/core_cm3.c ****   __ASM("rbit r0, r0");
 339:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 340:../../source/src/CMSIS/core_cm3.c **** }
 341:../../source/src/CMSIS/core_cm3.c **** 
 342:../../source/src/CMSIS/core_cm3.c **** /**
 343:../../source/src/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 344:../../source/src/CMSIS/core_cm3.c ****  *
 345:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 346:../../source/src/CMSIS/core_cm3.c ****  * @return        value of (*address)
 347:../../source/src/CMSIS/core_cm3.c ****  *
 348:../../source/src/CMSIS/core_cm3.c ****  * Exclusive LDR command for 8 bit values)
 349:../../source/src/CMSIS/core_cm3.c ****  */
 350:../../source/src/CMSIS/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 351:../../source/src/CMSIS/core_cm3.c **** {
 352:../../source/src/CMSIS/core_cm3.c ****   __ASM("ldrexb r0, [r0]");
 353:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr"); 
 354:../../source/src/CMSIS/core_cm3.c **** }
 355:../../source/src/CMSIS/core_cm3.c **** 
 356:../../source/src/CMSIS/core_cm3.c **** /**
 357:../../source/src/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 358:../../source/src/CMSIS/core_cm3.c ****  *
 359:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 360:../../source/src/CMSIS/core_cm3.c ****  * @return        value of (*address)
 361:../../source/src/CMSIS/core_cm3.c ****  *
 362:../../source/src/CMSIS/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 363:../../source/src/CMSIS/core_cm3.c ****  */
 364:../../source/src/CMSIS/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 365:../../source/src/CMSIS/core_cm3.c **** {
 366:../../source/src/CMSIS/core_cm3.c ****   __ASM("ldrexh r0, [r0]");
 367:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 368:../../source/src/CMSIS/core_cm3.c **** }
 369:../../source/src/CMSIS/core_cm3.c **** 
 370:../../source/src/CMSIS/core_cm3.c **** /**
 371:../../source/src/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 372:../../source/src/CMSIS/core_cm3.c ****  *
 373:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 374:../../source/src/CMSIS/core_cm3.c ****  * @return        value of (*address)
 375:../../source/src/CMSIS/core_cm3.c ****  *
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 8


 376:../../source/src/CMSIS/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 377:../../source/src/CMSIS/core_cm3.c ****  */
 378:../../source/src/CMSIS/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 379:../../source/src/CMSIS/core_cm3.c **** {
 380:../../source/src/CMSIS/core_cm3.c ****   __ASM("ldrex r0, [r0]");
 381:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 382:../../source/src/CMSIS/core_cm3.c **** }
 383:../../source/src/CMSIS/core_cm3.c **** 
 384:../../source/src/CMSIS/core_cm3.c **** /**
 385:../../source/src/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 386:../../source/src/CMSIS/core_cm3.c ****  *
 387:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to store
 388:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 389:../../source/src/CMSIS/core_cm3.c ****  * @return        successful / failed
 390:../../source/src/CMSIS/core_cm3.c ****  *
 391:../../source/src/CMSIS/core_cm3.c ****  * Exclusive STR command for 8 bit values
 392:../../source/src/CMSIS/core_cm3.c ****  */
 393:../../source/src/CMSIS/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 394:../../source/src/CMSIS/core_cm3.c **** {
 395:../../source/src/CMSIS/core_cm3.c ****   __ASM("strexb r0, r0, [r1]");
 396:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 397:../../source/src/CMSIS/core_cm3.c **** }
 398:../../source/src/CMSIS/core_cm3.c **** 
 399:../../source/src/CMSIS/core_cm3.c **** /**
 400:../../source/src/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 401:../../source/src/CMSIS/core_cm3.c ****  *
 402:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to store
 403:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 404:../../source/src/CMSIS/core_cm3.c ****  * @return        successful / failed
 405:../../source/src/CMSIS/core_cm3.c ****  *
 406:../../source/src/CMSIS/core_cm3.c ****  * Exclusive STR command for 16 bit values
 407:../../source/src/CMSIS/core_cm3.c ****  */
 408:../../source/src/CMSIS/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 409:../../source/src/CMSIS/core_cm3.c **** {
 410:../../source/src/CMSIS/core_cm3.c ****   __ASM("strexh r0, r0, [r1]");
 411:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 412:../../source/src/CMSIS/core_cm3.c **** }
 413:../../source/src/CMSIS/core_cm3.c **** 
 414:../../source/src/CMSIS/core_cm3.c **** /**
 415:../../source/src/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 416:../../source/src/CMSIS/core_cm3.c ****  *
 417:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to store
 418:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 419:../../source/src/CMSIS/core_cm3.c ****  * @return        successful / failed
 420:../../source/src/CMSIS/core_cm3.c ****  *
 421:../../source/src/CMSIS/core_cm3.c ****  * Exclusive STR command for 32 bit values
 422:../../source/src/CMSIS/core_cm3.c ****  */
 423:../../source/src/CMSIS/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 424:../../source/src/CMSIS/core_cm3.c **** {
 425:../../source/src/CMSIS/core_cm3.c ****   __ASM("strex r0, r0, [r1]");
 426:../../source/src/CMSIS/core_cm3.c ****   __ASM("bx lr");
 427:../../source/src/CMSIS/core_cm3.c **** }
 428:../../source/src/CMSIS/core_cm3.c **** 
 429:../../source/src/CMSIS/core_cm3.c **** #pragma diag_default=Pe940
 430:../../source/src/CMSIS/core_cm3.c **** 
 431:../../source/src/CMSIS/core_cm3.c **** 
 432:../../source/src/CMSIS/core_cm3.c **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 9


 433:../../source/src/CMSIS/core_cm3.c **** /* GNU gcc specific functions */
 434:../../source/src/CMSIS/core_cm3.c **** 
 435:../../source/src/CMSIS/core_cm3.c **** /**
 436:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 437:../../source/src/CMSIS/core_cm3.c ****  *
 438:../../source/src/CMSIS/core_cm3.c ****  * @return ProcessStackPointer
 439:../../source/src/CMSIS/core_cm3.c ****  *
 440:../../source/src/CMSIS/core_cm3.c ****  * Return the actual process stack pointer
 441:../../source/src/CMSIS/core_cm3.c ****  */
 442:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_PSP(void) __attribute__( ( naked ) );
 443:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_PSP(void)
 444:../../source/src/CMSIS/core_cm3.c **** {
  25              		.loc 1 444 0
  26              		.cfi_startproc
  27              		@ Naked Function: prologue and epilogue provided by programmer.
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
 445:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
  30              		.loc 1 445 0
  31 0000 0024     		movs	r4, #0
 446:../../source/src/CMSIS/core_cm3.c **** 
 447:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, psp\r\n\t" 
  32              		.loc 1 447 0
  33              		.syntax unified
  34              	@ 447 "../../source/src/CMSIS/core_cm3.c" 1
  35 0002 EFF30983 		MRS r3, psp
  36 0006 1846     	
  37 0008 7047     		MOV r0, r3 
  38              	
  39              		BX  lr     
  40              	
  41              		
  42 000a 1C46     	@ 0 "" 2
 448:../../source/src/CMSIS/core_cm3.c ****                   "MOV r0, %0 \r\n\t"
 449:../../source/src/CMSIS/core_cm3.c ****                   "BX  lr     \r\n\t"  : "=r" (result) );
 450:../../source/src/CMSIS/core_cm3.c ****   return(result);
  43              		.thumb
  44 000c 2346     		.syntax unified
 451:../../source/src/CMSIS/core_cm3.c **** }
  45              		mov	r4, r3
  46 000e 1846     		.loc 1 450 0
  47              		mov	r3, r4
  48              		.loc 1 451 0
  49              		mov	r0, r3
  50              		.cfi_endproc
  51              	.LFE0:
  52              		.size	__get_PSP, .-__get_PSP
  53              		.align	1
  54              		.global	__set_PSP
  55              		.syntax unified
  56              		.thumb
  57              		.thumb_func
  58              		.fpu softvfp
 452:../../source/src/CMSIS/core_cm3.c **** 
 453:../../source/src/CMSIS/core_cm3.c **** /**
 454:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 455:../../source/src/CMSIS/core_cm3.c ****  *
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 10


 456:../../source/src/CMSIS/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 457:../../source/src/CMSIS/core_cm3.c ****  *
 458:../../source/src/CMSIS/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 459:../../source/src/CMSIS/core_cm3.c ****  * (process stack pointer) Cortex processor register
 460:../../source/src/CMSIS/core_cm3.c ****  */
 461:../../source/src/CMSIS/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
 462:../../source/src/CMSIS/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 463:../../source/src/CMSIS/core_cm3.c **** {
  59              		.type	__set_PSP, %function
  60              	__set_PSP:
  61              	.LFB1:
  62              		.loc 1 463 0
  63              		.cfi_startproc
  64 0010 0346     		@ Naked Function: prologue and epilogue provided by programmer.
 464:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MSR psp, %0\r\n\t"
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 1, uses_anonymous_args = 0
  67              		mov	r3, r0
  68 0012 83F30988 		.loc 1 464 0
  69 0016 7047     		.syntax unified
  70              	@ 464 "../../source/src/CMSIS/core_cm3.c" 1
  71              		MSR psp, r3
 465:../../source/src/CMSIS/core_cm3.c ****                   "BX  lr     \r\n\t" : : "r" (topOfProcStack) );
 466:../../source/src/CMSIS/core_cm3.c **** }
  72              	
  73              		BX  lr     
  74              	
  75 0018 00BF     		
  76              	@ 0 "" 2
  77              		.loc 1 466 0
  78              		.thumb
  79              		.syntax unified
  80              		nop
  81              		.cfi_endproc
  82              	.LFE1:
  83              		.size	__set_PSP, .-__set_PSP
  84              		.align	1
  85              		.global	__get_MSP
  86              		.syntax unified
  87              		.thumb
 467:../../source/src/CMSIS/core_cm3.c **** 
 468:../../source/src/CMSIS/core_cm3.c **** /**
 469:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 470:../../source/src/CMSIS/core_cm3.c ****  *
 471:../../source/src/CMSIS/core_cm3.c ****  * @return Main Stack Pointer
 472:../../source/src/CMSIS/core_cm3.c ****  *
 473:../../source/src/CMSIS/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 474:../../source/src/CMSIS/core_cm3.c ****  * Cortex processor register
 475:../../source/src/CMSIS/core_cm3.c ****  */
 476:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_MSP(void) __attribute__( ( naked ) );
 477:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_MSP(void)
 478:../../source/src/CMSIS/core_cm3.c **** {
  88              		.thumb_func
  89              		.fpu softvfp
  90              		.type	__get_MSP, %function
  91              	__get_MSP:
  92              	.LFB2:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 11


 479:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
  93              		.loc 1 478 0
  94 001a 0024     		.cfi_startproc
 480:../../source/src/CMSIS/core_cm3.c **** 
 481:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, msp\r\n\t" 
  95              		@ Naked Function: prologue and epilogue provided by programmer.
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 1, uses_anonymous_args = 0
  98 001c EFF30883 		.loc 1 479 0
  99 0020 1846     		movs	r4, #0
 100 0022 7047     		.loc 1 481 0
 101              		.syntax unified
 102              	@ 481 "../../source/src/CMSIS/core_cm3.c" 1
 103              		MRS r3, msp
 104              	
 105 0024 1C46     		MOV r0, r3 
 482:../../source/src/CMSIS/core_cm3.c ****                   "MOV r0, %0 \r\n\t"
 483:../../source/src/CMSIS/core_cm3.c ****                   "BX  lr     \r\n\t"  : "=r" (result) );
 484:../../source/src/CMSIS/core_cm3.c ****   return(result);
 106              	
 107 0026 2346     		BX  lr     
 485:../../source/src/CMSIS/core_cm3.c **** }
 108              	
 109 0028 1846     		
 110              	@ 0 "" 2
 111              		.thumb
 112              		.syntax unified
 113              		mov	r4, r3
 114              		.loc 1 484 0
 115              		mov	r3, r4
 116              		.loc 1 485 0
 117              		mov	r0, r3
 118              		.cfi_endproc
 119              	.LFE2:
 120              		.size	__get_MSP, .-__get_MSP
 121              		.align	1
 486:../../source/src/CMSIS/core_cm3.c **** 
 487:../../source/src/CMSIS/core_cm3.c **** /**
 488:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 489:../../source/src/CMSIS/core_cm3.c ****  *
 490:../../source/src/CMSIS/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 491:../../source/src/CMSIS/core_cm3.c ****  *
 492:../../source/src/CMSIS/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 493:../../source/src/CMSIS/core_cm3.c ****  * (main stack pointer) Cortex processor register
 494:../../source/src/CMSIS/core_cm3.c ****  */
 495:../../source/src/CMSIS/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
 496:../../source/src/CMSIS/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 497:../../source/src/CMSIS/core_cm3.c **** {
 122              		.global	__set_MSP
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 126              		.fpu softvfp
 127 002a 0346     		.type	__set_MSP, %function
 498:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MSR msp, %0\r\n\t"
 128              	__set_MSP:
 129              	.LFB3:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 12


 130              		.loc 1 497 0
 131 002c 83F30888 		.cfi_startproc
 132 0030 7047     		@ Naked Function: prologue and epilogue provided by programmer.
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 1, uses_anonymous_args = 0
 499:../../source/src/CMSIS/core_cm3.c ****                   "BX  lr     \r\n\t" : : "r" (topOfMainStack) );
 500:../../source/src/CMSIS/core_cm3.c **** }
 135              		mov	r3, r0
 136              		.loc 1 498 0
 137              		.syntax unified
 138 0032 00BF     	@ 498 "../../source/src/CMSIS/core_cm3.c" 1
 139              		MSR msp, r3
 140              	
 141              		BX  lr     
 142              	
 143              		
 144              	@ 0 "" 2
 145              		.loc 1 500 0
 146              		.thumb
 147              		.syntax unified
 148              		nop
 149              		.cfi_endproc
 150              	.LFE3:
 501:../../source/src/CMSIS/core_cm3.c **** 
 502:../../source/src/CMSIS/core_cm3.c **** /**
 503:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Base Priority value
 504:../../source/src/CMSIS/core_cm3.c ****  *
 505:../../source/src/CMSIS/core_cm3.c ****  * @return BasePriority
 506:../../source/src/CMSIS/core_cm3.c ****  *
 507:../../source/src/CMSIS/core_cm3.c ****  * Return the content of the base priority register
 508:../../source/src/CMSIS/core_cm3.c ****  */
 509:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_BASEPRI(void)
 510:../../source/src/CMSIS/core_cm3.c **** {
 151              		.size	__set_MSP, .-__set_MSP
 152              		.align	1
 153              		.global	__get_BASEPRI
 154              		.syntax unified
 155              		.thumb
 156 0034 80B4     		.thumb_func
 157              		.fpu softvfp
 158              		.type	__get_BASEPRI, %function
 159              	__get_BASEPRI:
 160 0036 83B0     	.LFB4:
 161              		.loc 1 510 0
 162              		.cfi_startproc
 163 0038 00AF     		@ args = 0, pretend = 0, frame = 8
 164              		@ frame_needed = 1, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 511:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
 166              		push	{r7}
 167 003a 0023     	.LCFI0:
 168 003c 7B60     		.cfi_def_cfa_offset 4
 512:../../source/src/CMSIS/core_cm3.c ****   
 513:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 169              		.cfi_offset 7, -4
 170              		sub	sp, sp, #12
 171              	.LCFI1:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 13


 172 003e EFF31283 		.cfi_def_cfa_offset 16
 173              		add	r7, sp, #0
 174              	.LCFI2:
 175              		.cfi_def_cfa_register 7
 176 0042 7B60     		.loc 1 511 0
 514:../../source/src/CMSIS/core_cm3.c ****   return(result);
 177              		movs	r3, #0
 178 0044 7B68     		str	r3, [r7, #4]
 515:../../source/src/CMSIS/core_cm3.c **** }
 179              		.loc 1 513 0
 180 0046 1846     		.syntax unified
 181 0048 0C37     	@ 513 "../../source/src/CMSIS/core_cm3.c" 1
 182              		MRS r3, basepri_max
 183              	@ 0 "" 2
 184 004a BD46     		.thumb
 185              		.syntax unified
 186              		str	r3, [r7, #4]
 187              		.loc 1 514 0
 188 004c 80BC     		ldr	r3, [r7, #4]
 189              		.loc 1 515 0
 190              		mov	r0, r3
 191              		adds	r7, r7, #12
 192 004e 7047     	.LCFI3:
 193              		.cfi_def_cfa_offset 4
 194              		mov	sp, r7
 195              	.LCFI4:
 196              		.cfi_def_cfa_register 13
 197              		@ sp needed
 198              		pop	{r7}
 199              	.LCFI5:
 200              		.cfi_restore 7
 201              		.cfi_def_cfa_offset 0
 202              		bx	lr
 203              		.cfi_endproc
 204              	.LFE4:
 516:../../source/src/CMSIS/core_cm3.c **** 
 517:../../source/src/CMSIS/core_cm3.c **** /**
 518:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Base Priority value
 519:../../source/src/CMSIS/core_cm3.c ****  *
 520:../../source/src/CMSIS/core_cm3.c ****  * @param  basePri  BasePriority
 521:../../source/src/CMSIS/core_cm3.c ****  *
 522:../../source/src/CMSIS/core_cm3.c ****  * Set the base priority register
 523:../../source/src/CMSIS/core_cm3.c ****  */
 524:../../source/src/CMSIS/core_cm3.c **** void __set_BASEPRI(uint32_t value)
 525:../../source/src/CMSIS/core_cm3.c **** {
 205              		.size	__get_BASEPRI, .-__get_BASEPRI
 206              		.align	1
 207              		.global	__set_BASEPRI
 208              		.syntax unified
 209              		.thumb
 210 0050 80B4     		.thumb_func
 211              		.fpu softvfp
 212              		.type	__set_BASEPRI, %function
 213              	__set_BASEPRI:
 214 0052 83B0     	.LFB5:
 215              		.loc 1 525 0
 216              		.cfi_startproc
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 14


 217 0054 00AF     		@ args = 0, pretend = 0, frame = 8
 218              		@ frame_needed = 1, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220 0056 7860     		push	{r7}
 526:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 221              	.LCFI6:
 222 0058 7B68     		.cfi_def_cfa_offset 4
 223              		.cfi_offset 7, -4
 224              		sub	sp, sp, #12
 225 005a 83F31188 	.LCFI7:
 226              		.cfi_def_cfa_offset 16
 527:../../source/src/CMSIS/core_cm3.c **** }
 227              		add	r7, sp, #0
 228              	.LCFI8:
 229              		.cfi_def_cfa_register 7
 230 005e 00BF     		str	r0, [r7, #4]
 231 0060 0C37     		.loc 1 526 0
 232              		ldr	r3, [r7, #4]
 233              		.syntax unified
 234 0062 BD46     	@ 526 "../../source/src/CMSIS/core_cm3.c" 1
 235              		MSR basepri, r3
 236              	@ 0 "" 2
 237              		.loc 1 527 0
 238 0064 80BC     		.thumb
 239              		.syntax unified
 240              		nop
 241              		adds	r7, r7, #12
 242 0066 7047     	.LCFI9:
 243              		.cfi_def_cfa_offset 4
 244              		mov	sp, r7
 245              	.LCFI10:
 246              		.cfi_def_cfa_register 13
 247              		@ sp needed
 248              		pop	{r7}
 249              	.LCFI11:
 250              		.cfi_restore 7
 251              		.cfi_def_cfa_offset 0
 252              		bx	lr
 253              		.cfi_endproc
 254              	.LFE5:
 528:../../source/src/CMSIS/core_cm3.c **** 
 529:../../source/src/CMSIS/core_cm3.c **** /**
 530:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Priority Mask value
 531:../../source/src/CMSIS/core_cm3.c ****  *
 532:../../source/src/CMSIS/core_cm3.c ****  * @return PriMask
 533:../../source/src/CMSIS/core_cm3.c ****  *
 534:../../source/src/CMSIS/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 535:../../source/src/CMSIS/core_cm3.c ****  */
 536:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_PRIMASK(void)
 537:../../source/src/CMSIS/core_cm3.c **** {
 255              		.size	__set_BASEPRI, .-__set_BASEPRI
 256              		.align	1
 257              		.global	__get_PRIMASK
 258              		.syntax unified
 259              		.thumb
 260 0068 80B4     		.thumb_func
 261              		.fpu softvfp
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 15


 262              		.type	__get_PRIMASK, %function
 263              	__get_PRIMASK:
 264 006a 83B0     	.LFB6:
 265              		.loc 1 537 0
 266              		.cfi_startproc
 267 006c 00AF     		@ args = 0, pretend = 0, frame = 8
 268              		@ frame_needed = 1, uses_anonymous_args = 0
 269              		@ link register save eliminated.
 538:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
 270              		push	{r7}
 271 006e 0023     	.LCFI12:
 272 0070 7B60     		.cfi_def_cfa_offset 4
 539:../../source/src/CMSIS/core_cm3.c **** 
 540:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 273              		.cfi_offset 7, -4
 274              		sub	sp, sp, #12
 275              	.LCFI13:
 276 0072 EFF31083 		.cfi_def_cfa_offset 16
 277              		add	r7, sp, #0
 278              	.LCFI14:
 279              		.cfi_def_cfa_register 7
 280 0076 7B60     		.loc 1 538 0
 541:../../source/src/CMSIS/core_cm3.c ****   return(result);
 281              		movs	r3, #0
 282 0078 7B68     		str	r3, [r7, #4]
 542:../../source/src/CMSIS/core_cm3.c **** }
 283              		.loc 1 540 0
 284 007a 1846     		.syntax unified
 285 007c 0C37     	@ 540 "../../source/src/CMSIS/core_cm3.c" 1
 286              		MRS r3, primask
 287              	@ 0 "" 2
 288 007e BD46     		.thumb
 289              		.syntax unified
 290              		str	r3, [r7, #4]
 291              		.loc 1 541 0
 292 0080 80BC     		ldr	r3, [r7, #4]
 293              		.loc 1 542 0
 294              		mov	r0, r3
 295              		adds	r7, r7, #12
 296 0082 7047     	.LCFI15:
 297              		.cfi_def_cfa_offset 4
 298              		mov	sp, r7
 299              	.LCFI16:
 300              		.cfi_def_cfa_register 13
 301              		@ sp needed
 302              		pop	{r7}
 303              	.LCFI17:
 304              		.cfi_restore 7
 305              		.cfi_def_cfa_offset 0
 306              		bx	lr
 307              		.cfi_endproc
 308              	.LFE6:
 543:../../source/src/CMSIS/core_cm3.c **** 
 544:../../source/src/CMSIS/core_cm3.c **** /**
 545:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Priority Mask value
 546:../../source/src/CMSIS/core_cm3.c ****  *
 547:../../source/src/CMSIS/core_cm3.c ****  * @param  priMask  PriMask
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 16


 548:../../source/src/CMSIS/core_cm3.c ****  *
 549:../../source/src/CMSIS/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 550:../../source/src/CMSIS/core_cm3.c ****  */
 551:../../source/src/CMSIS/core_cm3.c **** void __set_PRIMASK(uint32_t priMask)
 552:../../source/src/CMSIS/core_cm3.c **** {
 309              		.size	__get_PRIMASK, .-__get_PRIMASK
 310              		.align	1
 311              		.global	__set_PRIMASK
 312              		.syntax unified
 313              		.thumb
 314 0084 80B4     		.thumb_func
 315              		.fpu softvfp
 316              		.type	__set_PRIMASK, %function
 317              	__set_PRIMASK:
 318 0086 83B0     	.LFB7:
 319              		.loc 1 552 0
 320              		.cfi_startproc
 321 0088 00AF     		@ args = 0, pretend = 0, frame = 8
 322              		@ frame_needed = 1, uses_anonymous_args = 0
 323              		@ link register save eliminated.
 324 008a 7860     		push	{r7}
 553:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 325              	.LCFI18:
 326 008c 7B68     		.cfi_def_cfa_offset 4
 327              		.cfi_offset 7, -4
 328              		sub	sp, sp, #12
 329 008e 83F31088 	.LCFI19:
 330              		.cfi_def_cfa_offset 16
 554:../../source/src/CMSIS/core_cm3.c **** }
 331              		add	r7, sp, #0
 332              	.LCFI20:
 333              		.cfi_def_cfa_register 7
 334 0092 00BF     		str	r0, [r7, #4]
 335 0094 0C37     		.loc 1 553 0
 336              		ldr	r3, [r7, #4]
 337              		.syntax unified
 338 0096 BD46     	@ 553 "../../source/src/CMSIS/core_cm3.c" 1
 339              		MSR primask, r3
 340              	@ 0 "" 2
 341              		.loc 1 554 0
 342 0098 80BC     		.thumb
 343              		.syntax unified
 344              		nop
 345              		adds	r7, r7, #12
 346 009a 7047     	.LCFI21:
 347              		.cfi_def_cfa_offset 4
 348              		mov	sp, r7
 349              	.LCFI22:
 350              		.cfi_def_cfa_register 13
 351              		@ sp needed
 352              		pop	{r7}
 353              	.LCFI23:
 354              		.cfi_restore 7
 355              		.cfi_def_cfa_offset 0
 356              		bx	lr
 357              		.cfi_endproc
 358              	.LFE7:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 17


 555:../../source/src/CMSIS/core_cm3.c **** 
 556:../../source/src/CMSIS/core_cm3.c **** /**
 557:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Fault Mask value
 558:../../source/src/CMSIS/core_cm3.c ****  *
 559:../../source/src/CMSIS/core_cm3.c ****  * @return FaultMask
 560:../../source/src/CMSIS/core_cm3.c ****  *
 561:../../source/src/CMSIS/core_cm3.c ****  * Return the content of the fault mask register
 562:../../source/src/CMSIS/core_cm3.c ****  */
 563:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_FAULTMASK(void)
 564:../../source/src/CMSIS/core_cm3.c **** {
 359              		.size	__set_PRIMASK, .-__set_PRIMASK
 360              		.align	1
 361              		.global	__get_FAULTMASK
 362              		.syntax unified
 363              		.thumb
 364 009c 80B4     		.thumb_func
 365              		.fpu softvfp
 366              		.type	__get_FAULTMASK, %function
 367              	__get_FAULTMASK:
 368 009e 83B0     	.LFB8:
 369              		.loc 1 564 0
 370              		.cfi_startproc
 371 00a0 00AF     		@ args = 0, pretend = 0, frame = 8
 372              		@ frame_needed = 1, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 565:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
 374              		push	{r7}
 375 00a2 0023     	.LCFI24:
 376 00a4 7B60     		.cfi_def_cfa_offset 4
 566:../../source/src/CMSIS/core_cm3.c ****   
 567:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 377              		.cfi_offset 7, -4
 378              		sub	sp, sp, #12
 379              	.LCFI25:
 380 00a6 EFF31383 		.cfi_def_cfa_offset 16
 381              		add	r7, sp, #0
 382              	.LCFI26:
 383              		.cfi_def_cfa_register 7
 384 00aa 7B60     		.loc 1 565 0
 568:../../source/src/CMSIS/core_cm3.c ****   return(result);
 385              		movs	r3, #0
 386 00ac 7B68     		str	r3, [r7, #4]
 569:../../source/src/CMSIS/core_cm3.c **** }
 387              		.loc 1 567 0
 388 00ae 1846     		.syntax unified
 389 00b0 0C37     	@ 567 "../../source/src/CMSIS/core_cm3.c" 1
 390              		MRS r3, faultmask
 391              	@ 0 "" 2
 392 00b2 BD46     		.thumb
 393              		.syntax unified
 394              		str	r3, [r7, #4]
 395              		.loc 1 568 0
 396 00b4 80BC     		ldr	r3, [r7, #4]
 397              		.loc 1 569 0
 398              		mov	r0, r3
 399              		adds	r7, r7, #12
 400 00b6 7047     	.LCFI27:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 18


 401              		.cfi_def_cfa_offset 4
 402              		mov	sp, r7
 403              	.LCFI28:
 404              		.cfi_def_cfa_register 13
 405              		@ sp needed
 406              		pop	{r7}
 407              	.LCFI29:
 408              		.cfi_restore 7
 409              		.cfi_def_cfa_offset 0
 410              		bx	lr
 411              		.cfi_endproc
 412              	.LFE8:
 570:../../source/src/CMSIS/core_cm3.c **** 
 571:../../source/src/CMSIS/core_cm3.c **** /**
 572:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Fault Mask value
 573:../../source/src/CMSIS/core_cm3.c ****  *
 574:../../source/src/CMSIS/core_cm3.c ****  * @param  faultMask  faultMask value
 575:../../source/src/CMSIS/core_cm3.c ****  *
 576:../../source/src/CMSIS/core_cm3.c ****  * Set the fault mask register
 577:../../source/src/CMSIS/core_cm3.c ****  */
 578:../../source/src/CMSIS/core_cm3.c **** void __set_FAULTMASK(uint32_t faultMask)
 579:../../source/src/CMSIS/core_cm3.c **** {
 413              		.size	__get_FAULTMASK, .-__get_FAULTMASK
 414              		.align	1
 415              		.global	__set_FAULTMASK
 416              		.syntax unified
 417              		.thumb
 418 00b8 80B4     		.thumb_func
 419              		.fpu softvfp
 420              		.type	__set_FAULTMASK, %function
 421              	__set_FAULTMASK:
 422 00ba 83B0     	.LFB9:
 423              		.loc 1 579 0
 424              		.cfi_startproc
 425 00bc 00AF     		@ args = 0, pretend = 0, frame = 8
 426              		@ frame_needed = 1, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 428 00be 7860     		push	{r7}
 580:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 429              	.LCFI30:
 430 00c0 7B68     		.cfi_def_cfa_offset 4
 431              		.cfi_offset 7, -4
 432              		sub	sp, sp, #12
 433 00c2 83F31388 	.LCFI31:
 434              		.cfi_def_cfa_offset 16
 581:../../source/src/CMSIS/core_cm3.c **** }
 435              		add	r7, sp, #0
 436              	.LCFI32:
 437              		.cfi_def_cfa_register 7
 438 00c6 00BF     		str	r0, [r7, #4]
 439 00c8 0C37     		.loc 1 580 0
 440              		ldr	r3, [r7, #4]
 441              		.syntax unified
 442 00ca BD46     	@ 580 "../../source/src/CMSIS/core_cm3.c" 1
 443              		MSR faultmask, r3
 444              	@ 0 "" 2
 445              		.loc 1 581 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 19


 446 00cc 80BC     		.thumb
 447              		.syntax unified
 448              		nop
 449              		adds	r7, r7, #12
 450 00ce 7047     	.LCFI33:
 451              		.cfi_def_cfa_offset 4
 452              		mov	sp, r7
 453              	.LCFI34:
 454              		.cfi_def_cfa_register 13
 455              		@ sp needed
 456              		pop	{r7}
 457              	.LCFI35:
 458              		.cfi_restore 7
 459              		.cfi_def_cfa_offset 0
 460              		bx	lr
 461              		.cfi_endproc
 462              	.LFE9:
 582:../../source/src/CMSIS/core_cm3.c **** 
 583:../../source/src/CMSIS/core_cm3.c **** /**
 584:../../source/src/CMSIS/core_cm3.c ****  * @brief  Return the Control Register value
 585:../../source/src/CMSIS/core_cm3.c **** * 
 586:../../source/src/CMSIS/core_cm3.c **** *  @return Control value
 587:../../source/src/CMSIS/core_cm3.c ****  *
 588:../../source/src/CMSIS/core_cm3.c ****  * Return the content of the control register
 589:../../source/src/CMSIS/core_cm3.c ****  */
 590:../../source/src/CMSIS/core_cm3.c **** uint32_t __get_CONTROL(void)
 591:../../source/src/CMSIS/core_cm3.c **** {
 463              		.size	__set_FAULTMASK, .-__set_FAULTMASK
 464              		.align	1
 465              		.global	__get_CONTROL
 466              		.syntax unified
 467              		.thumb
 468 00d0 80B4     		.thumb_func
 469              		.fpu softvfp
 470              		.type	__get_CONTROL, %function
 471              	__get_CONTROL:
 472 00d2 83B0     	.LFB10:
 473              		.loc 1 591 0
 474              		.cfi_startproc
 475 00d4 00AF     		@ args = 0, pretend = 0, frame = 8
 476              		@ frame_needed = 1, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 592:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
 478              		push	{r7}
 479 00d6 0023     	.LCFI36:
 480 00d8 7B60     		.cfi_def_cfa_offset 4
 593:../../source/src/CMSIS/core_cm3.c **** 
 594:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 481              		.cfi_offset 7, -4
 482              		sub	sp, sp, #12
 483              	.LCFI37:
 484 00da EFF31483 		.cfi_def_cfa_offset 16
 485              		add	r7, sp, #0
 486              	.LCFI38:
 487              		.cfi_def_cfa_register 7
 488 00de 7B60     		.loc 1 592 0
 595:../../source/src/CMSIS/core_cm3.c ****   return(result);
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 20


 489              		movs	r3, #0
 490 00e0 7B68     		str	r3, [r7, #4]
 596:../../source/src/CMSIS/core_cm3.c **** }
 491              		.loc 1 594 0
 492 00e2 1846     		.syntax unified
 493 00e4 0C37     	@ 594 "../../source/src/CMSIS/core_cm3.c" 1
 494              		MRS r3, control
 495              	@ 0 "" 2
 496 00e6 BD46     		.thumb
 497              		.syntax unified
 498              		str	r3, [r7, #4]
 499              		.loc 1 595 0
 500 00e8 80BC     		ldr	r3, [r7, #4]
 501              		.loc 1 596 0
 502              		mov	r0, r3
 503              		adds	r7, r7, #12
 504 00ea 7047     	.LCFI39:
 505              		.cfi_def_cfa_offset 4
 506              		mov	sp, r7
 507              	.LCFI40:
 508              		.cfi_def_cfa_register 13
 509              		@ sp needed
 510              		pop	{r7}
 511              	.LCFI41:
 512              		.cfi_restore 7
 513              		.cfi_def_cfa_offset 0
 514              		bx	lr
 515              		.cfi_endproc
 516              	.LFE10:
 597:../../source/src/CMSIS/core_cm3.c **** 
 598:../../source/src/CMSIS/core_cm3.c **** /**
 599:../../source/src/CMSIS/core_cm3.c ****  * @brief  Set the Control Register value
 600:../../source/src/CMSIS/core_cm3.c ****  *
 601:../../source/src/CMSIS/core_cm3.c ****  * @param  control  Control value
 602:../../source/src/CMSIS/core_cm3.c ****  *
 603:../../source/src/CMSIS/core_cm3.c ****  * Set the control register
 604:../../source/src/CMSIS/core_cm3.c ****  */
 605:../../source/src/CMSIS/core_cm3.c **** void __set_CONTROL(uint32_t control)
 606:../../source/src/CMSIS/core_cm3.c **** {
 517              		.size	__get_CONTROL, .-__get_CONTROL
 518              		.align	1
 519              		.global	__set_CONTROL
 520              		.syntax unified
 521              		.thumb
 522 00ec 80B4     		.thumb_func
 523              		.fpu softvfp
 524              		.type	__set_CONTROL, %function
 525              	__set_CONTROL:
 526 00ee 83B0     	.LFB11:
 527              		.loc 1 606 0
 528              		.cfi_startproc
 529 00f0 00AF     		@ args = 0, pretend = 0, frame = 8
 530              		@ frame_needed = 1, uses_anonymous_args = 0
 531              		@ link register save eliminated.
 532 00f2 7860     		push	{r7}
 607:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 533              	.LCFI42:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 21


 534 00f4 7B68     		.cfi_def_cfa_offset 4
 535              		.cfi_offset 7, -4
 536              		sub	sp, sp, #12
 537 00f6 83F31488 	.LCFI43:
 538              		.cfi_def_cfa_offset 16
 608:../../source/src/CMSIS/core_cm3.c **** }
 539              		add	r7, sp, #0
 540              	.LCFI44:
 541              		.cfi_def_cfa_register 7
 542 00fa 00BF     		str	r0, [r7, #4]
 543 00fc 0C37     		.loc 1 607 0
 544              		ldr	r3, [r7, #4]
 545              		.syntax unified
 546 00fe BD46     	@ 607 "../../source/src/CMSIS/core_cm3.c" 1
 547              		MSR control, r3
 548              	@ 0 "" 2
 549              		.loc 1 608 0
 550 0100 80BC     		.thumb
 551              		.syntax unified
 552              		nop
 553              		adds	r7, r7, #12
 554 0102 7047     	.LCFI45:
 555              		.cfi_def_cfa_offset 4
 556              		mov	sp, r7
 557              	.LCFI46:
 558              		.cfi_def_cfa_register 13
 559              		@ sp needed
 560              		pop	{r7}
 561              	.LCFI47:
 562              		.cfi_restore 7
 563              		.cfi_def_cfa_offset 0
 564              		bx	lr
 565              		.cfi_endproc
 566              	.LFE11:
 609:../../source/src/CMSIS/core_cm3.c **** 
 610:../../source/src/CMSIS/core_cm3.c **** 
 611:../../source/src/CMSIS/core_cm3.c **** /**
 612:../../source/src/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in integer value
 613:../../source/src/CMSIS/core_cm3.c ****  *
 614:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 615:../../source/src/CMSIS/core_cm3.c ****  * @return        reversed value
 616:../../source/src/CMSIS/core_cm3.c ****  *
 617:../../source/src/CMSIS/core_cm3.c ****  * Reverse byte order in integer value
 618:../../source/src/CMSIS/core_cm3.c ****  */
 619:../../source/src/CMSIS/core_cm3.c **** uint32_t __REV(uint32_t value)
 620:../../source/src/CMSIS/core_cm3.c **** {
 567              		.size	__set_CONTROL, .-__set_CONTROL
 568              		.align	1
 569              		.global	__REV
 570              		.syntax unified
 571              		.thumb
 572 0104 80B4     		.thumb_func
 573              		.fpu softvfp
 574              		.type	__REV, %function
 575              	__REV:
 576 0106 85B0     	.LFB12:
 577              		.loc 1 620 0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 22


 578              		.cfi_startproc
 579 0108 00AF     		@ args = 0, pretend = 0, frame = 16
 580              		@ frame_needed = 1, uses_anonymous_args = 0
 581              		@ link register save eliminated.
 582 010a 7860     		push	{r7}
 621:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
 583              	.LCFI48:
 584 010c 0023     		.cfi_def_cfa_offset 4
 585 010e FB60     		.cfi_offset 7, -4
 622:../../source/src/CMSIS/core_cm3.c ****   
 623:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 586              		sub	sp, sp, #20
 587 0110 7B68     	.LCFI49:
 588              		.cfi_def_cfa_offset 24
 589              		add	r7, sp, #0
 590 0112 1BBA     	.LCFI50:
 591              		.cfi_def_cfa_register 7
 592              		str	r0, [r7, #4]
 593              		.loc 1 621 0
 594 0114 FB60     		movs	r3, #0
 624:../../source/src/CMSIS/core_cm3.c ****   return(result);
 595              		str	r3, [r7, #12]
 596 0116 FB68     		.loc 1 623 0
 625:../../source/src/CMSIS/core_cm3.c **** }
 597              		ldr	r3, [r7, #4]
 598 0118 1846     		.syntax unified
 599 011a 1437     	@ 623 "../../source/src/CMSIS/core_cm3.c" 1
 600              		rev r3, r3
 601              	@ 0 "" 2
 602 011c BD46     		.thumb
 603              		.syntax unified
 604              		str	r3, [r7, #12]
 605              		.loc 1 624 0
 606 011e 80BC     		ldr	r3, [r7, #12]
 607              		.loc 1 625 0
 608              		mov	r0, r3
 609              		adds	r7, r7, #20
 610 0120 7047     	.LCFI51:
 611              		.cfi_def_cfa_offset 4
 612              		mov	sp, r7
 613              	.LCFI52:
 614              		.cfi_def_cfa_register 13
 615              		@ sp needed
 616              		pop	{r7}
 617              	.LCFI53:
 618              		.cfi_restore 7
 619              		.cfi_def_cfa_offset 0
 620              		bx	lr
 621              		.cfi_endproc
 622              	.LFE12:
 626:../../source/src/CMSIS/core_cm3.c **** 
 627:../../source/src/CMSIS/core_cm3.c **** /**
 628:../../source/src/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 629:../../source/src/CMSIS/core_cm3.c ****  *
 630:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 631:../../source/src/CMSIS/core_cm3.c ****  * @return        reversed value
 632:../../source/src/CMSIS/core_cm3.c ****  *
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 23


 633:../../source/src/CMSIS/core_cm3.c ****  * Reverse byte order in unsigned short value
 634:../../source/src/CMSIS/core_cm3.c ****  */
 635:../../source/src/CMSIS/core_cm3.c **** uint32_t __REV16(uint16_t value)
 636:../../source/src/CMSIS/core_cm3.c **** {
 623              		.size	__REV, .-__REV
 624              		.align	1
 625              		.global	__REV16
 626              		.syntax unified
 627              		.thumb
 628 0122 80B4     		.thumb_func
 629              		.fpu softvfp
 630              		.type	__REV16, %function
 631              	__REV16:
 632 0124 85B0     	.LFB13:
 633              		.loc 1 636 0
 634              		.cfi_startproc
 635 0126 00AF     		@ args = 0, pretend = 0, frame = 16
 636              		@ frame_needed = 1, uses_anonymous_args = 0
 637              		@ link register save eliminated.
 638 0128 0346     		push	{r7}
 639 012a FB80     	.LCFI54:
 637:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
 640              		.cfi_def_cfa_offset 4
 641 012c 0023     		.cfi_offset 7, -4
 642 012e FB60     		sub	sp, sp, #20
 638:../../source/src/CMSIS/core_cm3.c ****   
 639:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 643              	.LCFI55:
 644 0130 FB88     		.cfi_def_cfa_offset 24
 645              		add	r7, sp, #0
 646              	.LCFI56:
 647 0132 5BBA     		.cfi_def_cfa_register 7
 648              		mov	r3, r0
 649              		strh	r3, [r7, #6]	@ movhi
 650              		.loc 1 637 0
 651 0134 FB60     		movs	r3, #0
 640:../../source/src/CMSIS/core_cm3.c ****   return(result);
 652              		str	r3, [r7, #12]
 653 0136 FB68     		.loc 1 639 0
 641:../../source/src/CMSIS/core_cm3.c **** }
 654              		ldrh	r3, [r7, #6]	@ movhi
 655 0138 1846     		.syntax unified
 656 013a 1437     	@ 639 "../../source/src/CMSIS/core_cm3.c" 1
 657              		rev16 r3, r3
 658              	@ 0 "" 2
 659 013c BD46     		.thumb
 660              		.syntax unified
 661              		str	r3, [r7, #12]
 662              		.loc 1 640 0
 663 013e 80BC     		ldr	r3, [r7, #12]
 664              		.loc 1 641 0
 665              		mov	r0, r3
 666              		adds	r7, r7, #20
 667 0140 7047     	.LCFI57:
 668              		.cfi_def_cfa_offset 4
 669              		mov	sp, r7
 670              	.LCFI58:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 24


 671              		.cfi_def_cfa_register 13
 672              		@ sp needed
 673              		pop	{r7}
 674              	.LCFI59:
 675              		.cfi_restore 7
 676              		.cfi_def_cfa_offset 0
 677              		bx	lr
 678              		.cfi_endproc
 679              	.LFE13:
 642:../../source/src/CMSIS/core_cm3.c **** 
 643:../../source/src/CMSIS/core_cm3.c **** /**
 644:../../source/src/CMSIS/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 645:../../source/src/CMSIS/core_cm3.c ****  *
 646:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 647:../../source/src/CMSIS/core_cm3.c ****  * @return        reversed value
 648:../../source/src/CMSIS/core_cm3.c ****  *
 649:../../source/src/CMSIS/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 650:../../source/src/CMSIS/core_cm3.c ****  */
 651:../../source/src/CMSIS/core_cm3.c **** int32_t __REVSH(int16_t value)
 652:../../source/src/CMSIS/core_cm3.c **** {
 680              		.size	__REV16, .-__REV16
 681              		.align	1
 682              		.global	__REVSH
 683              		.syntax unified
 684              		.thumb
 685 0142 80B4     		.thumb_func
 686              		.fpu softvfp
 687              		.type	__REVSH, %function
 688              	__REVSH:
 689 0144 85B0     	.LFB14:
 690              		.loc 1 652 0
 691              		.cfi_startproc
 692 0146 00AF     		@ args = 0, pretend = 0, frame = 16
 693              		@ frame_needed = 1, uses_anonymous_args = 0
 694              		@ link register save eliminated.
 695 0148 0346     		push	{r7}
 696 014a FB80     	.LCFI60:
 653:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
 697              		.cfi_def_cfa_offset 4
 698 014c 0023     		.cfi_offset 7, -4
 699 014e FB60     		sub	sp, sp, #20
 654:../../source/src/CMSIS/core_cm3.c ****   
 655:../../source/src/CMSIS/core_cm3.c ****   __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 700              	.LCFI61:
 701 0150 FB88     		.cfi_def_cfa_offset 24
 702              		add	r7, sp, #0
 703              	.LCFI62:
 704 0152 DBBA     		.cfi_def_cfa_register 7
 705              		mov	r3, r0
 706              		strh	r3, [r7, #6]	@ movhi
 707              		.loc 1 653 0
 708 0154 FB60     		movs	r3, #0
 656:../../source/src/CMSIS/core_cm3.c ****   return(result);
 709              		str	r3, [r7, #12]
 710 0156 FB68     		.loc 1 655 0
 657:../../source/src/CMSIS/core_cm3.c **** }
 711              		ldrh	r3, [r7, #6]	@ movhi
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 25


 712 0158 1846     		.syntax unified
 713 015a 1437     	@ 655 "../../source/src/CMSIS/core_cm3.c" 1
 714              		revsh r3, r3
 715              	@ 0 "" 2
 716 015c BD46     		.thumb
 717              		.syntax unified
 718              		str	r3, [r7, #12]
 719              		.loc 1 656 0
 720 015e 80BC     		ldr	r3, [r7, #12]
 721              		.loc 1 657 0
 722              		mov	r0, r3
 723              		adds	r7, r7, #20
 724 0160 7047     	.LCFI63:
 725              		.cfi_def_cfa_offset 4
 726              		mov	sp, r7
 727              	.LCFI64:
 728              		.cfi_def_cfa_register 13
 729              		@ sp needed
 730              		pop	{r7}
 731              	.LCFI65:
 732              		.cfi_restore 7
 733              		.cfi_def_cfa_offset 0
 734              		bx	lr
 735              		.cfi_endproc
 736              	.LFE14:
 658:../../source/src/CMSIS/core_cm3.c **** 
 659:../../source/src/CMSIS/core_cm3.c **** /**
 660:../../source/src/CMSIS/core_cm3.c ****  * @brief  Reverse bit order of value
 661:../../source/src/CMSIS/core_cm3.c ****  *
 662:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to reverse
 663:../../source/src/CMSIS/core_cm3.c ****  * @return        reversed value
 664:../../source/src/CMSIS/core_cm3.c ****  *
 665:../../source/src/CMSIS/core_cm3.c ****  * Reverse bit order of value
 666:../../source/src/CMSIS/core_cm3.c ****  */
 667:../../source/src/CMSIS/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 668:../../source/src/CMSIS/core_cm3.c **** {
 737              		.size	__REVSH, .-__REVSH
 738              		.align	1
 739              		.global	__RBIT
 740              		.syntax unified
 741              		.thumb
 742 0162 80B4     		.thumb_func
 743              		.fpu softvfp
 744              		.type	__RBIT, %function
 745              	__RBIT:
 746 0164 85B0     	.LFB15:
 747              		.loc 1 668 0
 748              		.cfi_startproc
 749 0166 00AF     		@ args = 0, pretend = 0, frame = 16
 750              		@ frame_needed = 1, uses_anonymous_args = 0
 751              		@ link register save eliminated.
 752 0168 7860     		push	{r7}
 669:../../source/src/CMSIS/core_cm3.c ****   uint32_t result=0;
 753              	.LCFI66:
 754 016a 0023     		.cfi_def_cfa_offset 4
 755 016c FB60     		.cfi_offset 7, -4
 670:../../source/src/CMSIS/core_cm3.c ****   
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 26


 671:../../source/src/CMSIS/core_cm3.c ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 756              		sub	sp, sp, #20
 757 016e 7B68     	.LCFI67:
 758              		.cfi_def_cfa_offset 24
 759              		add	r7, sp, #0
 760 0170 93FAA3F3 	.LCFI68:
 761              		.cfi_def_cfa_register 7
 762              		str	r0, [r7, #4]
 763              		.loc 1 669 0
 764 0174 FB60     		movs	r3, #0
 672:../../source/src/CMSIS/core_cm3.c ****    return(result);
 765              		str	r3, [r7, #12]
 766 0176 FB68     		.loc 1 671 0
 673:../../source/src/CMSIS/core_cm3.c **** }
 767              		ldr	r3, [r7, #4]
 768 0178 1846     		.syntax unified
 769 017a 1437     	@ 671 "../../source/src/CMSIS/core_cm3.c" 1
 770              		rbit r3, r3
 771              	@ 0 "" 2
 772 017c BD46     		.thumb
 773              		.syntax unified
 774              		str	r3, [r7, #12]
 775              		.loc 1 672 0
 776 017e 80BC     		ldr	r3, [r7, #12]
 777              		.loc 1 673 0
 778              		mov	r0, r3
 779              		adds	r7, r7, #20
 780 0180 7047     	.LCFI69:
 781              		.cfi_def_cfa_offset 4
 782              		mov	sp, r7
 783              	.LCFI70:
 784              		.cfi_def_cfa_register 13
 785              		@ sp needed
 786              		pop	{r7}
 787              	.LCFI71:
 788              		.cfi_restore 7
 789              		.cfi_def_cfa_offset 0
 790              		bx	lr
 791              		.cfi_endproc
 792              	.LFE15:
 674:../../source/src/CMSIS/core_cm3.c **** 
 675:../../source/src/CMSIS/core_cm3.c **** /**
 676:../../source/src/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 677:../../source/src/CMSIS/core_cm3.c ****  *
 678:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 679:../../source/src/CMSIS/core_cm3.c ****  * @return        value of (*address)
 680:../../source/src/CMSIS/core_cm3.c ****  *
 681:../../source/src/CMSIS/core_cm3.c ****  * Exclusive LDR command for 8 bit value
 682:../../source/src/CMSIS/core_cm3.c ****  */
 683:../../source/src/CMSIS/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 684:../../source/src/CMSIS/core_cm3.c **** {
 793              		.size	__RBIT, .-__RBIT
 794              		.align	1
 795              		.global	__LDREXB
 796              		.syntax unified
 797              		.thumb
 798 0182 80B4     		.thumb_func
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 27


 799              		.fpu softvfp
 800              		.type	__LDREXB, %function
 801              	__LDREXB:
 802 0184 85B0     	.LFB16:
 803              		.loc 1 684 0
 804              		.cfi_startproc
 805 0186 00AF     		@ args = 0, pretend = 0, frame = 16
 806              		@ frame_needed = 1, uses_anonymous_args = 0
 807              		@ link register save eliminated.
 808 0188 7860     		push	{r7}
 685:../../source/src/CMSIS/core_cm3.c ****     uint8_t result=0;
 809              	.LCFI72:
 810 018a 0023     		.cfi_def_cfa_offset 4
 811 018c FB73     		.cfi_offset 7, -4
 686:../../source/src/CMSIS/core_cm3.c ****   
 687:../../source/src/CMSIS/core_cm3.c ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 812              		sub	sp, sp, #20
 813 018e 7B68     	.LCFI73:
 814              		.cfi_def_cfa_offset 24
 815              		add	r7, sp, #0
 816 0190 D3E84F3F 	.LCFI74:
 817              		.cfi_def_cfa_register 7
 818              		str	r0, [r7, #4]
 819              		.loc 1 685 0
 820 0194 FB73     		movs	r3, #0
 688:../../source/src/CMSIS/core_cm3.c ****    return(result);
 821              		strb	r3, [r7, #15]
 822 0196 FB7B     		.loc 1 687 0
 689:../../source/src/CMSIS/core_cm3.c **** }
 823              		ldr	r3, [r7, #4]
 824 0198 1846     		.syntax unified
 825 019a 1437     	@ 687 "../../source/src/CMSIS/core_cm3.c" 1
 826              		ldrexb r3, [r3]
 827              	@ 0 "" 2
 828 019c BD46     		.thumb
 829              		.syntax unified
 830              		strb	r3, [r7, #15]
 831              		.loc 1 688 0
 832 019e 80BC     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 833              		.loc 1 689 0
 834              		mov	r0, r3
 835              		adds	r7, r7, #20
 836 01a0 7047     	.LCFI75:
 837              		.cfi_def_cfa_offset 4
 838              		mov	sp, r7
 839              	.LCFI76:
 840              		.cfi_def_cfa_register 13
 841              		@ sp needed
 842              		pop	{r7}
 843              	.LCFI77:
 844              		.cfi_restore 7
 845              		.cfi_def_cfa_offset 0
 846              		bx	lr
 847              		.cfi_endproc
 848              	.LFE16:
 690:../../source/src/CMSIS/core_cm3.c **** 
 691:../../source/src/CMSIS/core_cm3.c **** /**
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 28


 692:../../source/src/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 693:../../source/src/CMSIS/core_cm3.c ****  *
 694:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 695:../../source/src/CMSIS/core_cm3.c ****  * @return        value of (*address)
 696:../../source/src/CMSIS/core_cm3.c ****  *
 697:../../source/src/CMSIS/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 698:../../source/src/CMSIS/core_cm3.c ****  */
 699:../../source/src/CMSIS/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 700:../../source/src/CMSIS/core_cm3.c **** {
 849              		.size	__LDREXB, .-__LDREXB
 850              		.align	1
 851              		.global	__LDREXH
 852              		.syntax unified
 853              		.thumb
 854 01a2 80B4     		.thumb_func
 855              		.fpu softvfp
 856              		.type	__LDREXH, %function
 857              	__LDREXH:
 858 01a4 85B0     	.LFB17:
 859              		.loc 1 700 0
 860              		.cfi_startproc
 861 01a6 00AF     		@ args = 0, pretend = 0, frame = 16
 862              		@ frame_needed = 1, uses_anonymous_args = 0
 863              		@ link register save eliminated.
 864 01a8 7860     		push	{r7}
 701:../../source/src/CMSIS/core_cm3.c ****     uint16_t result=0;
 865              	.LCFI78:
 866 01aa 0023     		.cfi_def_cfa_offset 4
 867 01ac FB81     		.cfi_offset 7, -4
 702:../../source/src/CMSIS/core_cm3.c ****   
 703:../../source/src/CMSIS/core_cm3.c ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 868              		sub	sp, sp, #20
 869 01ae 7B68     	.LCFI79:
 870              		.cfi_def_cfa_offset 24
 871              		add	r7, sp, #0
 872 01b0 D3E85F3F 	.LCFI80:
 873              		.cfi_def_cfa_register 7
 874              		str	r0, [r7, #4]
 875              		.loc 1 701 0
 876 01b4 FB81     		movs	r3, #0
 704:../../source/src/CMSIS/core_cm3.c ****    return(result);
 877              		strh	r3, [r7, #14]	@ movhi
 878 01b6 FB89     		.loc 1 703 0
 705:../../source/src/CMSIS/core_cm3.c **** }
 879              		ldr	r3, [r7, #4]
 880 01b8 1846     		.syntax unified
 881 01ba 1437     	@ 703 "../../source/src/CMSIS/core_cm3.c" 1
 882              		ldrexh r3, [r3]
 883              	@ 0 "" 2
 884 01bc BD46     		.thumb
 885              		.syntax unified
 886              		strh	r3, [r7, #14]	@ movhi
 887              		.loc 1 704 0
 888 01be 80BC     		ldrh	r3, [r7, #14]
 889              		.loc 1 705 0
 890              		mov	r0, r3
 891              		adds	r7, r7, #20
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 29


 892 01c0 7047     	.LCFI81:
 893              		.cfi_def_cfa_offset 4
 894              		mov	sp, r7
 895              	.LCFI82:
 896              		.cfi_def_cfa_register 13
 897              		@ sp needed
 898              		pop	{r7}
 899              	.LCFI83:
 900              		.cfi_restore 7
 901              		.cfi_def_cfa_offset 0
 902              		bx	lr
 903              		.cfi_endproc
 904              	.LFE17:
 706:../../source/src/CMSIS/core_cm3.c **** 
 707:../../source/src/CMSIS/core_cm3.c **** /**
 708:../../source/src/CMSIS/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 709:../../source/src/CMSIS/core_cm3.c ****  *
 710:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 711:../../source/src/CMSIS/core_cm3.c ****  * @return        value of (*address)
 712:../../source/src/CMSIS/core_cm3.c ****  *
 713:../../source/src/CMSIS/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 714:../../source/src/CMSIS/core_cm3.c ****  */
 715:../../source/src/CMSIS/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 716:../../source/src/CMSIS/core_cm3.c **** {
 905              		.size	__LDREXH, .-__LDREXH
 906              		.align	1
 907              		.global	__LDREXW
 908              		.syntax unified
 909              		.thumb
 910 01c2 80B4     		.thumb_func
 911              		.fpu softvfp
 912              		.type	__LDREXW, %function
 913              	__LDREXW:
 914 01c4 85B0     	.LFB18:
 915              		.loc 1 716 0
 916              		.cfi_startproc
 917 01c6 00AF     		@ args = 0, pretend = 0, frame = 16
 918              		@ frame_needed = 1, uses_anonymous_args = 0
 919              		@ link register save eliminated.
 920 01c8 7860     		push	{r7}
 717:../../source/src/CMSIS/core_cm3.c ****     uint32_t result=0;
 921              	.LCFI84:
 922 01ca 0023     		.cfi_def_cfa_offset 4
 923 01cc FB60     		.cfi_offset 7, -4
 718:../../source/src/CMSIS/core_cm3.c ****   
 719:../../source/src/CMSIS/core_cm3.c ****    __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 924              		sub	sp, sp, #20
 925 01ce 7B68     	.LCFI85:
 926              		.cfi_def_cfa_offset 24
 927              		add	r7, sp, #0
 928 01d0 53E8003F 	.LCFI86:
 929              		.cfi_def_cfa_register 7
 930              		str	r0, [r7, #4]
 931              		.loc 1 717 0
 932 01d4 FB60     		movs	r3, #0
 720:../../source/src/CMSIS/core_cm3.c ****    return(result);
 933              		str	r3, [r7, #12]
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 30


 934 01d6 FB68     		.loc 1 719 0
 721:../../source/src/CMSIS/core_cm3.c **** }
 935              		ldr	r3, [r7, #4]
 936 01d8 1846     		.syntax unified
 937 01da 1437     	@ 719 "../../source/src/CMSIS/core_cm3.c" 1
 938              		ldrex r3, [r3]
 939              	@ 0 "" 2
 940 01dc BD46     		.thumb
 941              		.syntax unified
 942              		str	r3, [r7, #12]
 943              		.loc 1 720 0
 944 01de 80BC     		ldr	r3, [r7, #12]
 945              		.loc 1 721 0
 946              		mov	r0, r3
 947              		adds	r7, r7, #20
 948 01e0 7047     	.LCFI87:
 949              		.cfi_def_cfa_offset 4
 950              		mov	sp, r7
 951              	.LCFI88:
 952              		.cfi_def_cfa_register 13
 953              		@ sp needed
 954              		pop	{r7}
 955              	.LCFI89:
 956              		.cfi_restore 7
 957              		.cfi_def_cfa_offset 0
 958              		bx	lr
 959              		.cfi_endproc
 960              	.LFE18:
 722:../../source/src/CMSIS/core_cm3.c **** 
 723:../../source/src/CMSIS/core_cm3.c **** /**
 724:../../source/src/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 725:../../source/src/CMSIS/core_cm3.c ****  *
 726:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to store
 727:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 728:../../source/src/CMSIS/core_cm3.c ****  * @return        successful / failed
 729:../../source/src/CMSIS/core_cm3.c ****  *
 730:../../source/src/CMSIS/core_cm3.c ****  * Exclusive STR command for 8 bit values
 731:../../source/src/CMSIS/core_cm3.c ****  */
 732:../../source/src/CMSIS/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 733:../../source/src/CMSIS/core_cm3.c **** {
 961              		.size	__LDREXW, .-__LDREXW
 962              		.align	1
 963              		.global	__STREXB
 964              		.syntax unified
 965              		.thumb
 966 01e2 80B4     		.thumb_func
 967              		.fpu softvfp
 968              		.type	__STREXB, %function
 969              	__STREXB:
 970 01e4 85B0     	.LFB19:
 971              		.loc 1 733 0
 972              		.cfi_startproc
 973 01e6 00AF     		@ args = 0, pretend = 0, frame = 16
 974              		@ frame_needed = 1, uses_anonymous_args = 0
 975              		@ link register save eliminated.
 976 01e8 0346     		push	{r7}
 977 01ea 3960     	.LCFI90:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 31


 978 01ec FB71     		.cfi_def_cfa_offset 4
 734:../../source/src/CMSIS/core_cm3.c ****    uint32_t result=0;
 979              		.cfi_offset 7, -4
 980 01ee 0023     		sub	sp, sp, #20
 981 01f0 FB60     	.LCFI91:
 735:../../source/src/CMSIS/core_cm3.c ****   
 736:../../source/src/CMSIS/core_cm3.c ****    __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 982              		.cfi_def_cfa_offset 24
 983 01f2 3A68     		add	r7, sp, #0
 984 01f4 F979     	.LCFI92:
 985              		.cfi_def_cfa_register 7
 986              		mov	r3, r0
 987 01f6 C2E8431F 		str	r1, [r7]
 988              		strb	r3, [r7, #7]
 989              		.loc 1 734 0
 990              		movs	r3, #0
 991 01fa FB60     		str	r3, [r7, #12]
 737:../../source/src/CMSIS/core_cm3.c ****    return(result);
 992              		.loc 1 736 0
 993 01fc FB68     		ldr	r2, [r7]
 738:../../source/src/CMSIS/core_cm3.c **** }
 994              		ldrb	r1, [r7, #7]
 995 01fe 1846     		.syntax unified
 996 0200 1437     	@ 736 "../../source/src/CMSIS/core_cm3.c" 1
 997              		strexb r3, r1, [r2]
 998              	@ 0 "" 2
 999 0202 BD46     		.thumb
 1000              		.syntax unified
 1001              		str	r3, [r7, #12]
 1002              		.loc 1 737 0
 1003 0204 80BC     		ldr	r3, [r7, #12]
 1004              		.loc 1 738 0
 1005              		mov	r0, r3
 1006              		adds	r7, r7, #20
 1007 0206 7047     	.LCFI93:
 1008              		.cfi_def_cfa_offset 4
 1009              		mov	sp, r7
 1010              	.LCFI94:
 1011              		.cfi_def_cfa_register 13
 1012              		@ sp needed
 1013              		pop	{r7}
 1014              	.LCFI95:
 1015              		.cfi_restore 7
 1016              		.cfi_def_cfa_offset 0
 1017              		bx	lr
 1018              		.cfi_endproc
 1019              	.LFE19:
 739:../../source/src/CMSIS/core_cm3.c **** 
 740:../../source/src/CMSIS/core_cm3.c **** /**
 741:../../source/src/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 742:../../source/src/CMSIS/core_cm3.c ****  *
 743:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to store
 744:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 745:../../source/src/CMSIS/core_cm3.c ****  * @return        successful / failed
 746:../../source/src/CMSIS/core_cm3.c ****  *
 747:../../source/src/CMSIS/core_cm3.c ****  * Exclusive STR command for 16 bit values
 748:../../source/src/CMSIS/core_cm3.c ****  */
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 32


 749:../../source/src/CMSIS/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 750:../../source/src/CMSIS/core_cm3.c **** {
 1020              		.size	__STREXB, .-__STREXB
 1021              		.align	1
 1022              		.global	__STREXH
 1023              		.syntax unified
 1024              		.thumb
 1025 0208 80B4     		.thumb_func
 1026              		.fpu softvfp
 1027              		.type	__STREXH, %function
 1028              	__STREXH:
 1029 020a 85B0     	.LFB20:
 1030              		.loc 1 750 0
 1031              		.cfi_startproc
 1032 020c 00AF     		@ args = 0, pretend = 0, frame = 16
 1033              		@ frame_needed = 1, uses_anonymous_args = 0
 1034              		@ link register save eliminated.
 1035 020e 0346     		push	{r7}
 1036 0210 3960     	.LCFI96:
 1037 0212 FB80     		.cfi_def_cfa_offset 4
 751:../../source/src/CMSIS/core_cm3.c ****    uint32_t result=0;
 1038              		.cfi_offset 7, -4
 1039 0214 0023     		sub	sp, sp, #20
 1040 0216 FB60     	.LCFI97:
 752:../../source/src/CMSIS/core_cm3.c ****   
 753:../../source/src/CMSIS/core_cm3.c ****    __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 1041              		.cfi_def_cfa_offset 24
 1042 0218 3A68     		add	r7, sp, #0
 1043 021a F988     	.LCFI98:
 1044              		.cfi_def_cfa_register 7
 1045              		mov	r3, r0
 1046 021c C2E8531F 		str	r1, [r7]
 1047              		strh	r3, [r7, #6]	@ movhi
 1048              		.loc 1 751 0
 1049              		movs	r3, #0
 1050 0220 FB60     		str	r3, [r7, #12]
 754:../../source/src/CMSIS/core_cm3.c ****    return(result);
 1051              		.loc 1 753 0
 1052 0222 FB68     		ldr	r2, [r7]
 755:../../source/src/CMSIS/core_cm3.c **** }
 1053              		ldrh	r1, [r7, #6]	@ movhi
 1054 0224 1846     		.syntax unified
 1055 0226 1437     	@ 753 "../../source/src/CMSIS/core_cm3.c" 1
 1056              		strexh r3, r1, [r2]
 1057              	@ 0 "" 2
 1058 0228 BD46     		.thumb
 1059              		.syntax unified
 1060              		str	r3, [r7, #12]
 1061              		.loc 1 754 0
 1062 022a 80BC     		ldr	r3, [r7, #12]
 1063              		.loc 1 755 0
 1064              		mov	r0, r3
 1065              		adds	r7, r7, #20
 1066 022c 7047     	.LCFI99:
 1067              		.cfi_def_cfa_offset 4
 1068              		mov	sp, r7
 1069              	.LCFI100:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 33


 1070              		.cfi_def_cfa_register 13
 1071              		@ sp needed
 1072              		pop	{r7}
 1073              	.LCFI101:
 1074              		.cfi_restore 7
 1075              		.cfi_def_cfa_offset 0
 1076              		bx	lr
 1077              		.cfi_endproc
 1078              	.LFE20:
 756:../../source/src/CMSIS/core_cm3.c **** 
 757:../../source/src/CMSIS/core_cm3.c **** /**
 758:../../source/src/CMSIS/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 759:../../source/src/CMSIS/core_cm3.c ****  *
 760:../../source/src/CMSIS/core_cm3.c ****  * @param  value  value to store
 761:../../source/src/CMSIS/core_cm3.c ****  * @param  *addr  address pointer
 762:../../source/src/CMSIS/core_cm3.c ****  * @return        successful / failed
 763:../../source/src/CMSIS/core_cm3.c ****  *
 764:../../source/src/CMSIS/core_cm3.c ****  * Exclusive STR command for 32 bit values
 765:../../source/src/CMSIS/core_cm3.c ****  */
 766:../../source/src/CMSIS/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 767:../../source/src/CMSIS/core_cm3.c **** {
 1079              		.size	__STREXH, .-__STREXH
 1080              		.align	1
 1081              		.global	__STREXW
 1082              		.syntax unified
 1083              		.thumb
 1084 022e 80B4     		.thumb_func
 1085              		.fpu softvfp
 1086              		.type	__STREXW, %function
 1087              	__STREXW:
 1088 0230 85B0     	.LFB21:
 1089              		.loc 1 767 0
 1090              		.cfi_startproc
 1091 0232 00AF     		@ args = 0, pretend = 0, frame = 16
 1092              		@ frame_needed = 1, uses_anonymous_args = 0
 1093              		@ link register save eliminated.
 1094 0234 7860     		push	{r7}
 1095 0236 3960     	.LCFI102:
 768:../../source/src/CMSIS/core_cm3.c ****    uint32_t result=0;
 1096              		.cfi_def_cfa_offset 4
 1097 0238 0023     		.cfi_offset 7, -4
 1098 023a FB60     		sub	sp, sp, #20
 769:../../source/src/CMSIS/core_cm3.c ****   
 770:../../source/src/CMSIS/core_cm3.c ****    __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 1099              	.LCFI103:
 1100 023c 3B68     		.cfi_def_cfa_offset 24
 1101 023e 7A68     		add	r7, sp, #0
 1102              	.LCFI104:
 1103              		.cfi_def_cfa_register 7
 1104 0240 43E80023 		str	r0, [r7, #4]
 1105              		str	r1, [r7]
 1106              		.loc 1 768 0
 1107              		movs	r3, #0
 1108 0244 FB60     		str	r3, [r7, #12]
 771:../../source/src/CMSIS/core_cm3.c ****    return(result);
 1109              		.loc 1 770 0
 1110 0246 FB68     		ldr	r3, [r7]
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 34


 772:../../source/src/CMSIS/core_cm3.c **** }
 1111              		ldr	r2, [r7, #4]
 1112 0248 1846     		.syntax unified
 1113 024a 1437     	@ 770 "../../source/src/CMSIS/core_cm3.c" 1
 1114              		strex r3, r2, [r3]
 1115              	@ 0 "" 2
 1116 024c BD46     		.thumb
 1117              		.syntax unified
 1118              		str	r3, [r7, #12]
 1119              		.loc 1 771 0
 1120 024e 80BC     		ldr	r3, [r7, #12]
 1121              		.loc 1 772 0
 1122              		mov	r0, r3
 1123              		adds	r7, r7, #20
 1124 0250 7047     	.LCFI105:
 1125              		.cfi_def_cfa_offset 4
 1126              		mov	sp, r7
 1127              	.LCFI106:
 1128              		.cfi_def_cfa_register 13
 1129              		@ sp needed
 1130              		pop	{r7}
 1131              	.LCFI107:
 1132              		.cfi_restore 7
 1133 0000 91050000 		.cfi_def_cfa_offset 0
 1134 0004 0200     		bx	lr
 1135 0006 00000000 		.cfi_endproc
 1136 000a 04       	.LFE21:
 1137 000b 01       		.size	__STREXW, .-__STREXW
 1138 000c 06020000 	.Letext0:
 1139 0010 0C       		.file 2 "f:\\arm\\gcc2018\\arm-none-eabi\\include\\machine\\_default_types.h"
 1140 0011 2C010000 		.file 3 "f:\\arm\\gcc2018\\arm-none-eabi\\include\\sys\\_stdint.h"
 1141 0015 DA020000 		.section	.debug_info,"",%progbits
 1142 0019 00000000 	.Ldebug_info0:
 1143 001d 52020000 		.4byte	0x591
 1144 0021 00000000 		.2byte	0x2
 1145 0025 02       		.4byte	.Ldebug_abbrev0
 1146 0026 01       		.byte	0x4
 1147 0027 06       		.uleb128 0x1
 1148 0028 AC020000 		.4byte	.LASF49
 1149 002c 03       		.byte	0xc
 1150 002d 18000000 		.4byte	.LASF50
 1151 0031 02       		.4byte	.LASF51
 1152 0032 2B       		.4byte	.Ltext0
 1153 0033 37000000 		.4byte	.Letext0
 1154 0037 02       		.4byte	.Ldebug_line0
 1155 0038 01       		.uleb128 0x2
 1156 0039 08       		.byte	0x1
 1157 003a 95000000 		.byte	0x6
 1158 003e 03       		.4byte	.LASF0
 1159 003f 30000000 		.uleb128 0x3
 1160 0043 02       		.4byte	.LASF2
 1161 0044 37       		.byte	0x2
 1162 0045 49000000 		.byte	0x2b
 1163 0049 02       		.4byte	0x37
 1164 004a 02       		.uleb128 0x2
 1165 004b 05       		.byte	0x1
 1166 004c EA010000 		.byte	0x8
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 35


 1167 0050 03       		.4byte	.LASF1
 1168 0051 F6000000 		.uleb128 0x3
 1169 0055 02       		.4byte	.LASF3
 1170 0056 39       		.byte	0x2
 1171 0057 5B000000 		.byte	0x37
 1172 005b 02       		.4byte	0x49
 1173 005c 02       		.uleb128 0x2
 1174 005d 07       		.byte	0x2
 1175 005e DB000000 		.byte	0x5
 1176 0062 03       		.4byte	.LASF4
 1177 0063 40000000 		.uleb128 0x3
 1178 0067 02       		.4byte	.LASF5
 1179 0068 4D       		.byte	0x2
 1180 0069 6D000000 		.byte	0x39
 1181 006d 02       		.4byte	0x5b
 1182 006e 04       		.uleb128 0x2
 1183 006f 05       		.byte	0x2
 1184 0070 53000000 		.byte	0x7
 1185 0074 03       		.4byte	.LASF6
 1186 0075 09010000 		.uleb128 0x3
 1187 0079 02       		.4byte	.LASF7
 1188 007a 4F       		.byte	0x2
 1189 007b 7F000000 		.byte	0x4d
 1190 007f 02       		.4byte	0x6d
 1191 0080 04       		.uleb128 0x2
 1192 0081 07       		.byte	0x4
 1193 0082 C1000000 		.byte	0x5
 1194 0086 02       		.4byte	.LASF8
 1195 0087 08       		.uleb128 0x3
 1196 0088 05       		.4byte	.LASF9
 1197 0089 A9010000 		.byte	0x2
 1198 008d 02       		.byte	0x4f
 1199 008e 08       		.4byte	0x7f
 1200 008f 07       		.uleb128 0x2
 1201 0090 5B010000 		.byte	0x4
 1202 0094 04       		.byte	0x7
 1203 0095 04       		.4byte	.LASF10
 1204 0096 05       		.uleb128 0x2
 1205 0097 696E7400 		.byte	0x8
 1206 009b 02       		.byte	0x5
 1207 009c 04       		.4byte	.LASF11
 1208 009d 07       		.uleb128 0x2
 1209 009e 4E010000 		.byte	0x8
 1210 00a2 03       		.byte	0x7
 1211 00a3 72010000 		.4byte	.LASF12
 1212 00a7 03       		.uleb128 0x4
 1213 00a8 18       		.byte	0x4
 1214 00a9 2C000000 		.byte	0x5
 1215 00ad 03       		.ascii	"int\000"
 1216 00ae 8B010000 		.uleb128 0x2
 1217 00b2 03       		.byte	0x4
 1218 00b3 20       		.byte	0x7
 1219 00b4 3E000000 		.4byte	.LASF13
 1220 00b8 03       		.uleb128 0x3
 1221 00b9 F4010000 		.4byte	.LASF14
 1222 00bd 03       		.byte	0x3
 1223 00be 24       		.byte	0x18
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 36


 1224 00bf 50000000 		.4byte	0x2c
 1225 00c3 03       		.uleb128 0x3
 1226 00c4 93010000 		.4byte	.LASF15
 1227 00c8 03       		.byte	0x3
 1228 00c9 2C       		.byte	0x20
 1229 00ca 62000000 		.4byte	0x3e
 1230 00ce 03       		.uleb128 0x3
 1231 00cf FD010000 		.4byte	.LASF16
 1232 00d3 03       		.byte	0x3
 1233 00d4 30       		.byte	0x24
 1234 00d5 74000000 		.4byte	0x50
 1235 00d9 05       		.uleb128 0x3
 1236 00da 01       		.4byte	.LASF17
 1237 00db 4A000000 		.byte	0x3
 1238 00df 01       		.byte	0x2c
 1239 00e0 FE02     		.4byte	0x62
 1240 00e2 01       		.uleb128 0x3
 1241 00e3 CE000000 		.4byte	.LASF18
 1242 00e7 2E020000 		.byte	0x3
 1243 00eb 52020000 		.byte	0x30
 1244 00ef 00000000 		.4byte	0x74
 1245 00f3 01       		.uleb128 0x5
 1246 00f4 26010000 		.byte	0x1
 1247 00f8 06       		.4byte	.LASF21
 1248 00f9 3A000000 		.byte	0x1
 1249 00fd 01       		.2byte	0x2fe
 1250 00fe FE02     		.byte	0x1
 1251 0100 CE000000 		.4byte	0xce
 1252 0104 02       		.4byte	.LFB21
 1253 0105 91       		.4byte	.LFE21
 1254 0106 6C       		.4byte	.LLST17
 1255 0107 06       		.byte	0x1
 1256 0108 88000000 		.4byte	0x126
 1257 010c 01       		.uleb128 0x6
 1258 010d FE02     		.4byte	.LASF19
 1259 010f 26010000 		.byte	0x1
 1260 0113 02       		.2byte	0x2fe
 1261 0114 91       		.4byte	0xce
 1262 0115 68       		.byte	0x2
 1263 0116 07       		.byte	0x91
 1264 0117 7A010000 		.sleb128 -20
 1265 011b 01       		.uleb128 0x6
 1266 011c 0003     		.4byte	.LASF20
 1267 011e CE000000 		.byte	0x1
 1268 0122 02       		.2byte	0x2fe
 1269 0123 91       		.4byte	0x126
 1270 0124 74       		.byte	0x2
 1271 0125 00       		.byte	0x91
 1272 0126 08       		.sleb128 -24
 1273 0127 04       		.uleb128 0x7
 1274 0128 CE000000 		.4byte	.LASF23
 1275 012c 05       		.byte	0x1
 1276 012d 01       		.2byte	0x300
 1277 012e 00000000 		.4byte	0xce
 1278 0132 01       		.byte	0x2
 1279 0133 ED02     		.byte	0x91
 1280 0135 01       		.sleb128 -12
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 37


 1281 0136 CE000000 		.byte	0
 1282 013a 08020000 		.uleb128 0x8
 1283 013e 2E020000 		.byte	0x4
 1284 0142 5C000000 		.4byte	0xce
 1285 0146 01       		.uleb128 0x5
 1286 0147 79010000 		.byte	0x1
 1287 014b 06       		.4byte	.LASF22
 1288 014c 3A000000 		.byte	0x1
 1289 0150 01       		.2byte	0x2ed
 1290 0151 ED02     		.byte	0x1
 1291 0153 B8000000 		.4byte	0xce
 1292 0157 02       		.4byte	.LFB20
 1293 0158 91       		.4byte	.LFE20
 1294 0159 6E       		.4byte	.LLST16
 1295 015a 06       		.byte	0x1
 1296 015b 88000000 		.4byte	0x179
 1297 015f 01       		.uleb128 0x6
 1298 0160 ED02     		.4byte	.LASF19
 1299 0162 79010000 		.byte	0x1
 1300 0166 02       		.2byte	0x2ed
 1301 0167 91       		.4byte	0xb8
 1302 0168 68       		.byte	0x2
 1303 0169 07       		.byte	0x91
 1304 016a 7A010000 		.sleb128 -18
 1305 016e 01       		.uleb128 0x6
 1306 016f EF02     		.4byte	.LASF20
 1307 0171 CE000000 		.byte	0x1
 1308 0175 02       		.2byte	0x2ed
 1309 0176 91       		.4byte	0x179
 1310 0177 74       		.byte	0x2
 1311 0178 00       		.byte	0x91
 1312 0179 08       		.sleb128 -24
 1313 017a 04       		.uleb128 0x7
 1314 017b B8000000 		.4byte	.LASF23
 1315 017f 05       		.byte	0x1
 1316 0180 01       		.2byte	0x2ef
 1317 0181 C1020000 		.4byte	0xce
 1318 0185 01       		.byte	0x2
 1319 0186 DC02     		.byte	0x91
 1320 0188 01       		.sleb128 -12
 1321 0189 CE000000 		.byte	0
 1322 018d E2010000 		.uleb128 0x8
 1323 0191 08020000 		.byte	0x4
 1324 0195 B8000000 		.4byte	0xb8
 1325 0199 01       		.uleb128 0x5
 1326 019a CC010000 		.byte	0x1
 1327 019e 06       		.4byte	.LASF24
 1328 019f 3A000000 		.byte	0x1
 1329 01a3 01       		.2byte	0x2dc
 1330 01a4 DC02     		.byte	0x1
 1331 01a6 A2000000 		.4byte	0xce
 1332 01aa 02       		.4byte	.LFB19
 1333 01ab 91       		.4byte	.LFE19
 1334 01ac 6F       		.4byte	.LLST15
 1335 01ad 06       		.byte	0x1
 1336 01ae 88000000 		.4byte	0x1cc
 1337 01b2 01       		.uleb128 0x6
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 38


 1338 01b3 DC02     		.4byte	.LASF19
 1339 01b5 CC010000 		.byte	0x1
 1340 01b9 02       		.2byte	0x2dc
 1341 01ba 91       		.4byte	0xa2
 1342 01bb 68       		.byte	0x2
 1343 01bc 07       		.byte	0x91
 1344 01bd 7A010000 		.sleb128 -17
 1345 01c1 01       		.uleb128 0x6
 1346 01c2 DE02     		.4byte	.LASF20
 1347 01c4 CE000000 		.byte	0x1
 1348 01c8 02       		.2byte	0x2dc
 1349 01c9 91       		.4byte	0x1cc
 1350 01ca 74       		.byte	0x2
 1351 01cb 00       		.byte	0x91
 1352 01cc 08       		.sleb128 -24
 1353 01cd 04       		.uleb128 0x7
 1354 01ce A2000000 		.4byte	.LASF23
 1355 01d2 05       		.byte	0x1
 1356 01d3 01       		.2byte	0x2de
 1357 01d4 14010000 		.4byte	0xce
 1358 01d8 01       		.byte	0x2
 1359 01d9 CB02     		.byte	0x91
 1360 01db 01       		.sleb128 -12
 1361 01dc CE000000 		.byte	0
 1362 01e0 C2010000 		.uleb128 0x8
 1363 01e4 E2010000 		.byte	0x4
 1364 01e8 14010000 		.4byte	0xa2
 1365 01ec 01       		.uleb128 0x5
 1366 01ed 10020000 		.byte	0x1
 1367 01f1 06       		.4byte	.LASF25
 1368 01f2 88000000 		.byte	0x1
 1369 01f6 01       		.2byte	0x2cb
 1370 01f7 CB02     		.byte	0x1
 1371 01f9 26010000 		.4byte	0xce
 1372 01fd 02       		.4byte	.LFB18
 1373 01fe 91       		.4byte	.LFE18
 1374 01ff 6C       		.4byte	.LLST14
 1375 0200 07       		.byte	0x1
 1376 0201 7A010000 		.4byte	0x210
 1377 0205 01       		.uleb128 0x6
 1378 0206 CD02     		.4byte	.LASF20
 1379 0208 CE000000 		.byte	0x1
 1380 020c 02       		.2byte	0x2cb
 1381 020d 91       		.4byte	0x126
 1382 020e 74       		.byte	0x2
 1383 020f 00       		.byte	0x91
 1384 0210 05       		.sleb128 -20
 1385 0211 01       		.uleb128 0x7
 1386 0212 08030000 		.4byte	.LASF23
 1387 0216 01       		.byte	0x1
 1388 0217 BB02     		.2byte	0x2cd
 1389 0219 01       		.4byte	0xce
 1390 021a B8000000 		.byte	0x2
 1391 021e A2010000 		.byte	0x91
 1392 0222 C2010000 		.sleb128 -12
 1393 0226 70010000 		.byte	0
 1394 022a 01       		.uleb128 0x5
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 39


 1395 022b 4E020000 		.byte	0x1
 1396 022f 06       		.4byte	.LASF26
 1397 0230 88000000 		.byte	0x1
 1398 0234 01       		.2byte	0x2bb
 1399 0235 BB02     		.byte	0x1
 1400 0237 79010000 		.4byte	0xb8
 1401 023b 02       		.4byte	.LFB17
 1402 023c 91       		.4byte	.LFE17
 1403 023d 6C       		.4byte	.LLST13
 1404 023e 07       		.byte	0x1
 1405 023f 7A010000 		.4byte	0x24e
 1406 0243 01       		.uleb128 0x6
 1407 0244 BD02     		.4byte	.LASF20
 1408 0246 B8000000 		.byte	0x1
 1409 024a 02       		.2byte	0x2bb
 1410 024b 91       		.4byte	0x179
 1411 024c 76       		.byte	0x2
 1412 024d 00       		.byte	0x91
 1413 024e 05       		.sleb128 -20
 1414 024f 01       		.uleb128 0x7
 1415 0250 B8020000 		.4byte	.LASF23
 1416 0254 01       		.byte	0x1
 1417 0255 AB02     		.2byte	0x2bd
 1418 0257 01       		.4byte	0xb8
 1419 0258 A2000000 		.byte	0x2
 1420 025c 82010000 		.byte	0x91
 1421 0260 A2010000 		.sleb128 -10
 1422 0264 CC010000 		.byte	0
 1423 0268 01       		.uleb128 0x5
 1424 0269 8C020000 		.byte	0x1
 1425 026d 06       		.4byte	.LASF27
 1426 026e 88000000 		.byte	0x1
 1427 0272 01       		.2byte	0x2ab
 1428 0273 AB02     		.byte	0x1
 1429 0275 CC010000 		.4byte	0xa2
 1430 0279 02       		.4byte	.LFB16
 1431 027a 91       		.4byte	.LFE16
 1432 027b 6C       		.4byte	.LLST12
 1433 027c 07       		.byte	0x1
 1434 027d 7A010000 		.4byte	0x28c
 1435 0281 01       		.uleb128 0x6
 1436 0282 AD02     		.4byte	.LASF20
 1437 0284 A2000000 		.byte	0x1
 1438 0288 02       		.2byte	0x2ab
 1439 0289 91       		.4byte	0x1cc
 1440 028a 77       		.byte	0x2
 1441 028b 00       		.byte	0x91
 1442 028c 05       		.sleb128 -20
 1443 028d 01       		.uleb128 0x7
 1444 028e E3010000 		.4byte	.LASF23
 1445 0292 01       		.byte	0x1
 1446 0293 9B02     		.2byte	0x2ad
 1447 0295 01       		.4byte	0xa2
 1448 0296 CE000000 		.byte	0x2
 1449 029a 62010000 		.byte	0x91
 1450 029e 82010000 		.sleb128 -9
 1451 02a2 28020000 		.byte	0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 40


 1452 02a6 01       		.uleb128 0x5
 1453 02a7 CA020000 		.byte	0x1
 1454 02ab 06       		.4byte	.LASF28
 1455 02ac 3A000000 		.byte	0x1
 1456 02b0 01       		.2byte	0x29b
 1457 02b1 9B02     		.byte	0x1
 1458 02b3 CE000000 		.4byte	0xce
 1459 02b7 02       		.4byte	.LFB15
 1460 02b8 91       		.4byte	.LFE15
 1461 02b9 6C       		.4byte	.LLST11
 1462 02ba 07       		.byte	0x1
 1463 02bb 7A010000 		.4byte	0x2ca
 1464 02bf 01       		.uleb128 0x6
 1465 02c0 9D02     		.4byte	.LASF19
 1466 02c2 CE000000 		.byte	0x1
 1467 02c6 02       		.2byte	0x29b
 1468 02c7 91       		.4byte	0xce
 1469 02c8 74       		.byte	0x2
 1470 02c9 00       		.byte	0x91
 1471 02ca 05       		.sleb128 -20
 1472 02cb 01       		.uleb128 0x7
 1473 02cc EE000000 		.4byte	.LASF23
 1474 02d0 01       		.byte	0x1
 1475 02d1 8B02     		.2byte	0x29d
 1476 02d3 01       		.4byte	0xce
 1477 02d4 C3000000 		.byte	0x2
 1478 02d8 42010000 		.byte	0x91
 1479 02dc 62010000 		.sleb128 -12
 1480 02e0 84020000 		.byte	0
 1481 02e4 01       		.uleb128 0x5
 1482 02e5 08030000 		.byte	0x1
 1483 02e9 06       		.4byte	.LASF29
 1484 02ea 3A000000 		.byte	0x1
 1485 02ee 01       		.2byte	0x28b
 1486 02ef 8B02     		.byte	0x1
 1487 02f1 AD000000 		.4byte	0xc3
 1488 02f5 02       		.4byte	.LFB14
 1489 02f6 91       		.4byte	.LFE14
 1490 02f7 6E       		.4byte	.LLST10
 1491 02f8 07       		.byte	0x1
 1492 02f9 7A010000 		.4byte	0x308
 1493 02fd 01       		.uleb128 0x6
 1494 02fe 8D02     		.4byte	.LASF19
 1495 0300 CE000000 		.byte	0x1
 1496 0304 02       		.2byte	0x28b
 1497 0305 91       		.4byte	0xad
 1498 0306 74       		.byte	0x2
 1499 0307 00       		.byte	0x91
 1500 0308 05       		.sleb128 -18
 1501 0309 01       		.uleb128 0x7
 1502 030a 8D000000 		.4byte	.LASF23
 1503 030e 01       		.byte	0x1
 1504 030f 7B02     		.2byte	0x28d
 1505 0311 01       		.4byte	0xce
 1506 0312 CE000000 		.byte	0x2
 1507 0316 22010000 		.byte	0x91
 1508 031a 42010000 		.sleb128 -12
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 41


 1509 031e E0020000 		.byte	0
 1510 0322 01       		.uleb128 0x5
 1511 0323 46030000 		.byte	0x1
 1512 0327 06       		.4byte	.LASF30
 1513 0328 3A000000 		.byte	0x1
 1514 032c 01       		.2byte	0x27b
 1515 032d 7B02     		.byte	0x1
 1516 032f B8000000 		.4byte	0xce
 1517 0333 02       		.4byte	.LFB13
 1518 0334 91       		.4byte	.LFE13
 1519 0335 6E       		.4byte	.LLST9
 1520 0336 07       		.byte	0x1
 1521 0337 7A010000 		.4byte	0x346
 1522 033b 01       		.uleb128 0x6
 1523 033c 7D02     		.4byte	.LASF19
 1524 033e CE000000 		.byte	0x1
 1525 0342 02       		.2byte	0x27b
 1526 0343 91       		.4byte	0xb8
 1527 0344 74       		.byte	0x2
 1528 0345 00       		.byte	0x91
 1529 0346 05       		.sleb128 -18
 1530 0347 01       		.uleb128 0x7
 1531 0348 C5010000 		.4byte	.LASF23
 1532 034c 01       		.byte	0x1
 1533 034d 6B02     		.2byte	0x27d
 1534 034f 01       		.4byte	0xce
 1535 0350 CE000000 		.byte	0x2
 1536 0354 04010000 		.byte	0x91
 1537 0358 22010000 		.sleb128 -12
 1538 035c 3C030000 		.byte	0
 1539 0360 01       		.uleb128 0x5
 1540 0361 84030000 		.byte	0x1
 1541 0365 06       		.4byte	.LASF31
 1542 0366 3A000000 		.byte	0x1
 1543 036a 01       		.2byte	0x26b
 1544 036b 6B02     		.byte	0x1
 1545 036d CE000000 		.4byte	0xce
 1546 0371 02       		.4byte	.LFB12
 1547 0372 91       		.4byte	.LFE12
 1548 0373 6C       		.4byte	.LLST8
 1549 0374 07       		.byte	0x1
 1550 0375 7A010000 		.4byte	0x384
 1551 0379 01       		.uleb128 0x6
 1552 037a 6D02     		.4byte	.LASF19
 1553 037c CE000000 		.byte	0x1
 1554 0380 02       		.2byte	0x26b
 1555 0381 91       		.4byte	0xce
 1556 0382 74       		.byte	0x2
 1557 0383 00       		.byte	0x91
 1558 0384 09       		.sleb128 -20
 1559 0385 01       		.uleb128 0x7
 1560 0386 22000000 		.4byte	.LASF23
 1561 038a 01       		.byte	0x1
 1562 038b 5D02     		.2byte	0x26d
 1563 038d 01       		.4byte	0xce
 1564 038e EC000000 		.byte	0x2
 1565 0392 04010000 		.byte	0x91
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 42


 1566 0396 98030000 		.sleb128 -12
 1567 039a 01       		.byte	0
 1568 039b AF030000 		.uleb128 0x9
 1569 039f 06       		.byte	0x1
 1570 03a0 D3000000 		.4byte	.LASF34
 1571 03a4 01       		.byte	0x1
 1572 03a5 5D02     		.2byte	0x25d
 1573 03a7 CE000000 		.byte	0x1
 1574 03ab 02       		.4byte	.LFB11
 1575 03ac 91       		.4byte	.LFE11
 1576 03ad 74       		.4byte	.LLST7
 1577 03ae 00       		.byte	0x1
 1578 03af 05       		.4byte	0x3af
 1579 03b0 01       		.uleb128 0x6
 1580 03b1 D5010000 		.4byte	.LASF32
 1581 03b5 01       		.byte	0x1
 1582 03b6 4E02     		.2byte	0x25d
 1583 03b8 01       		.4byte	0xce
 1584 03b9 CE000000 		.byte	0x2
 1585 03bd D0000000 		.byte	0x91
 1586 03c1 EC000000 		.sleb128 -12
 1587 03c5 F4030000 		.byte	0
 1588 03c9 01       		.uleb128 0x5
 1589 03ca DE030000 		.byte	0x1
 1590 03ce 07       		.4byte	.LASF33
 1591 03cf 7A010000 		.byte	0x1
 1592 03d3 01       		.2byte	0x24e
 1593 03d4 5002     		.byte	0x1
 1594 03d6 CE000000 		.4byte	0xce
 1595 03da 02       		.4byte	.LFB10
 1596 03db 91       		.4byte	.LFE10
 1597 03dc 74       		.4byte	.LLST6
 1598 03dd 00       		.byte	0x1
 1599 03de 09       		.4byte	0x3de
 1600 03df 01       		.uleb128 0x7
 1601 03e0 B1000000 		.4byte	.LASF23
 1602 03e4 01       		.byte	0x1
 1603 03e5 4202     		.2byte	0x250
 1604 03e7 01       		.4byte	0xce
 1605 03e8 B8000000 		.byte	0x2
 1606 03ec D0000000 		.byte	0x91
 1607 03f0 50040000 		.sleb128 -12
 1608 03f4 01       		.byte	0
 1609 03f5 09040000 		.uleb128 0x9
 1610 03f9 06       		.byte	0x1
 1611 03fa 5C000000 		.4byte	.LASF35
 1612 03fe 01       		.byte	0x1
 1613 03ff 4202     		.2byte	0x242
 1614 0401 CE000000 		.byte	0x1
 1615 0405 02       		.4byte	.LFB9
 1616 0406 91       		.4byte	.LFE9
 1617 0407 74       		.4byte	.LLST5
 1618 0408 00       		.byte	0x1
 1619 0409 05       		.4byte	0x409
 1620 040a 01       		.uleb128 0x6
 1621 040b CA020000 		.4byte	.LASF36
 1622 040f 01       		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 43


 1623 0410 3302     		.2byte	0x242
 1624 0412 01       		.4byte	0xce
 1625 0413 CE000000 		.byte	0x2
 1626 0417 9C000000 		.byte	0x91
 1627 041b B8000000 		.sleb128 -12
 1628 041f AC040000 		.byte	0
 1629 0423 01       		.uleb128 0x5
 1630 0424 38040000 		.byte	0x1
 1631 0428 07       		.4byte	.LASF37
 1632 0429 7A010000 		.byte	0x1
 1633 042d 01       		.2byte	0x233
 1634 042e 3502     		.byte	0x1
 1635 0430 CE000000 		.4byte	0xce
 1636 0434 02       		.4byte	.LFB8
 1637 0435 91       		.4byte	.LFE8
 1638 0436 74       		.4byte	.LLST4
 1639 0437 00       		.byte	0x1
 1640 0438 09       		.4byte	0x438
 1641 0439 01       		.uleb128 0x7
 1642 043a B7010000 		.4byte	.LASF23
 1643 043e 01       		.byte	0x1
 1644 043f 2702     		.2byte	0x235
 1645 0441 01       		.4byte	0xce
 1646 0442 84000000 		.byte	0x2
 1647 0446 9C000000 		.byte	0x91
 1648 044a 08050000 		.sleb128 -12
 1649 044e 01       		.byte	0
 1650 044f 63040000 		.uleb128 0x9
 1651 0453 06       		.byte	0x1
 1652 0454 01010000 		.4byte	.LASF38
 1653 0458 01       		.byte	0x1
 1654 0459 2702     		.2byte	0x227
 1655 045b CE000000 		.byte	0x1
 1656 045f 02       		.4byte	.LFB7
 1657 0460 91       		.4byte	.LFE7
 1658 0461 74       		.4byte	.LLST3
 1659 0462 00       		.byte	0x1
 1660 0463 05       		.4byte	0x463
 1661 0464 01       		.uleb128 0x6
 1662 0465 A3000000 		.4byte	.LASF39
 1663 0469 01       		.byte	0x1
 1664 046a 1802     		.2byte	0x227
 1665 046c 01       		.4byte	0xce
 1666 046d CE000000 		.byte	0x2
 1667 0471 68000000 		.byte	0x91
 1668 0475 84000000 		.sleb128 -12
 1669 0479 64050000 		.byte	0
 1670 047d 01       		.uleb128 0x5
 1671 047e 92040000 		.byte	0x1
 1672 0482 07       		.4byte	.LASF40
 1673 0483 7A010000 		.byte	0x1
 1674 0487 01       		.2byte	0x218
 1675 0488 1A02     		.byte	0x1
 1676 048a CE000000 		.4byte	0xce
 1677 048e 02       		.4byte	.LFB6
 1678 048f 91       		.4byte	.LFE6
 1679 0490 74       		.4byte	.LLST2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 44


 1680 0491 00       		.byte	0x1
 1681 0492 09       		.4byte	0x492
 1682 0493 01       		.uleb128 0x7
 1683 0494 9B010000 		.4byte	.LASF23
 1684 0498 01       		.byte	0x1
 1685 0499 0C02     		.2byte	0x21a
 1686 049b 01       		.4byte	0xce
 1687 049c 50000000 		.byte	0x2
 1688 04a0 68000000 		.byte	0x91
 1689 04a4 C0050000 		.sleb128 -12
 1690 04a8 01       		.byte	0
 1691 04a9 BD040000 		.uleb128 0x9
 1692 04ad 06       		.byte	0x1
 1693 04ae 3A000000 		.4byte	.LASF41
 1694 04b2 01       		.byte	0x1
 1695 04b3 0C02     		.2byte	0x20c
 1696 04b5 CE000000 		.byte	0x1
 1697 04b9 02       		.4byte	.LFB5
 1698 04ba 91       		.4byte	.LFE5
 1699 04bb 74       		.4byte	.LLST1
 1700 04bc 00       		.byte	0x1
 1701 04bd 05       		.4byte	0x4bd
 1702 04be 01       		.uleb128 0x6
 1703 04bf 7A000000 		.4byte	.LASF19
 1704 04c3 01       		.byte	0x1
 1705 04c4 FD01     		.2byte	0x20c
 1706 04c6 01       		.4byte	0xce
 1707 04c7 CE000000 		.byte	0x2
 1708 04cb 34000000 		.byte	0x91
 1709 04cf 50000000 		.sleb128 -12
 1710 04d3 1C060000 		.byte	0
 1711 04d7 01       		.uleb128 0x5
 1712 04d8 EC040000 		.byte	0x1
 1713 04dc 07       		.4byte	.LASF42
 1714 04dd 7A010000 		.byte	0x1
 1715 04e1 01       		.2byte	0x1fd
 1716 04e2 FF01     		.byte	0x1
 1717 04e4 CE000000 		.4byte	0xce
 1718 04e8 02       		.4byte	.LFB4
 1719 04e9 91       		.4byte	.LFE4
 1720 04ea 74       		.4byte	.LLST0
 1721 04eb 00       		.byte	0x1
 1722 04ec 0A       		.4byte	0x4ec
 1723 04ed 01       		.uleb128 0x7
 1724 04ee 70000000 		.4byte	.LASF23
 1725 04f2 01       		.byte	0x1
 1726 04f3 F001     		.2byte	0x1ff
 1727 04f5 01       		.4byte	0xce
 1728 04f6 2A000000 		.byte	0x2
 1729 04fa 34000000 		.byte	0x91
 1730 04fe 02       		.sleb128 -12
 1731 04ff 7D       		.byte	0
 1732 0500 00       		.uleb128 0xa
 1733 0501 01       		.byte	0x1
 1734 0502 15050000 		.4byte	.LASF43
 1735 0506 06       		.byte	0x1
 1736 0507 09000000 		.2byte	0x1f0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 45


 1737 050b 01       		.byte	0x1
 1738 050c F001     		.4byte	.LFB3
 1739 050e CE000000 		.4byte	.LFE3
 1740 0512 01       		.byte	0x2
 1741 0513 53       		.byte	0x7d
 1742 0514 00       		.sleb128 0
 1743 0515 0B       		.byte	0x1
 1744 0516 01       		.4byte	0x515
 1745 0517 66000000 		.uleb128 0x6
 1746 051b 01       		.4byte	.LASF44
 1747 051c DD01     		.byte	0x1
 1748 051e 01       		.2byte	0x1f0
 1749 051f CE000000 		.4byte	0xce
 1750 0523 1A000000 		.byte	0x1
 1751 0527 2A000000 		.byte	0x53
 1752 052b 02       		.byte	0
 1753 052c 7D       		.uleb128 0xb
 1754 052d 00       		.byte	0x1
 1755 052e 01       		.4byte	.LASF45
 1756 052f 42050000 		.byte	0x1
 1757 0533 07       		.2byte	0x1dd
 1758 0534 7A010000 		.byte	0x1
 1759 0538 01       		.4byte	0xce
 1760 0539 DF01     		.4byte	.LFB2
 1761 053b CE000000 		.4byte	.LFE2
 1762 053f 01       		.byte	0x2
 1763 0540 54       		.byte	0x7d
 1764 0541 00       		.sleb128 0
 1765 0542 0A       		.byte	0x1
 1766 0543 01       		.4byte	0x542
 1767 0544 CB010000 		.uleb128 0x7
 1768 0548 01       		.4byte	.LASF23
 1769 0549 CE01     		.byte	0x1
 1770 054b 01       		.2byte	0x1df
 1771 054c 10000000 		.4byte	0xce
 1772 0550 1A000000 		.byte	0x1
 1773 0554 02       		.byte	0x54
 1774 0555 7D       		.byte	0
 1775 0556 00       		.uleb128 0xa
 1776 0557 01       		.byte	0x1
 1777 0558 6B050000 		.4byte	.LASF46
 1778 055c 06       		.byte	0x1
 1779 055d 1D010000 		.2byte	0x1ce
 1780 0561 01       		.byte	0x1
 1781 0562 CE01     		.4byte	.LFB1
 1782 0564 CE000000 		.4byte	.LFE1
 1783 0568 01       		.byte	0x2
 1784 0569 53       		.byte	0x7d
 1785 056a 00       		.sleb128 0
 1786 056b 0C       		.byte	0x1
 1787 056c 01       		.4byte	0x56b
 1788 056d 81010000 		.uleb128 0x6
 1789 0571 01       		.4byte	.LASF47
 1790 0572 BB01     		.byte	0x1
 1791 0574 01       		.2byte	0x1ce
 1792 0575 CE000000 		.4byte	0xce
 1793 0579 00000000 		.byte	0x1
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 46


 1794 057d 10000000 		.byte	0x53
 1795 0581 02       		.byte	0
 1796 0582 7D       		.uleb128 0xc
 1797 0583 00       		.byte	0x1
 1798 0584 01       		.4byte	.LASF48
 1799 0585 07       		.byte	0x1
 1800 0586 7A010000 		.2byte	0x1bb
 1801 058a 01       		.byte	0x1
 1802 058b BD01     		.4byte	0xce
 1803 058d CE000000 		.4byte	.LFB0
 1804 0591 01       		.4byte	.LFE0
 1805 0592 54       		.byte	0x2
 1806 0593 00       		.byte	0x7d
 1807 0594 00       		.sleb128 0
 1808              		.byte	0x1
 1809              		.uleb128 0x7
 1810 0000 01       		.4byte	.LASF23
 1811 0001 11       		.byte	0x1
 1812 0002 01       		.2byte	0x1bd
 1813 0003 25       		.4byte	0xce
 1814 0004 0E       		.byte	0x1
 1815 0005 13       		.byte	0x54
 1816 0006 0B       		.byte	0
 1817 0007 03       		.byte	0
 1818 0008 0E       		.section	.debug_abbrev,"",%progbits
 1819 0009 1B       	.Ldebug_abbrev0:
 1820 000a 0E       		.uleb128 0x1
 1821 000b 11       		.uleb128 0x11
 1822 000c 01       		.byte	0x1
 1823 000d 12       		.uleb128 0x25
 1824 000e 01       		.uleb128 0xe
 1825 000f 10       		.uleb128 0x13
 1826 0010 06       		.uleb128 0xb
 1827 0011 00       		.uleb128 0x3
 1828 0012 00       		.uleb128 0xe
 1829 0013 02       		.uleb128 0x1b
 1830 0014 24       		.uleb128 0xe
 1831 0015 00       		.uleb128 0x11
 1832 0016 0B       		.uleb128 0x1
 1833 0017 0B       		.uleb128 0x12
 1834 0018 3E       		.uleb128 0x1
 1835 0019 0B       		.uleb128 0x10
 1836 001a 03       		.uleb128 0x6
 1837 001b 0E       		.byte	0
 1838 001c 00       		.byte	0
 1839 001d 00       		.uleb128 0x2
 1840 001e 03       		.uleb128 0x24
 1841 001f 16       		.byte	0
 1842 0020 00       		.uleb128 0xb
 1843 0021 03       		.uleb128 0xb
 1844 0022 0E       		.uleb128 0x3e
 1845 0023 3A       		.uleb128 0xb
 1846 0024 0B       		.uleb128 0x3
 1847 0025 3B       		.uleb128 0xe
 1848 0026 0B       		.byte	0
 1849 0027 49       		.byte	0
 1850 0028 13       		.uleb128 0x3
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 47


 1851 0029 00       		.uleb128 0x16
 1852 002a 00       		.byte	0
 1853 002b 04       		.uleb128 0x3
 1854 002c 24       		.uleb128 0xe
 1855 002d 00       		.uleb128 0x3a
 1856 002e 0B       		.uleb128 0xb
 1857 002f 0B       		.uleb128 0x3b
 1858 0030 3E       		.uleb128 0xb
 1859 0031 0B       		.uleb128 0x49
 1860 0032 03       		.uleb128 0x13
 1861 0033 08       		.byte	0
 1862 0034 00       		.byte	0
 1863 0035 00       		.uleb128 0x4
 1864 0036 05       		.uleb128 0x24
 1865 0037 2E       		.byte	0
 1866 0038 01       		.uleb128 0xb
 1867 0039 3F       		.uleb128 0xb
 1868 003a 0C       		.uleb128 0x3e
 1869 003b 03       		.uleb128 0xb
 1870 003c 0E       		.uleb128 0x3
 1871 003d 3A       		.uleb128 0x8
 1872 003e 0B       		.byte	0
 1873 003f 3B       		.byte	0
 1874 0040 05       		.uleb128 0x5
 1875 0041 27       		.uleb128 0x2e
 1876 0042 0C       		.byte	0x1
 1877 0043 49       		.uleb128 0x3f
 1878 0044 13       		.uleb128 0xc
 1879 0045 11       		.uleb128 0x3
 1880 0046 01       		.uleb128 0xe
 1881 0047 12       		.uleb128 0x3a
 1882 0048 01       		.uleb128 0xb
 1883 0049 40       		.uleb128 0x3b
 1884 004a 06       		.uleb128 0x5
 1885 004b 9742     		.uleb128 0x27
 1886 004d 0C       		.uleb128 0xc
 1887 004e 01       		.uleb128 0x49
 1888 004f 13       		.uleb128 0x13
 1889 0050 00       		.uleb128 0x11
 1890 0051 00       		.uleb128 0x1
 1891 0052 06       		.uleb128 0x12
 1892 0053 05       		.uleb128 0x1
 1893 0054 00       		.uleb128 0x40
 1894 0055 03       		.uleb128 0x6
 1895 0056 0E       		.uleb128 0x2117
 1896 0057 3A       		.uleb128 0xc
 1897 0058 0B       		.uleb128 0x1
 1898 0059 3B       		.uleb128 0x13
 1899 005a 05       		.byte	0
 1900 005b 49       		.byte	0
 1901 005c 13       		.uleb128 0x6
 1902 005d 02       		.uleb128 0x5
 1903 005e 0A       		.byte	0
 1904 005f 00       		.uleb128 0x3
 1905 0060 00       		.uleb128 0xe
 1906 0061 07       		.uleb128 0x3a
 1907 0062 34       		.uleb128 0xb
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 48


 1908 0063 00       		.uleb128 0x3b
 1909 0064 03       		.uleb128 0x5
 1910 0065 0E       		.uleb128 0x49
 1911 0066 3A       		.uleb128 0x13
 1912 0067 0B       		.uleb128 0x2
 1913 0068 3B       		.uleb128 0xa
 1914 0069 05       		.byte	0
 1915 006a 49       		.byte	0
 1916 006b 13       		.uleb128 0x7
 1917 006c 02       		.uleb128 0x34
 1918 006d 0A       		.byte	0
 1919 006e 00       		.uleb128 0x3
 1920 006f 00       		.uleb128 0xe
 1921 0070 08       		.uleb128 0x3a
 1922 0071 0F       		.uleb128 0xb
 1923 0072 00       		.uleb128 0x3b
 1924 0073 0B       		.uleb128 0x5
 1925 0074 0B       		.uleb128 0x49
 1926 0075 49       		.uleb128 0x13
 1927 0076 13       		.uleb128 0x2
 1928 0077 00       		.uleb128 0xa
 1929 0078 00       		.byte	0
 1930 0079 09       		.byte	0
 1931 007a 2E       		.uleb128 0x8
 1932 007b 01       		.uleb128 0xf
 1933 007c 3F       		.byte	0
 1934 007d 0C       		.uleb128 0xb
 1935 007e 03       		.uleb128 0xb
 1936 007f 0E       		.uleb128 0x49
 1937 0080 3A       		.uleb128 0x13
 1938 0081 0B       		.byte	0
 1939 0082 3B       		.byte	0
 1940 0083 05       		.uleb128 0x9
 1941 0084 27       		.uleb128 0x2e
 1942 0085 0C       		.byte	0x1
 1943 0086 11       		.uleb128 0x3f
 1944 0087 01       		.uleb128 0xc
 1945 0088 12       		.uleb128 0x3
 1946 0089 01       		.uleb128 0xe
 1947 008a 40       		.uleb128 0x3a
 1948 008b 06       		.uleb128 0xb
 1949 008c 9742     		.uleb128 0x3b
 1950 008e 0C       		.uleb128 0x5
 1951 008f 01       		.uleb128 0x27
 1952 0090 13       		.uleb128 0xc
 1953 0091 00       		.uleb128 0x11
 1954 0092 00       		.uleb128 0x1
 1955 0093 0A       		.uleb128 0x12
 1956 0094 2E       		.uleb128 0x1
 1957 0095 01       		.uleb128 0x40
 1958 0096 3F       		.uleb128 0x6
 1959 0097 0C       		.uleb128 0x2117
 1960 0098 03       		.uleb128 0xc
 1961 0099 0E       		.uleb128 0x1
 1962 009a 3A       		.uleb128 0x13
 1963 009b 0B       		.byte	0
 1964 009c 3B       		.byte	0
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 49


 1965 009d 05       		.uleb128 0xa
 1966 009e 27       		.uleb128 0x2e
 1967 009f 0C       		.byte	0x1
 1968 00a0 11       		.uleb128 0x3f
 1969 00a1 01       		.uleb128 0xc
 1970 00a2 12       		.uleb128 0x3
 1971 00a3 01       		.uleb128 0xe
 1972 00a4 40       		.uleb128 0x3a
 1973 00a5 0A       		.uleb128 0xb
 1974 00a6 9742     		.uleb128 0x3b
 1975 00a8 0C       		.uleb128 0x5
 1976 00a9 01       		.uleb128 0x27
 1977 00aa 13       		.uleb128 0xc
 1978 00ab 00       		.uleb128 0x11
 1979 00ac 00       		.uleb128 0x1
 1980 00ad 0B       		.uleb128 0x12
 1981 00ae 2E       		.uleb128 0x1
 1982 00af 01       		.uleb128 0x40
 1983 00b0 3F       		.uleb128 0xa
 1984 00b1 0C       		.uleb128 0x2117
 1985 00b2 03       		.uleb128 0xc
 1986 00b3 0E       		.uleb128 0x1
 1987 00b4 3A       		.uleb128 0x13
 1988 00b5 0B       		.byte	0
 1989 00b6 3B       		.byte	0
 1990 00b7 05       		.uleb128 0xb
 1991 00b8 27       		.uleb128 0x2e
 1992 00b9 0C       		.byte	0x1
 1993 00ba 49       		.uleb128 0x3f
 1994 00bb 13       		.uleb128 0xc
 1995 00bc 11       		.uleb128 0x3
 1996 00bd 01       		.uleb128 0xe
 1997 00be 12       		.uleb128 0x3a
 1998 00bf 01       		.uleb128 0xb
 1999 00c0 40       		.uleb128 0x3b
 2000 00c1 0A       		.uleb128 0x5
 2001 00c2 9742     		.uleb128 0x27
 2002 00c4 0C       		.uleb128 0xc
 2003 00c5 01       		.uleb128 0x49
 2004 00c6 13       		.uleb128 0x13
 2005 00c7 00       		.uleb128 0x11
 2006 00c8 00       		.uleb128 0x1
 2007 00c9 0C       		.uleb128 0x12
 2008 00ca 2E       		.uleb128 0x1
 2009 00cb 01       		.uleb128 0x40
 2010 00cc 3F       		.uleb128 0xa
 2011 00cd 0C       		.uleb128 0x2117
 2012 00ce 03       		.uleb128 0xc
 2013 00cf 0E       		.uleb128 0x1
 2014 00d0 3A       		.uleb128 0x13
 2015 00d1 0B       		.byte	0
 2016 00d2 3B       		.byte	0
 2017 00d3 05       		.uleb128 0xc
 2018 00d4 27       		.uleb128 0x2e
 2019 00d5 0C       		.byte	0x1
 2020 00d6 49       		.uleb128 0x3f
 2021 00d7 13       		.uleb128 0xc
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 50


 2022 00d8 11       		.uleb128 0x3
 2023 00d9 01       		.uleb128 0xe
 2024 00da 12       		.uleb128 0x3a
 2025 00db 01       		.uleb128 0xb
 2026 00dc 40       		.uleb128 0x3b
 2027 00dd 0A       		.uleb128 0x5
 2028 00de 9742     		.uleb128 0x27
 2029 00e0 0C       		.uleb128 0xc
 2030 00e1 00       		.uleb128 0x49
 2031 00e2 00       		.uleb128 0x13
 2032 00e3 00       		.uleb128 0x11
 2033              		.uleb128 0x1
 2034              		.uleb128 0x12
 2035              		.uleb128 0x1
 2036 0000 2E020000 		.uleb128 0x40
 2037 0004 30020000 		.uleb128 0xa
 2038 0008 0200     		.uleb128 0x2117
 2039 000a 7D       		.uleb128 0xc
 2040 000b 00       		.byte	0
 2041 000c 30020000 		.byte	0
 2042 0010 32020000 		.byte	0
 2043 0014 0200     		.section	.debug_loc,"",%progbits
 2044 0016 7D       	.Ldebug_loc0:
 2045 0017 04       	.LLST17:
 2046 0018 32020000 		.4byte	.LFB21-.Ltext0
 2047 001c 34020000 		.4byte	.LCFI102-.Ltext0
 2048 0020 0200     		.2byte	0x2
 2049 0022 7D       		.byte	0x7d
 2050 0023 18       		.sleb128 0
 2051 0024 34020000 		.4byte	.LCFI102-.Ltext0
 2052 0028 4C020000 		.4byte	.LCFI103-.Ltext0
 2053 002c 0200     		.2byte	0x2
 2054 002e 77       		.byte	0x7d
 2055 002f 18       		.sleb128 4
 2056 0030 4C020000 		.4byte	.LCFI103-.Ltext0
 2057 0034 4E020000 		.4byte	.LCFI104-.Ltext0
 2058 0038 0200     		.2byte	0x2
 2059 003a 77       		.byte	0x7d
 2060 003b 04       		.sleb128 24
 2061 003c 4E020000 		.4byte	.LCFI104-.Ltext0
 2062 0040 50020000 		.4byte	.LCFI105-.Ltext0
 2063 0044 0200     		.2byte	0x2
 2064 0046 7D       		.byte	0x77
 2065 0047 04       		.sleb128 24
 2066 0048 50020000 		.4byte	.LCFI105-.Ltext0
 2067 004c 52020000 		.4byte	.LCFI106-.Ltext0
 2068 0050 0200     		.2byte	0x2
 2069 0052 7D       		.byte	0x77
 2070 0053 00       		.sleb128 4
 2071 0054 00000000 		.4byte	.LCFI106-.Ltext0
 2072 0058 00000000 		.4byte	.LCFI107-.Ltext0
 2073              		.2byte	0x2
 2074 005c 08020000 		.byte	0x7d
 2075 0060 0A020000 		.sleb128 4
 2076 0064 0200     		.4byte	.LCFI107-.Ltext0
 2077 0066 7D       		.4byte	.LFE21-.Ltext0
 2078 0067 00       		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 51


 2079 0068 0A020000 		.byte	0x7d
 2080 006c 0C020000 		.sleb128 0
 2081 0070 0200     		.4byte	0
 2082 0072 7D       		.4byte	0
 2083 0073 04       	.LLST16:
 2084 0074 0C020000 		.4byte	.LFB20-.Ltext0
 2085 0078 0E020000 		.4byte	.LCFI96-.Ltext0
 2086 007c 0200     		.2byte	0x2
 2087 007e 7D       		.byte	0x7d
 2088 007f 18       		.sleb128 0
 2089 0080 0E020000 		.4byte	.LCFI96-.Ltext0
 2090 0084 28020000 		.4byte	.LCFI97-.Ltext0
 2091 0088 0200     		.2byte	0x2
 2092 008a 77       		.byte	0x7d
 2093 008b 18       		.sleb128 4
 2094 008c 28020000 		.4byte	.LCFI97-.Ltext0
 2095 0090 2A020000 		.4byte	.LCFI98-.Ltext0
 2096 0094 0200     		.2byte	0x2
 2097 0096 77       		.byte	0x7d
 2098 0097 04       		.sleb128 24
 2099 0098 2A020000 		.4byte	.LCFI98-.Ltext0
 2100 009c 2C020000 		.4byte	.LCFI99-.Ltext0
 2101 00a0 0200     		.2byte	0x2
 2102 00a2 7D       		.byte	0x77
 2103 00a3 04       		.sleb128 24
 2104 00a4 2C020000 		.4byte	.LCFI99-.Ltext0
 2105 00a8 2E020000 		.4byte	.LCFI100-.Ltext0
 2106 00ac 0200     		.2byte	0x2
 2107 00ae 7D       		.byte	0x77
 2108 00af 00       		.sleb128 4
 2109 00b0 00000000 		.4byte	.LCFI100-.Ltext0
 2110 00b4 00000000 		.4byte	.LCFI101-.Ltext0
 2111              		.2byte	0x2
 2112 00b8 E2010000 		.byte	0x7d
 2113 00bc E4010000 		.sleb128 4
 2114 00c0 0200     		.4byte	.LCFI101-.Ltext0
 2115 00c2 7D       		.4byte	.LFE20-.Ltext0
 2116 00c3 00       		.2byte	0x2
 2117 00c4 E4010000 		.byte	0x7d
 2118 00c8 E6010000 		.sleb128 0
 2119 00cc 0200     		.4byte	0
 2120 00ce 7D       		.4byte	0
 2121 00cf 04       	.LLST15:
 2122 00d0 E6010000 		.4byte	.LFB19-.Ltext0
 2123 00d4 E8010000 		.4byte	.LCFI90-.Ltext0
 2124 00d8 0200     		.2byte	0x2
 2125 00da 7D       		.byte	0x7d
 2126 00db 18       		.sleb128 0
 2127 00dc E8010000 		.4byte	.LCFI90-.Ltext0
 2128 00e0 02020000 		.4byte	.LCFI91-.Ltext0
 2129 00e4 0200     		.2byte	0x2
 2130 00e6 77       		.byte	0x7d
 2131 00e7 18       		.sleb128 4
 2132 00e8 02020000 		.4byte	.LCFI91-.Ltext0
 2133 00ec 04020000 		.4byte	.LCFI92-.Ltext0
 2134 00f0 0200     		.2byte	0x2
 2135 00f2 77       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 52


 2136 00f3 04       		.sleb128 24
 2137 00f4 04020000 		.4byte	.LCFI92-.Ltext0
 2138 00f8 06020000 		.4byte	.LCFI93-.Ltext0
 2139 00fc 0200     		.2byte	0x2
 2140 00fe 7D       		.byte	0x77
 2141 00ff 04       		.sleb128 24
 2142 0100 06020000 		.4byte	.LCFI93-.Ltext0
 2143 0104 08020000 		.4byte	.LCFI94-.Ltext0
 2144 0108 0200     		.2byte	0x2
 2145 010a 7D       		.byte	0x77
 2146 010b 00       		.sleb128 4
 2147 010c 00000000 		.4byte	.LCFI94-.Ltext0
 2148 0110 00000000 		.4byte	.LCFI95-.Ltext0
 2149              		.2byte	0x2
 2150 0114 C2010000 		.byte	0x7d
 2151 0118 C4010000 		.sleb128 4
 2152 011c 0200     		.4byte	.LCFI95-.Ltext0
 2153 011e 7D       		.4byte	.LFE19-.Ltext0
 2154 011f 00       		.2byte	0x2
 2155 0120 C4010000 		.byte	0x7d
 2156 0124 C6010000 		.sleb128 0
 2157 0128 0200     		.4byte	0
 2158 012a 7D       		.4byte	0
 2159 012b 04       	.LLST14:
 2160 012c C6010000 		.4byte	.LFB18-.Ltext0
 2161 0130 C8010000 		.4byte	.LCFI84-.Ltext0
 2162 0134 0200     		.2byte	0x2
 2163 0136 7D       		.byte	0x7d
 2164 0137 18       		.sleb128 0
 2165 0138 C8010000 		.4byte	.LCFI84-.Ltext0
 2166 013c DC010000 		.4byte	.LCFI85-.Ltext0
 2167 0140 0200     		.2byte	0x2
 2168 0142 77       		.byte	0x7d
 2169 0143 18       		.sleb128 4
 2170 0144 DC010000 		.4byte	.LCFI85-.Ltext0
 2171 0148 DE010000 		.4byte	.LCFI86-.Ltext0
 2172 014c 0200     		.2byte	0x2
 2173 014e 77       		.byte	0x7d
 2174 014f 04       		.sleb128 24
 2175 0150 DE010000 		.4byte	.LCFI86-.Ltext0
 2176 0154 E0010000 		.4byte	.LCFI87-.Ltext0
 2177 0158 0200     		.2byte	0x2
 2178 015a 7D       		.byte	0x77
 2179 015b 04       		.sleb128 24
 2180 015c E0010000 		.4byte	.LCFI87-.Ltext0
 2181 0160 E2010000 		.4byte	.LCFI88-.Ltext0
 2182 0164 0200     		.2byte	0x2
 2183 0166 7D       		.byte	0x77
 2184 0167 00       		.sleb128 4
 2185 0168 00000000 		.4byte	.LCFI88-.Ltext0
 2186 016c 00000000 		.4byte	.LCFI89-.Ltext0
 2187              		.2byte	0x2
 2188 0170 A2010000 		.byte	0x7d
 2189 0174 A4010000 		.sleb128 4
 2190 0178 0200     		.4byte	.LCFI89-.Ltext0
 2191 017a 7D       		.4byte	.LFE18-.Ltext0
 2192 017b 00       		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 53


 2193 017c A4010000 		.byte	0x7d
 2194 0180 A6010000 		.sleb128 0
 2195 0184 0200     		.4byte	0
 2196 0186 7D       		.4byte	0
 2197 0187 04       	.LLST13:
 2198 0188 A6010000 		.4byte	.LFB17-.Ltext0
 2199 018c A8010000 		.4byte	.LCFI78-.Ltext0
 2200 0190 0200     		.2byte	0x2
 2201 0192 7D       		.byte	0x7d
 2202 0193 18       		.sleb128 0
 2203 0194 A8010000 		.4byte	.LCFI78-.Ltext0
 2204 0198 BC010000 		.4byte	.LCFI79-.Ltext0
 2205 019c 0200     		.2byte	0x2
 2206 019e 77       		.byte	0x7d
 2207 019f 18       		.sleb128 4
 2208 01a0 BC010000 		.4byte	.LCFI79-.Ltext0
 2209 01a4 BE010000 		.4byte	.LCFI80-.Ltext0
 2210 01a8 0200     		.2byte	0x2
 2211 01aa 77       		.byte	0x7d
 2212 01ab 04       		.sleb128 24
 2213 01ac BE010000 		.4byte	.LCFI80-.Ltext0
 2214 01b0 C0010000 		.4byte	.LCFI81-.Ltext0
 2215 01b4 0200     		.2byte	0x2
 2216 01b6 7D       		.byte	0x77
 2217 01b7 04       		.sleb128 24
 2218 01b8 C0010000 		.4byte	.LCFI81-.Ltext0
 2219 01bc C2010000 		.4byte	.LCFI82-.Ltext0
 2220 01c0 0200     		.2byte	0x2
 2221 01c2 7D       		.byte	0x77
 2222 01c3 00       		.sleb128 4
 2223 01c4 00000000 		.4byte	.LCFI82-.Ltext0
 2224 01c8 00000000 		.4byte	.LCFI83-.Ltext0
 2225              		.2byte	0x2
 2226 01cc 82010000 		.byte	0x7d
 2227 01d0 84010000 		.sleb128 4
 2228 01d4 0200     		.4byte	.LCFI83-.Ltext0
 2229 01d6 7D       		.4byte	.LFE17-.Ltext0
 2230 01d7 00       		.2byte	0x2
 2231 01d8 84010000 		.byte	0x7d
 2232 01dc 86010000 		.sleb128 0
 2233 01e0 0200     		.4byte	0
 2234 01e2 7D       		.4byte	0
 2235 01e3 04       	.LLST12:
 2236 01e4 86010000 		.4byte	.LFB16-.Ltext0
 2237 01e8 88010000 		.4byte	.LCFI72-.Ltext0
 2238 01ec 0200     		.2byte	0x2
 2239 01ee 7D       		.byte	0x7d
 2240 01ef 18       		.sleb128 0
 2241 01f0 88010000 		.4byte	.LCFI72-.Ltext0
 2242 01f4 9C010000 		.4byte	.LCFI73-.Ltext0
 2243 01f8 0200     		.2byte	0x2
 2244 01fa 77       		.byte	0x7d
 2245 01fb 18       		.sleb128 4
 2246 01fc 9C010000 		.4byte	.LCFI73-.Ltext0
 2247 0200 9E010000 		.4byte	.LCFI74-.Ltext0
 2248 0204 0200     		.2byte	0x2
 2249 0206 77       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 54


 2250 0207 04       		.sleb128 24
 2251 0208 9E010000 		.4byte	.LCFI74-.Ltext0
 2252 020c A0010000 		.4byte	.LCFI75-.Ltext0
 2253 0210 0200     		.2byte	0x2
 2254 0212 7D       		.byte	0x77
 2255 0213 04       		.sleb128 24
 2256 0214 A0010000 		.4byte	.LCFI75-.Ltext0
 2257 0218 A2010000 		.4byte	.LCFI76-.Ltext0
 2258 021c 0200     		.2byte	0x2
 2259 021e 7D       		.byte	0x77
 2260 021f 00       		.sleb128 4
 2261 0220 00000000 		.4byte	.LCFI76-.Ltext0
 2262 0224 00000000 		.4byte	.LCFI77-.Ltext0
 2263              		.2byte	0x2
 2264 0228 62010000 		.byte	0x7d
 2265 022c 64010000 		.sleb128 4
 2266 0230 0200     		.4byte	.LCFI77-.Ltext0
 2267 0232 7D       		.4byte	.LFE16-.Ltext0
 2268 0233 00       		.2byte	0x2
 2269 0234 64010000 		.byte	0x7d
 2270 0238 66010000 		.sleb128 0
 2271 023c 0200     		.4byte	0
 2272 023e 7D       		.4byte	0
 2273 023f 04       	.LLST11:
 2274 0240 66010000 		.4byte	.LFB15-.Ltext0
 2275 0244 68010000 		.4byte	.LCFI66-.Ltext0
 2276 0248 0200     		.2byte	0x2
 2277 024a 7D       		.byte	0x7d
 2278 024b 18       		.sleb128 0
 2279 024c 68010000 		.4byte	.LCFI66-.Ltext0
 2280 0250 7C010000 		.4byte	.LCFI67-.Ltext0
 2281 0254 0200     		.2byte	0x2
 2282 0256 77       		.byte	0x7d
 2283 0257 18       		.sleb128 4
 2284 0258 7C010000 		.4byte	.LCFI67-.Ltext0
 2285 025c 7E010000 		.4byte	.LCFI68-.Ltext0
 2286 0260 0200     		.2byte	0x2
 2287 0262 77       		.byte	0x7d
 2288 0263 04       		.sleb128 24
 2289 0264 7E010000 		.4byte	.LCFI68-.Ltext0
 2290 0268 80010000 		.4byte	.LCFI69-.Ltext0
 2291 026c 0200     		.2byte	0x2
 2292 026e 7D       		.byte	0x77
 2293 026f 04       		.sleb128 24
 2294 0270 80010000 		.4byte	.LCFI69-.Ltext0
 2295 0274 82010000 		.4byte	.LCFI70-.Ltext0
 2296 0278 0200     		.2byte	0x2
 2297 027a 7D       		.byte	0x77
 2298 027b 00       		.sleb128 4
 2299 027c 00000000 		.4byte	.LCFI70-.Ltext0
 2300 0280 00000000 		.4byte	.LCFI71-.Ltext0
 2301              		.2byte	0x2
 2302 0284 42010000 		.byte	0x7d
 2303 0288 44010000 		.sleb128 4
 2304 028c 0200     		.4byte	.LCFI71-.Ltext0
 2305 028e 7D       		.4byte	.LFE15-.Ltext0
 2306 028f 00       		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 55


 2307 0290 44010000 		.byte	0x7d
 2308 0294 46010000 		.sleb128 0
 2309 0298 0200     		.4byte	0
 2310 029a 7D       		.4byte	0
 2311 029b 04       	.LLST10:
 2312 029c 46010000 		.4byte	.LFB14-.Ltext0
 2313 02a0 48010000 		.4byte	.LCFI60-.Ltext0
 2314 02a4 0200     		.2byte	0x2
 2315 02a6 7D       		.byte	0x7d
 2316 02a7 18       		.sleb128 0
 2317 02a8 48010000 		.4byte	.LCFI60-.Ltext0
 2318 02ac 5C010000 		.4byte	.LCFI61-.Ltext0
 2319 02b0 0200     		.2byte	0x2
 2320 02b2 77       		.byte	0x7d
 2321 02b3 18       		.sleb128 4
 2322 02b4 5C010000 		.4byte	.LCFI61-.Ltext0
 2323 02b8 5E010000 		.4byte	.LCFI62-.Ltext0
 2324 02bc 0200     		.2byte	0x2
 2325 02be 77       		.byte	0x7d
 2326 02bf 04       		.sleb128 24
 2327 02c0 5E010000 		.4byte	.LCFI62-.Ltext0
 2328 02c4 60010000 		.4byte	.LCFI63-.Ltext0
 2329 02c8 0200     		.2byte	0x2
 2330 02ca 7D       		.byte	0x77
 2331 02cb 04       		.sleb128 24
 2332 02cc 60010000 		.4byte	.LCFI63-.Ltext0
 2333 02d0 62010000 		.4byte	.LCFI64-.Ltext0
 2334 02d4 0200     		.2byte	0x2
 2335 02d6 7D       		.byte	0x77
 2336 02d7 00       		.sleb128 4
 2337 02d8 00000000 		.4byte	.LCFI64-.Ltext0
 2338 02dc 00000000 		.4byte	.LCFI65-.Ltext0
 2339              		.2byte	0x2
 2340 02e0 22010000 		.byte	0x7d
 2341 02e4 24010000 		.sleb128 4
 2342 02e8 0200     		.4byte	.LCFI65-.Ltext0
 2343 02ea 7D       		.4byte	.LFE14-.Ltext0
 2344 02eb 00       		.2byte	0x2
 2345 02ec 24010000 		.byte	0x7d
 2346 02f0 26010000 		.sleb128 0
 2347 02f4 0200     		.4byte	0
 2348 02f6 7D       		.4byte	0
 2349 02f7 04       	.LLST9:
 2350 02f8 26010000 		.4byte	.LFB13-.Ltext0
 2351 02fc 28010000 		.4byte	.LCFI54-.Ltext0
 2352 0300 0200     		.2byte	0x2
 2353 0302 7D       		.byte	0x7d
 2354 0303 18       		.sleb128 0
 2355 0304 28010000 		.4byte	.LCFI54-.Ltext0
 2356 0308 3C010000 		.4byte	.LCFI55-.Ltext0
 2357 030c 0200     		.2byte	0x2
 2358 030e 77       		.byte	0x7d
 2359 030f 18       		.sleb128 4
 2360 0310 3C010000 		.4byte	.LCFI55-.Ltext0
 2361 0314 3E010000 		.4byte	.LCFI56-.Ltext0
 2362 0318 0200     		.2byte	0x2
 2363 031a 77       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 56


 2364 031b 04       		.sleb128 24
 2365 031c 3E010000 		.4byte	.LCFI56-.Ltext0
 2366 0320 40010000 		.4byte	.LCFI57-.Ltext0
 2367 0324 0200     		.2byte	0x2
 2368 0326 7D       		.byte	0x77
 2369 0327 04       		.sleb128 24
 2370 0328 40010000 		.4byte	.LCFI57-.Ltext0
 2371 032c 42010000 		.4byte	.LCFI58-.Ltext0
 2372 0330 0200     		.2byte	0x2
 2373 0332 7D       		.byte	0x77
 2374 0333 00       		.sleb128 4
 2375 0334 00000000 		.4byte	.LCFI58-.Ltext0
 2376 0338 00000000 		.4byte	.LCFI59-.Ltext0
 2377              		.2byte	0x2
 2378 033c 04010000 		.byte	0x7d
 2379 0340 06010000 		.sleb128 4
 2380 0344 0200     		.4byte	.LCFI59-.Ltext0
 2381 0346 7D       		.4byte	.LFE13-.Ltext0
 2382 0347 00       		.2byte	0x2
 2383 0348 06010000 		.byte	0x7d
 2384 034c 08010000 		.sleb128 0
 2385 0350 0200     		.4byte	0
 2386 0352 7D       		.4byte	0
 2387 0353 04       	.LLST8:
 2388 0354 08010000 		.4byte	.LFB12-.Ltext0
 2389 0358 0A010000 		.4byte	.LCFI48-.Ltext0
 2390 035c 0200     		.2byte	0x2
 2391 035e 7D       		.byte	0x7d
 2392 035f 18       		.sleb128 0
 2393 0360 0A010000 		.4byte	.LCFI48-.Ltext0
 2394 0364 1C010000 		.4byte	.LCFI49-.Ltext0
 2395 0368 0200     		.2byte	0x2
 2396 036a 77       		.byte	0x7d
 2397 036b 18       		.sleb128 4
 2398 036c 1C010000 		.4byte	.LCFI49-.Ltext0
 2399 0370 1E010000 		.4byte	.LCFI50-.Ltext0
 2400 0374 0200     		.2byte	0x2
 2401 0376 77       		.byte	0x7d
 2402 0377 04       		.sleb128 24
 2403 0378 1E010000 		.4byte	.LCFI50-.Ltext0
 2404 037c 20010000 		.4byte	.LCFI51-.Ltext0
 2405 0380 0200     		.2byte	0x2
 2406 0382 7D       		.byte	0x77
 2407 0383 04       		.sleb128 24
 2408 0384 20010000 		.4byte	.LCFI51-.Ltext0
 2409 0388 22010000 		.4byte	.LCFI52-.Ltext0
 2410 038c 0200     		.2byte	0x2
 2411 038e 7D       		.byte	0x77
 2412 038f 00       		.sleb128 4
 2413 0390 00000000 		.4byte	.LCFI52-.Ltext0
 2414 0394 00000000 		.4byte	.LCFI53-.Ltext0
 2415              		.2byte	0x2
 2416 0398 EC000000 		.byte	0x7d
 2417 039c EE000000 		.sleb128 4
 2418 03a0 0200     		.4byte	.LCFI53-.Ltext0
 2419 03a2 7D       		.4byte	.LFE12-.Ltext0
 2420 03a3 00       		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 57


 2421 03a4 EE000000 		.byte	0x7d
 2422 03a8 F0000000 		.sleb128 0
 2423 03ac 0200     		.4byte	0
 2424 03ae 7D       		.4byte	0
 2425 03af 04       	.LLST7:
 2426 03b0 F0000000 		.4byte	.LFB11-.Ltext0
 2427 03b4 F2000000 		.4byte	.LCFI42-.Ltext0
 2428 03b8 0200     		.2byte	0x2
 2429 03ba 7D       		.byte	0x7d
 2430 03bb 10       		.sleb128 0
 2431 03bc F2000000 		.4byte	.LCFI42-.Ltext0
 2432 03c0 FE000000 		.4byte	.LCFI43-.Ltext0
 2433 03c4 0200     		.2byte	0x2
 2434 03c6 77       		.byte	0x7d
 2435 03c7 10       		.sleb128 4
 2436 03c8 FE000000 		.4byte	.LCFI43-.Ltext0
 2437 03cc 00010000 		.4byte	.LCFI44-.Ltext0
 2438 03d0 0200     		.2byte	0x2
 2439 03d2 77       		.byte	0x7d
 2440 03d3 04       		.sleb128 16
 2441 03d4 00010000 		.4byte	.LCFI44-.Ltext0
 2442 03d8 02010000 		.4byte	.LCFI45-.Ltext0
 2443 03dc 0200     		.2byte	0x2
 2444 03de 7D       		.byte	0x77
 2445 03df 04       		.sleb128 16
 2446 03e0 02010000 		.4byte	.LCFI45-.Ltext0
 2447 03e4 04010000 		.4byte	.LCFI46-.Ltext0
 2448 03e8 0200     		.2byte	0x2
 2449 03ea 7D       		.byte	0x77
 2450 03eb 00       		.sleb128 4
 2451 03ec 00000000 		.4byte	.LCFI46-.Ltext0
 2452 03f0 00000000 		.4byte	.LCFI47-.Ltext0
 2453              		.2byte	0x2
 2454 03f4 D0000000 		.byte	0x7d
 2455 03f8 D2000000 		.sleb128 4
 2456 03fc 0200     		.4byte	.LCFI47-.Ltext0
 2457 03fe 7D       		.4byte	.LFE11-.Ltext0
 2458 03ff 00       		.2byte	0x2
 2459 0400 D2000000 		.byte	0x7d
 2460 0404 D4000000 		.sleb128 0
 2461 0408 0200     		.4byte	0
 2462 040a 7D       		.4byte	0
 2463 040b 04       	.LLST6:
 2464 040c D4000000 		.4byte	.LFB10-.Ltext0
 2465 0410 D6000000 		.4byte	.LCFI36-.Ltext0
 2466 0414 0200     		.2byte	0x2
 2467 0416 7D       		.byte	0x7d
 2468 0417 10       		.sleb128 0
 2469 0418 D6000000 		.4byte	.LCFI36-.Ltext0
 2470 041c E6000000 		.4byte	.LCFI37-.Ltext0
 2471 0420 0200     		.2byte	0x2
 2472 0422 77       		.byte	0x7d
 2473 0423 10       		.sleb128 4
 2474 0424 E6000000 		.4byte	.LCFI37-.Ltext0
 2475 0428 E8000000 		.4byte	.LCFI38-.Ltext0
 2476 042c 0200     		.2byte	0x2
 2477 042e 77       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 58


 2478 042f 04       		.sleb128 16
 2479 0430 E8000000 		.4byte	.LCFI38-.Ltext0
 2480 0434 EA000000 		.4byte	.LCFI39-.Ltext0
 2481 0438 0200     		.2byte	0x2
 2482 043a 7D       		.byte	0x77
 2483 043b 04       		.sleb128 16
 2484 043c EA000000 		.4byte	.LCFI39-.Ltext0
 2485 0440 EC000000 		.4byte	.LCFI40-.Ltext0
 2486 0444 0200     		.2byte	0x2
 2487 0446 7D       		.byte	0x77
 2488 0447 00       		.sleb128 4
 2489 0448 00000000 		.4byte	.LCFI40-.Ltext0
 2490 044c 00000000 		.4byte	.LCFI41-.Ltext0
 2491              		.2byte	0x2
 2492 0450 B8000000 		.byte	0x7d
 2493 0454 BA000000 		.sleb128 4
 2494 0458 0200     		.4byte	.LCFI41-.Ltext0
 2495 045a 7D       		.4byte	.LFE10-.Ltext0
 2496 045b 00       		.2byte	0x2
 2497 045c BA000000 		.byte	0x7d
 2498 0460 BC000000 		.sleb128 0
 2499 0464 0200     		.4byte	0
 2500 0466 7D       		.4byte	0
 2501 0467 04       	.LLST5:
 2502 0468 BC000000 		.4byte	.LFB9-.Ltext0
 2503 046c BE000000 		.4byte	.LCFI30-.Ltext0
 2504 0470 0200     		.2byte	0x2
 2505 0472 7D       		.byte	0x7d
 2506 0473 10       		.sleb128 0
 2507 0474 BE000000 		.4byte	.LCFI30-.Ltext0
 2508 0478 CA000000 		.4byte	.LCFI31-.Ltext0
 2509 047c 0200     		.2byte	0x2
 2510 047e 77       		.byte	0x7d
 2511 047f 10       		.sleb128 4
 2512 0480 CA000000 		.4byte	.LCFI31-.Ltext0
 2513 0484 CC000000 		.4byte	.LCFI32-.Ltext0
 2514 0488 0200     		.2byte	0x2
 2515 048a 77       		.byte	0x7d
 2516 048b 04       		.sleb128 16
 2517 048c CC000000 		.4byte	.LCFI32-.Ltext0
 2518 0490 CE000000 		.4byte	.LCFI33-.Ltext0
 2519 0494 0200     		.2byte	0x2
 2520 0496 7D       		.byte	0x77
 2521 0497 04       		.sleb128 16
 2522 0498 CE000000 		.4byte	.LCFI33-.Ltext0
 2523 049c D0000000 		.4byte	.LCFI34-.Ltext0
 2524 04a0 0200     		.2byte	0x2
 2525 04a2 7D       		.byte	0x77
 2526 04a3 00       		.sleb128 4
 2527 04a4 00000000 		.4byte	.LCFI34-.Ltext0
 2528 04a8 00000000 		.4byte	.LCFI35-.Ltext0
 2529              		.2byte	0x2
 2530 04ac 9C000000 		.byte	0x7d
 2531 04b0 9E000000 		.sleb128 4
 2532 04b4 0200     		.4byte	.LCFI35-.Ltext0
 2533 04b6 7D       		.4byte	.LFE9-.Ltext0
 2534 04b7 00       		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 59


 2535 04b8 9E000000 		.byte	0x7d
 2536 04bc A0000000 		.sleb128 0
 2537 04c0 0200     		.4byte	0
 2538 04c2 7D       		.4byte	0
 2539 04c3 04       	.LLST4:
 2540 04c4 A0000000 		.4byte	.LFB8-.Ltext0
 2541 04c8 A2000000 		.4byte	.LCFI24-.Ltext0
 2542 04cc 0200     		.2byte	0x2
 2543 04ce 7D       		.byte	0x7d
 2544 04cf 10       		.sleb128 0
 2545 04d0 A2000000 		.4byte	.LCFI24-.Ltext0
 2546 04d4 B2000000 		.4byte	.LCFI25-.Ltext0
 2547 04d8 0200     		.2byte	0x2
 2548 04da 77       		.byte	0x7d
 2549 04db 10       		.sleb128 4
 2550 04dc B2000000 		.4byte	.LCFI25-.Ltext0
 2551 04e0 B4000000 		.4byte	.LCFI26-.Ltext0
 2552 04e4 0200     		.2byte	0x2
 2553 04e6 77       		.byte	0x7d
 2554 04e7 04       		.sleb128 16
 2555 04e8 B4000000 		.4byte	.LCFI26-.Ltext0
 2556 04ec B6000000 		.4byte	.LCFI27-.Ltext0
 2557 04f0 0200     		.2byte	0x2
 2558 04f2 7D       		.byte	0x77
 2559 04f3 04       		.sleb128 16
 2560 04f4 B6000000 		.4byte	.LCFI27-.Ltext0
 2561 04f8 B8000000 		.4byte	.LCFI28-.Ltext0
 2562 04fc 0200     		.2byte	0x2
 2563 04fe 7D       		.byte	0x77
 2564 04ff 00       		.sleb128 4
 2565 0500 00000000 		.4byte	.LCFI28-.Ltext0
 2566 0504 00000000 		.4byte	.LCFI29-.Ltext0
 2567              		.2byte	0x2
 2568 0508 84000000 		.byte	0x7d
 2569 050c 86000000 		.sleb128 4
 2570 0510 0200     		.4byte	.LCFI29-.Ltext0
 2571 0512 7D       		.4byte	.LFE8-.Ltext0
 2572 0513 00       		.2byte	0x2
 2573 0514 86000000 		.byte	0x7d
 2574 0518 88000000 		.sleb128 0
 2575 051c 0200     		.4byte	0
 2576 051e 7D       		.4byte	0
 2577 051f 04       	.LLST3:
 2578 0520 88000000 		.4byte	.LFB7-.Ltext0
 2579 0524 8A000000 		.4byte	.LCFI18-.Ltext0
 2580 0528 0200     		.2byte	0x2
 2581 052a 7D       		.byte	0x7d
 2582 052b 10       		.sleb128 0
 2583 052c 8A000000 		.4byte	.LCFI18-.Ltext0
 2584 0530 96000000 		.4byte	.LCFI19-.Ltext0
 2585 0534 0200     		.2byte	0x2
 2586 0536 77       		.byte	0x7d
 2587 0537 10       		.sleb128 4
 2588 0538 96000000 		.4byte	.LCFI19-.Ltext0
 2589 053c 98000000 		.4byte	.LCFI20-.Ltext0
 2590 0540 0200     		.2byte	0x2
 2591 0542 77       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 60


 2592 0543 04       		.sleb128 16
 2593 0544 98000000 		.4byte	.LCFI20-.Ltext0
 2594 0548 9A000000 		.4byte	.LCFI21-.Ltext0
 2595 054c 0200     		.2byte	0x2
 2596 054e 7D       		.byte	0x77
 2597 054f 04       		.sleb128 16
 2598 0550 9A000000 		.4byte	.LCFI21-.Ltext0
 2599 0554 9C000000 		.4byte	.LCFI22-.Ltext0
 2600 0558 0200     		.2byte	0x2
 2601 055a 7D       		.byte	0x77
 2602 055b 00       		.sleb128 4
 2603 055c 00000000 		.4byte	.LCFI22-.Ltext0
 2604 0560 00000000 		.4byte	.LCFI23-.Ltext0
 2605              		.2byte	0x2
 2606 0564 68000000 		.byte	0x7d
 2607 0568 6A000000 		.sleb128 4
 2608 056c 0200     		.4byte	.LCFI23-.Ltext0
 2609 056e 7D       		.4byte	.LFE7-.Ltext0
 2610 056f 00       		.2byte	0x2
 2611 0570 6A000000 		.byte	0x7d
 2612 0574 6C000000 		.sleb128 0
 2613 0578 0200     		.4byte	0
 2614 057a 7D       		.4byte	0
 2615 057b 04       	.LLST2:
 2616 057c 6C000000 		.4byte	.LFB6-.Ltext0
 2617 0580 6E000000 		.4byte	.LCFI12-.Ltext0
 2618 0584 0200     		.2byte	0x2
 2619 0586 7D       		.byte	0x7d
 2620 0587 10       		.sleb128 0
 2621 0588 6E000000 		.4byte	.LCFI12-.Ltext0
 2622 058c 7E000000 		.4byte	.LCFI13-.Ltext0
 2623 0590 0200     		.2byte	0x2
 2624 0592 77       		.byte	0x7d
 2625 0593 10       		.sleb128 4
 2626 0594 7E000000 		.4byte	.LCFI13-.Ltext0
 2627 0598 80000000 		.4byte	.LCFI14-.Ltext0
 2628 059c 0200     		.2byte	0x2
 2629 059e 77       		.byte	0x7d
 2630 059f 04       		.sleb128 16
 2631 05a0 80000000 		.4byte	.LCFI14-.Ltext0
 2632 05a4 82000000 		.4byte	.LCFI15-.Ltext0
 2633 05a8 0200     		.2byte	0x2
 2634 05aa 7D       		.byte	0x77
 2635 05ab 04       		.sleb128 16
 2636 05ac 82000000 		.4byte	.LCFI15-.Ltext0
 2637 05b0 84000000 		.4byte	.LCFI16-.Ltext0
 2638 05b4 0200     		.2byte	0x2
 2639 05b6 7D       		.byte	0x77
 2640 05b7 00       		.sleb128 4
 2641 05b8 00000000 		.4byte	.LCFI16-.Ltext0
 2642 05bc 00000000 		.4byte	.LCFI17-.Ltext0
 2643              		.2byte	0x2
 2644 05c0 50000000 		.byte	0x7d
 2645 05c4 52000000 		.sleb128 4
 2646 05c8 0200     		.4byte	.LCFI17-.Ltext0
 2647 05ca 7D       		.4byte	.LFE6-.Ltext0
 2648 05cb 00       		.2byte	0x2
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 61


 2649 05cc 52000000 		.byte	0x7d
 2650 05d0 54000000 		.sleb128 0
 2651 05d4 0200     		.4byte	0
 2652 05d6 7D       		.4byte	0
 2653 05d7 04       	.LLST1:
 2654 05d8 54000000 		.4byte	.LFB5-.Ltext0
 2655 05dc 56000000 		.4byte	.LCFI6-.Ltext0
 2656 05e0 0200     		.2byte	0x2
 2657 05e2 7D       		.byte	0x7d
 2658 05e3 10       		.sleb128 0
 2659 05e4 56000000 		.4byte	.LCFI6-.Ltext0
 2660 05e8 62000000 		.4byte	.LCFI7-.Ltext0
 2661 05ec 0200     		.2byte	0x2
 2662 05ee 77       		.byte	0x7d
 2663 05ef 10       		.sleb128 4
 2664 05f0 62000000 		.4byte	.LCFI7-.Ltext0
 2665 05f4 64000000 		.4byte	.LCFI8-.Ltext0
 2666 05f8 0200     		.2byte	0x2
 2667 05fa 77       		.byte	0x7d
 2668 05fb 04       		.sleb128 16
 2669 05fc 64000000 		.4byte	.LCFI8-.Ltext0
 2670 0600 66000000 		.4byte	.LCFI9-.Ltext0
 2671 0604 0200     		.2byte	0x2
 2672 0606 7D       		.byte	0x77
 2673 0607 04       		.sleb128 16
 2674 0608 66000000 		.4byte	.LCFI9-.Ltext0
 2675 060c 68000000 		.4byte	.LCFI10-.Ltext0
 2676 0610 0200     		.2byte	0x2
 2677 0612 7D       		.byte	0x77
 2678 0613 00       		.sleb128 4
 2679 0614 00000000 		.4byte	.LCFI10-.Ltext0
 2680 0618 00000000 		.4byte	.LCFI11-.Ltext0
 2681              		.2byte	0x2
 2682 061c 34000000 		.byte	0x7d
 2683 0620 36000000 		.sleb128 4
 2684 0624 0200     		.4byte	.LCFI11-.Ltext0
 2685 0626 7D       		.4byte	.LFE5-.Ltext0
 2686 0627 00       		.2byte	0x2
 2687 0628 36000000 		.byte	0x7d
 2688 062c 38000000 		.sleb128 0
 2689 0630 0200     		.4byte	0
 2690 0632 7D       		.4byte	0
 2691 0633 04       	.LLST0:
 2692 0634 38000000 		.4byte	.LFB4-.Ltext0
 2693 0638 3A000000 		.4byte	.LCFI0-.Ltext0
 2694 063c 0200     		.2byte	0x2
 2695 063e 7D       		.byte	0x7d
 2696 063f 10       		.sleb128 0
 2697 0640 3A000000 		.4byte	.LCFI0-.Ltext0
 2698 0644 4A000000 		.4byte	.LCFI1-.Ltext0
 2699 0648 0200     		.2byte	0x2
 2700 064a 77       		.byte	0x7d
 2701 064b 10       		.sleb128 4
 2702 064c 4A000000 		.4byte	.LCFI1-.Ltext0
 2703 0650 4C000000 		.4byte	.LCFI2-.Ltext0
 2704 0654 0200     		.2byte	0x2
 2705 0656 77       		.byte	0x7d
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 62


 2706 0657 04       		.sleb128 16
 2707 0658 4C000000 		.4byte	.LCFI2-.Ltext0
 2708 065c 4E000000 		.4byte	.LCFI3-.Ltext0
 2709 0660 0200     		.2byte	0x2
 2710 0662 7D       		.byte	0x77
 2711 0663 04       		.sleb128 16
 2712 0664 4E000000 		.4byte	.LCFI3-.Ltext0
 2713 0668 50000000 		.4byte	.LCFI4-.Ltext0
 2714 066c 0200     		.2byte	0x2
 2715 066e 7D       		.byte	0x77
 2716 066f 00       		.sleb128 4
 2717 0670 00000000 		.4byte	.LCFI4-.Ltext0
 2718 0674 00000000 		.4byte	.LCFI5-.Ltext0
 2719              		.2byte	0x2
 2720 0000 1C000000 		.byte	0x7d
 2721 0004 0200     		.sleb128 4
 2722 0006 00000000 		.4byte	.LCFI5-.Ltext0
 2723 000a 04       		.4byte	.LFE4-.Ltext0
 2724 000b 00       		.2byte	0x2
 2725 000c 0000     		.byte	0x7d
 2726 000e 0000     		.sleb128 0
 2727 0010 00000000 		.4byte	0
 2728 0014 52020000 		.4byte	0
 2729 0018 00000000 		.section	.debug_aranges,"",%progbits
 2730 001c 00000000 		.4byte	0x1c
 2731              		.2byte	0x2
 2732              		.4byte	.Ldebug_info0
 2733 0000 50010000 		.byte	0x4
 2733      0200AF00 
 2733      00000201 
 2733      FB0E0D00 
 2733      01010101 
 2734              		.byte	0
 2735 0000 5F5F5354 		.2byte	0
 2735      52455848 
 2735      00
 2736              		.2byte	0
 2737 0009 746F704F 		.4byte	.Ltext0
 2737      664D6169 
 2737      6E537461 
 2737      636B00
 2738              		.4byte	.Letext0-.Ltext0
 2739 0018 5F5F7569 		.4byte	0
 2739      6E74385F 
 2739      7400
 2740              		.4byte	0
 2741 0022 5F5F7365 		.section	.debug_line,"",%progbits
 2741      745F434F 
 2741      4E54524F 
 2741      4C00
 2742              	.Ldebug_line0:
 2743 0030 5F5F696E 		.section	.debug_str,"MS",%progbits,1
 2743      7431365F 
 2743      7400
 2744              	.LASF22:
 2745 003a 76616C75 		.ascii	"__STREXH\000"
 2745      6500
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 63


 2746              	.LASF44:
 2747 0040 5F5F696E 		.ascii	"topOfMainStack\000"
 2747      7433325F 
 2747      7400
 2748              	.LASF2:
 2749 004a 5F5F5354 		.ascii	"__uint8_t\000"
 2749      52455857 
 2749      00
 2750              	.LASF34:
 2751 0053 6C6F6E67 		.ascii	"__set_CONTROL\000"
 2751      20696E74 
 2751      00
 2752              	.LASF3:
 2753 005c 6661756C 		.ascii	"__int16_t\000"
 2753      744D6173 
 2753      6B00
 2754              	.LASF19:
 2755 0066 5F5F6765 		.ascii	"value\000"
 2755      745F4D53 
 2755      5000
 2756              	.LASF7:
 2757 0070 5F5F7365 		.ascii	"__int32_t\000"
 2757      745F4D53 
 2757      5000
 2758              	.LASF21:
 2759 007a 5F5F6765 		.ascii	"__STREXW\000"
 2759      745F4241 
 2759      53455052 
 2759      4900
 2760              	.LASF8:
 2761 0088 61646472 		.ascii	"long int\000"
 2761      00
 2762              	.LASF36:
 2763 008d 5F5F5245 		.ascii	"faultMask\000"
 2763      56313600 
 2764              	.LASF45:
 2765 0095 756E7369 		.ascii	"__get_MSP\000"
 2765      676E6564 
 2765      20636861 
 2765      7200
 2766              	.LASF43:
 2767 00a3 5F5F6765 		.ascii	"__set_MSP\000"
 2767      745F5052 
 2767      494D4153 
 2767      4B00
 2768              	.LASF42:
 2769 00b1 5F5F7365 		.ascii	"__get_BASEPRI\000"
 2769      745F4641 
 2769      554C544D 
 2769      41534B00 
 2770              	.LASF20:
 2771 00c1 6C6F6E67 		.ascii	"addr\000"
 2771      20756E73 
 2771      69676E65 
 2771      6420696E 
 2771      7400
 2772              	.LASF30:
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 64


 2773 00d3 636F6E74 		.ascii	"__REV16\000"
 2773      726F6C00 
 2774              	.LASF1:
 2775 00db 73686F72 		.ascii	"unsigned char\000"
 2775      7420756E 
 2775      7369676E 
 2775      65642069 
 2775      6E7400
 2776              	.LASF40:
 2777 00ee 5F5F5245 		.ascii	"__get_PRIMASK\000"
 2777      56534800 
 2778              	.LASF35:
 2779 00f6 5F5F7569 		.ascii	"__set_FAULTMASK\000"
 2779      6E743136 
 2779      5F7400
 2780              	.LASF10:
 2781 0101 7072694D 		.ascii	"long unsigned int\000"
 2781      61736B00 
 2782              	.LASF32:
 2783 0109 5F5F7569 		.ascii	"control\000"
 2783      6E743332 
 2783      5F7400
 2784              	.LASF6:
 2785 0114 5F5F4C44 		.ascii	"short unsigned int\000"
 2785      52455857 
 2785      00
 2786              	.LASF29:
 2787 011d 746F704F 		.ascii	"__REVSH\000"
 2787      6650726F 
 2787      63537461 
 2787      636B00
 2788              	.LASF5:
 2789 012c 2E2E2F2E 		.ascii	"__uint16_t\000"
 2789      2E2F736F 
 2789      75726365 
 2789      2F737263 
 2789      2F434D53 
 2790              	.LASF39:
 2791 014e 756E7369 		.ascii	"priMask\000"
 2791      676E6564 
 2791      20696E74 
 2791      00
 2792              	.LASF9:
 2793 015b 6C6F6E67 		.ascii	"__uint32_t\000"
 2793      206C6F6E 
 2793      6720756E 
 2793      7369676E 
 2793      65642069 
 2794              	.LASF25:
 2795 0172 75696E74 		.ascii	"__LDREXW\000"
 2795      385F7400 
 2796              	.LASF47:
 2797 017a 72657375 		.ascii	"topOfProcStack\000"
 2797      6C7400
 2798              	.LASF50:
 2799 0181 5F5F6765 		.ascii	"../../source/src/CMSIS/core_cm3.c\000"
 2799      745F5053 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 65


 2799      5000
 2800              	.LASF13:
 2801 018b 696E7431 		.ascii	"unsigned int\000"
 2801      365F7400 
 2802              	.LASF12:
 2803 0193 696E7433 		.ascii	"long long unsigned int\000"
 2803      325F7400 
 2804              	.LASF14:
 2805 019b 5F5F7365 		.ascii	"uint8_t\000"
 2805      745F4241 
 2805      53455052 
 2805      4900
 2806              	.LASF23:
 2807 01a9 6C6F6E67 		.ascii	"result\000"
 2807      206C6F6E 
 2807      6720696E 
 2807      7400
 2808              	.LASF48:
 2809 01b7 5F5F7365 		.ascii	"__get_PSP\000"
 2809      745F5052 
 2809      494D4153 
 2809      4B00
 2810              	.LASF15:
 2811 01c5 5F5F5245 		.ascii	"int16_t\000"
 2811      5600
 2812              	.LASF17:
 2813 01cb 5F5F7365 		.ascii	"int32_t\000"
 2813      745F5053 
 2813      5000
 2814              	.LASF41:
 2815 01d5 5F5F6765 		.ascii	"__set_BASEPRI\000"
 2815      745F434F 
 2815      4E54524F 
 2815      4C00
 2816              	.LASF11:
 2817 01e3 5F5F5242 		.ascii	"long long int\000"
 2817      495400
 2818              	.LASF38:
 2819 01ea 73686F72 		.ascii	"__set_PRIMASK\000"
 2819      7420696E 
 2819      7400
 2820              	.LASF31:
 2821 01f4 75696E74 		.ascii	"__REV\000"
 2821      31365F74 
 2821      00
 2822              	.LASF46:
 2823 01fd 75696E74 		.ascii	"__set_PSP\000"
 2823      33325F74 
 2823      00
 2824              	.LASF33:
 2825 0206 474E5520 		.ascii	"__get_CONTROL\000"
 2825      43313120 
 2825      372E332E 
 2825      31203230 
 2825      31383036 
 2826 0239 616E6368 	.LASF28:
 2826      20726576 
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 66


 2826      6973696F 
 2826      6E203236 
 2826      31393037 
 2827 026c 732D6672 		.ascii	"__RBIT\000"
 2827      616D6520 
 2827      2D6D7468 
 2827      756D622D 
 2827      696E7465 
 2828 029f 67647761 	.LASF4:
 2828      72662D32 
 2828      202D4F30 
 2828      00
 2829              		.ascii	"short int\000"
 2830 02ac 7369676E 	.LASF16:
 2830      65642063 
 2830      68617200 
 2831              		.ascii	"uint16_t\000"
 2832 02b8 5F5F4C44 	.LASF18:
 2832      52455842 
 2832      00
 2833              		.ascii	"uint32_t\000"
 2834 02c1 5F5F5354 	.LASF49:
 2834      52455842 
 2834      00
 2835              		.ascii	"GNU C11 7.3.1 20180622 (release) [ARM/embedded-7-br"
 2836 02ca 5F5F6765 		.ascii	"anch revision 261907] -mcpu=cortex-m3 -mthumb -mapc"
 2836      745F4641 
 2836      554C544D 
 2836      41534B00 
 2837              		.ascii	"s-frame -mthumb-interwork -mcpu=cortex-m3 -mthumb -"
 2838 02da 463A5C6B 		.ascii	"gdwarf-2 -O0\000"
 2838      616B615C 
 2838      4B414B41 
 2838      4F535C43 
 2838      5C77696E 
 2839 0302 757635A3 	.LASF0:
 2839      A900
 2840              		.ascii	"signed char\000"
 2841 0308 5F5F4C44 	.LASF27:
 2841      52455848 
 2841      00
 2842              		.ascii	"__LDREXB\000"
ARM GAS  G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s 			page 67


DEFINED SYMBOLS
                            *ABS*:00000000 core_cm3.c
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:15     .text:00000000 $t
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:22     .text:00000000 __get_PSP
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:57     .text:00000010 __set_PSP
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:86     .text:0000001a __get_MSP
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:120    .text:0000002a __set_MSP
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:149    .text:00000034 __get_BASEPRI
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:203    .text:00000050 __set_BASEPRI
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:253    .text:00000068 __get_PRIMASK
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:307    .text:00000084 __set_PRIMASK
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:357    .text:0000009c __get_FAULTMASK
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:411    .text:000000b8 __set_FAULTMASK
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:461    .text:000000d0 __get_CONTROL
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:515    .text:000000ec __set_CONTROL
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:565    .text:00000104 __REV
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:621    .text:00000122 __REV16
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:678    .text:00000142 __REVSH
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:735    .text:00000162 __RBIT
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:791    .text:00000182 __LDREXB
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:847    .text:000001a2 __LDREXH
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:903    .text:000001c2 __LDREXW
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:959    .text:000001e2 __STREXB
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:1018   .text:00000208 __STREXH
G:\Users\Jaxb\AppData\Local\Temp\ccOMRqUg.s:1077   .text:0000022e __STREXW

NO UNDEFINED SYMBOLS
