[{"Nodo0": {"FPGA": [[{"Part0": {"CLBs": 47, "BRAM": 384, "DSP": 3}}, {"Part1": {"CLBs": 41, "BRAM": 512, "DSP": 4}}, {"Part2": {"CLBs": 19, "BRAM": 512, "DSP": 8}}, {"Part3": {"CLBs": 22, "BRAM": 768, "DSP": 6}}, {"Part0": {"CLBs": 25, "BRAM": 1280, "DSP": 3}}, {"Part1": {"CLBs": 8, "BRAM": 640, "DSP": 6}}, {"Part0": {"CLBs": 49, "BRAM": 1024, "DSP": 0}}, {"Part1": {"CLBs": 31, "BRAM": 1152, "DSP": 8}}, {"Part2": {"CLBs": 50, "BRAM": 1024, "DSP": 2}}, {"Part3": {"CLBs": 38, "BRAM": 1024, "DSP": 3}}]], "Links": [{"26": {"Lat": 126, "Throughput": 419}}, {"2": {"Lat": 31, "Throughput": 180}}, {"6": {"Lat": 88, "Throughput": 797}}, {"10": {"Lat": 129, "Throughput": 345}}, {"25": {"Lat": 46, "Throughput": 155}}]}}, {"Nodo1": {"FPGA": [[{"Part0": {"CLBs": 27, "BRAM": 896, "DSP": 6}}, {"Part1": {"CLBs": 42, "BRAM": 1152, "DSP": 3}}, {"Part0": {"CLBs": 7, "BRAM": 384, "DSP": 1}}, {"Part1": {"CLBs": 14, "BRAM": 512, "DSP": 6}}, {"Part2": {"CLBs": 15, "BRAM": 256, "DSP": 8}}, {"Part0": {"CLBs": 27, "BRAM": 384, "DSP": 6}}, {"Part1": {"CLBs": 39, "BRAM": 640, "DSP": 7}}, {"Part2": {"CLBs": 38, "BRAM": 896, "DSP": 3}}, {"Part3": {"CLBs": 46, "BRAM": 1280, "DSP": 7}}]], "Links": [{"25": {"Lat": 60, "Throughput": 420}}]}}, {"Nodo2": {"FPGA": [[{"Part0": {"CLBs": 37, "BRAM": 512, "DSP": 2}}, {"Part1": {"CLBs": 20, "BRAM": 256, "DSP": 6}}, {"Part0": {"CLBs": 47, "BRAM": 256, "DSP": 6}}, {"Part1": {"CLBs": 6, "BRAM": 1280, "DSP": 5}}, {"Part0": {"CLBs": 24, "BRAM": 640, "DSP": 5}}, {"Part1": {"CLBs": 10, "BRAM": 1152, "DSP": 5}}, {"Part2": {"CLBs": 44, "BRAM": 384, "DSP": 8}}]], "Links": [{"0": {"Lat": 166, "Throughput": 935}}, {"31": {"Lat": 143, "Throughput": 266}}, {"3": {"Lat": 12, "Throughput": 986}}]}}, {"Nodo3": {"FPGA": [[{"Part0": {"CLBs": 6, "BRAM": 512, "DSP": 5}}, {"Part1": {"CLBs": 16, "BRAM": 896, "DSP": 0}}]], "Links": [{"2": {"Lat": 106, "Throughput": 566}}, {"31": {"Lat": 23, "Throughput": 300}}, {"25": {"Lat": 190, "Throughput": 994}}, {"6": {"Lat": 171, "Throughput": 731}}]}}, {"Nodo4": {"FPGA": [[{"Part0": {"CLBs": 42, "BRAM": 768, "DSP": 4}}, {"Part0": {"CLBs": 46, "BRAM": 896, "DSP": 8}}, {"Part0": {"CLBs": 39, "BRAM": 896, "DSP": 7}}, {"Part1": {"CLBs": 20, "BRAM": 896, "DSP": 0}}]], "Links": [{"17": {"Lat": 124, "Throughput": 846}}, {"9": {"Lat": 180, "Throughput": 359}}]}}, {"Nodo5": {"FPGA": [[{"Part0": {"CLBs": 38, "BRAM": 640, "DSP": 3}}, {"Part0": {"CLBs": 26, "BRAM": 1152, "DSP": 4}}, {"Part1": {"CLBs": 13, "BRAM": 512, "DSP": 2}}, {"Part2": {"CLBs": 15, "BRAM": 512, "DSP": 7}}, {"Part0": {"CLBs": 48, "BRAM": 512, "DSP": 0}}, {"Part1": {"CLBs": 15, "BRAM": 1024, "DSP": 2}}, {"Part2": {"CLBs": 45, "BRAM": 256, "DSP": 7}}, {"Part3": {"CLBs": 36, "BRAM": 256, "DSP": 0}}]], "Links": [{"6": {"Lat": 30, "Throughput": 359}}, {"16": {"Lat": 29, "Throughput": 758}}]}}, {"Nodo6": {"FPGA": [[{"Part0": {"CLBs": 8, "BRAM": 1280, "DSP": 0}}, {"Part0": {"CLBs": 22, "BRAM": 896, "DSP": 2}}, {"Part1": {"CLBs": 44, "BRAM": 768, "DSP": 8}}]], "Links": [{"0": {"Lat": 56, "Throughput": 431}}, {"3": {"Lat": 127, "Throughput": 146}}, {"5": {"Lat": 138, "Throughput": 225}}, {"12": {"Lat": 195, "Throughput": 149}}]}}, {"Nodo7": {"FPGA": [], "Links": [{"9": {"Lat": 133, "Throughput": 818}}]}}, {"Nodo8": {"FPGA": [[{"Part0": {"CLBs": 24, "BRAM": 1152, "DSP": 3}}, {"Part1": {"CLBs": 16, "BRAM": 256, "DSP": 6}}, {"Part2": {"CLBs": 24, "BRAM": 640, "DSP": 6}}, {"Part3": {"CLBs": 10, "BRAM": 1024, "DSP": 0}}]], "Links": [{"18": {"Lat": 15, "Throughput": 723}}, {"12": {"Lat": 92, "Throughput": 393}}]}}, {"Nodo9": {"FPGA": [[{"Part0": {"CLBs": 39, "BRAM": 128, "DSP": 4}}]], "Links": [{"4": {"Lat": 63, "Throughput": 618}}, {"7": {"Lat": 8, "Throughput": 951}}, {"11": {"Lat": 197, "Throughput": 503}}, {"20": {"Lat": 10, "Throughput": 832}}, {"10": {"Lat": 20, "Throughput": 979}}]}}, {"Nodo10": {"FPGA": [[{"Part0": {"CLBs": 35, "BRAM": 1152, "DSP": 8}}, {"Part0": {"CLBs": 48, "BRAM": 256, "DSP": 6}}]], "Links": [{"0": {"Lat": 7, "Throughput": 106}}, {"9": {"Lat": 66, "Throughput": 892}}, {"26": {"Lat": 164, "Throughput": 714}}]}}, {"Nodo11": {"FPGA": [[{"Part0": {"CLBs": 11, "BRAM": 384, "DSP": 7}}]], "Links": [{"9": {"Lat": 19, "Throughput": 720}}]}}, {"Nodo12": {"FPGA": [[{"Part0": {"CLBs": 28, "BRAM": 1280, "DSP": 8}}, {"Part1": {"CLBs": 24, "BRAM": 384, "DSP": 2}}, {"Part2": {"CLBs": 14, "BRAM": 256, "DSP": 1}}, {"Part3": {"CLBs": 18, "BRAM": 512, "DSP": 3}}, {"Part0": {"CLBs": 15, "BRAM": 1152, "DSP": 2}}, {"Part1": {"CLBs": 39, "BRAM": 1280, "DSP": 5}}, {"Part2": {"CLBs": 43, "BRAM": 1024, "DSP": 4}}]], "Links": [{"6": {"Lat": 175, "Throughput": 159}}, {"8": {"Lat": 199, "Throughput": 779}}, {"29": {"Lat": 156, "Throughput": 781}}]}}, {"Nodo13": {"FPGA": [[{"Part0": {"CLBs": 38, "BRAM": 1024, "DSP": 5}}, {"Part1": {"CLBs": 13, "BRAM": 384, "DSP": 2}}, {"Part2": {"CLBs": 43, "BRAM": 640, "DSP": 4}}, {"Part0": {"CLBs": 44, "BRAM": 1152, "DSP": 8}}, {"Part1": {"CLBs": 5, "BRAM": 256, "DSP": 3}}, {"Part0": {"CLBs": 40, "BRAM": 896, "DSP": 2}}, {"Part1": {"CLBs": 14, "BRAM": 1152, "DSP": 1}}, {"Part2": {"CLBs": 8, "BRAM": 640, "DSP": 1}}, {"Part3": {"CLBs": 47, "BRAM": 1024, "DSP": 1}}]], "Links": []}}, {"Nodo14": {"FPGA": [[{"Part0": {"CLBs": 25, "BRAM": 1152, "DSP": 3}}]], "Links": [{"19": {"Lat": 178, "Throughput": 302}}]}}, {"Nodo15": {"FPGA": [[{"Part0": {"CLBs": 26, "BRAM": 384, "DSP": 2}}, {"Part1": {"CLBs": 21, "BRAM": 1280, "DSP": 4}}, {"Part2": {"CLBs": 50, "BRAM": 128, "DSP": 5}}, {"Part3": {"CLBs": 17, "BRAM": 768, "DSP": 8}}, {"Part0": {"CLBs": 21, "BRAM": 128, "DSP": 4}}, {"Part1": {"CLBs": 47, "BRAM": 256, "DSP": 5}}]], "Links": [{"22": {"Lat": 134, "Throughput": 350}}]}}, {"Nodo16": {"FPGA": [[{"Part0": {"CLBs": 45, "BRAM": 896, "DSP": 0}}, {"Part1": {"CLBs": 12, "BRAM": 896, "DSP": 7}}]], "Links": [{"5": {"Lat": 13, "Throughput": 355}}, {"18": {"Lat": 141, "Throughput": 104}}, {"30": {"Lat": 86, "Throughput": 328}}, {"27": {"Lat": 25, "Throughput": 533}}]}}, {"Nodo17": {"FPGA": [], "Links": [{"4": {"Lat": 132, "Throughput": 791}}, {"18": {"Lat": 120, "Throughput": 141}}, {"27": {"Lat": 28, "Throughput": 382}}]}}, {"Nodo18": {"FPGA": [[{"Part0": {"CLBs": 31, "BRAM": 384, "DSP": 4}}, {"Part1": {"CLBs": 18, "BRAM": 1280, "DSP": 8}}, {"Part2": {"CLBs": 21, "BRAM": 1280, "DSP": 6}}, {"Part3": {"CLBs": 11, "BRAM": 128, "DSP": 8}}, {"Part0": {"CLBs": 41, "BRAM": 768, "DSP": 6}}, {"Part1": {"CLBs": 50, "BRAM": 512, "DSP": 6}}, {"Part2": {"CLBs": 21, "BRAM": 896, "DSP": 5}}, {"Part0": {"CLBs": 39, "BRAM": 640, "DSP": 6}}]], "Links": [{"8": {"Lat": 125, "Throughput": 891}}, {"16": {"Lat": 44, "Throughput": 813}}, {"17": {"Lat": 134, "Throughput": 375}}, {"21": {"Lat": 95, "Throughput": 240}}]}}, {"Nodo19": {"FPGA": [], "Links": [{"14": {"Lat": 139, "Throughput": 330}}, {"22": {"Lat": 183, "Throughput": 744}}, {"27": {"Lat": 103, "Throughput": 666}}]}}, {"Nodo20": {"FPGA": [[{"Part0": {"CLBs": 8, "BRAM": 256, "DSP": 2}}, {"Part0": {"CLBs": 6, "BRAM": 256, "DSP": 2}}, {"Part1": {"CLBs": 42, "BRAM": 256, "DSP": 0}}, {"Part0": {"CLBs": 32, "BRAM": 1280, "DSP": 4}}, {"Part1": {"CLBs": 25, "BRAM": 640, "DSP": 3}}, {"Part2": {"CLBs": 6, "BRAM": 384, "DSP": 4}}, {"Part3": {"CLBs": 41, "BRAM": 256, "DSP": 1}}]], "Links": [{"9": {"Lat": 57, "Throughput": 493}}]}}, {"Nodo21": {"FPGA": [[{"Part0": {"CLBs": 26, "BRAM": 1152, "DSP": 3}}, {"Part1": {"CLBs": 13, "BRAM": 640, "DSP": 3}}, {"Part2": {"CLBs": 9, "BRAM": 256, "DSP": 1}}, {"Part3": {"CLBs": 10, "BRAM": 1152, "DSP": 3}}, {"Part0": {"CLBs": 45, "BRAM": 256, "DSP": 8}}]], "Links": [{"18": {"Lat": 144, "Throughput": 119}}, {"27": {"Lat": 141, "Throughput": 880}}]}}, {"Nodo22": {"FPGA": [[{"Part0": {"CLBs": 42, "BRAM": 128, "DSP": 7}}, {"Part1": {"CLBs": 16, "BRAM": 640, "DSP": 1}}, {"Part2": {"CLBs": 41, "BRAM": 1280, "DSP": 4}}, {"Part3": {"CLBs": 49, "BRAM": 1280, "DSP": 8}}, {"Part0": {"CLBs": 50, "BRAM": 512, "DSP": 2}}]], "Links": [{"15": {"Lat": 104, "Throughput": 636}}, {"19": {"Lat": 12, "Throughput": 460}}, {"24": {"Lat": 49, "Throughput": 478}}, {"25": {"Lat": 111, "Throughput": 740}}]}}, {"Nodo23": {"FPGA": [[{"Part0": {"CLBs": 8, "BRAM": 896, "DSP": 7}}, {"Part1": {"CLBs": 17, "BRAM": 384, "DSP": 1}}, {"Part2": {"CLBs": 10, "BRAM": 640, "DSP": 7}}, {"Part3": {"CLBs": 36, "BRAM": 1280, "DSP": 2}}, {"Part0": {"CLBs": 14, "BRAM": 1024, "DSP": 8}}, {"Part1": {"CLBs": 37, "BRAM": 640, "DSP": 2}}]], "Links": []}}, {"Nodo24": {"FPGA": [[{"Part0": {"CLBs": 8, "BRAM": 1024, "DSP": 8}}, {"Part1": {"CLBs": 5, "BRAM": 512, "DSP": 1}}, {"Part2": {"CLBs": 49, "BRAM": 1280, "DSP": 0}}]], "Links": [{"22": {"Lat": 197, "Throughput": 898}}]}}, {"Nodo25": {"FPGA": [[{"Part0": {"CLBs": 23, "BRAM": 640, "DSP": 2}}, {"Part1": {"CLBs": 13, "BRAM": 1152, "DSP": 1}}, {"Part2": {"CLBs": 9, "BRAM": 512, "DSP": 1}}]], "Links": [{"0": {"Lat": 17, "Throughput": 925}}, {"1": {"Lat": 180, "Throughput": 852}}, {"3": {"Lat": 195, "Throughput": 137}}, {"22": {"Lat": 8, "Throughput": 882}}]}}, {"Nodo26": {"FPGA": [[{"Part0": {"CLBs": 49, "BRAM": 896, "DSP": 4}}]], "Links": [{"0": {"Lat": 165, "Throughput": 477}}, {"10": {"Lat": 184, "Throughput": 348}}, {"27": {"Lat": 147, "Throughput": 403}}]}}, {"Nodo27": {"FPGA": [], "Links": [{"16": {"Lat": 163, "Throughput": 865}}, {"17": {"Lat": 66, "Throughput": 606}}, {"19": {"Lat": 79, "Throughput": 621}}, {"21": {"Lat": 66, "Throughput": 147}}, {"26": {"Lat": 57, "Throughput": 645}}]}}, {"Nodo28": {"FPGA": [[{"Part0": {"CLBs": 6, "BRAM": 256, "DSP": 6}}, {"Part1": {"CLBs": 47, "BRAM": 512, "DSP": 6}}, {"Part2": {"CLBs": 11, "BRAM": 256, "DSP": 2}}, {"Part0": {"CLBs": 26, "BRAM": 256, "DSP": 8}}, {"Part1": {"CLBs": 18, "BRAM": 896, "DSP": 8}}, {"Part0": {"CLBs": 48, "BRAM": 640, "DSP": 7}}, {"Part1": {"CLBs": 18, "BRAM": 256, "DSP": 8}}, {"Part2": {"CLBs": 28, "BRAM": 1024, "DSP": 0}}]], "Links": [{"31": {"Lat": 67, "Throughput": 399}}]}}, {"Nodo29": {"FPGA": [[{"Part0": {"CLBs": 40, "BRAM": 256, "DSP": 0}}]], "Links": [{"12": {"Lat": 112, "Throughput": 102}}]}}, {"Nodo30": {"FPGA": [[{"Part0": {"CLBs": 38, "BRAM": 1280, "DSP": 6}}, {"Part0": {"CLBs": 24, "BRAM": 128, "DSP": 4}}]], "Links": [{"16": {"Lat": 52, "Throughput": 547}}]}}, {"Nodo31": {"FPGA": [[{"Part0": {"CLBs": 46, "BRAM": 768, "DSP": 5}}, {"Part1": {"CLBs": 35, "BRAM": 640, "DSP": 7}}, {"Part2": {"CLBs": 25, "BRAM": 128, "DSP": 2}}, {"Part3": {"CLBs": 47, "BRAM": 1152, "DSP": 2}}]], "Links": [{"2": {"Lat": 142, "Throughput": 955}}, {"3": {"Lat": 60, "Throughput": 982}}, {"28": {"Lat": 115, "Throughput": 559}}]}}, {"Nodo32": {"FPGA": [], "Links": []}}]