// Seed: 571551148
module module_0 (
    input tri0 id_0
    , id_22,
    input wor id_1,
    input tri1 id_2,
    output tri id_3,
    input wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input uwire id_11,
    input wire id_12,
    input tri1 id_13,
    output wire id_14,
    input wire id_15,
    output supply1 id_16,
    input tri1 id_17,
    input tri1 id_18,
    output wand id_19,
    input supply1 id_20
);
  tri1 id_23 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wand id_2,
    output tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wire id_8,
    input supply0 id_9
    , id_11, id_12
);
  wire id_13;
  module_0(
      id_7,
      id_5,
      id_1,
      id_3,
      id_1,
      id_9,
      id_8,
      id_9,
      id_4,
      id_5,
      id_2,
      id_1,
      id_9,
      id_5,
      id_8,
      id_7,
      id_2,
      id_9,
      id_7,
      id_2,
      id_9
  );
endmodule
