$date
	Fri Apr 18 18:48:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var integer 32 ! i [31:0] $end
$scope module dut $end
$var reg 8 " temp [7:0] $end
$var integer 32 # a [31:0] $end
$var integer 32 $ b [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$var reg 4 % \out[0] [3:0] $end
$upscope $end
$scope module testbench $end
$va#20
g 4 & \out[1##10000
$end
$upscope $end
$scope module testbench $end
$var reg 4 ' \out[2] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 ( \out[3] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 ) \out[4] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 * \out[5] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 + \out[6] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 , \out[7] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 - \out[8] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 . \out[9] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 / \out[10] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 0 \out[11] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 1 \out[12] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 2 \out[13] [3:0] $end
$upscope $end
$scope module testbench $end
$var reg 4 3 \out[14] [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 3
b111 2
b1100 1
b110 0
b100 /
b101 .
b1000 -
b1100 ,
b1000 +
b101 *
b100 )
b110 (
b1100 '
b111 &
b1000 %
b1000 $
b1000 #
b1000 "
b1111 !
$end
#10000
b1 "
b1000 $
b1 3
b10 2
b11 1
b100 0
b101 /
b110 .
b111 -
b1000 ,
b111 +
b110 *
b101 )
b100 (
b11 '
b10 &
b1 %
b1000 #
b1000 !
#20000
b0 "
b1000 $
b0 3
b1 2
b0 1
b10 0
b0 /
b11 .
b0 -
b100 ,
b0 +
b11 *
b0 )
b10 (
b0 '
b1 &
b0 %
b1000 #
b1000 !
#30000
b1111 !
