{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462567501994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462567502005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  6 13:45:01 2016 " "Processing started: Fri May  6 13:45:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462567502005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462567502005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sine_gen -c sine_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off sine_gen -c sine_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462567502005 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1462567502199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josh/Documents/vsys/sine_gen/scripts/sine_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/josh/Documents/vsys/sine_gen/scripts/sine_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "../scripts/sine_rom.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/scripts/sine_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462567503385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462567503385 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sine_gen.sv(17) " "Verilog HDL information at sine_gen.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1462567503386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_gen " "Found entity 1: sine_gen" {  } { { "../src/sine_gen.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/src/sine_gen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462567503386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462567503386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_10_khz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_10_khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_10_khz " "Found entity 1: pll_10_khz" {  } { { "pll_10_khz.v" "" { Text "/home/josh/Documents/vsys/sine_gen/qpd/pll_10_khz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462567503387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462567503387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_10_khz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_10_khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_10_khz " "Found entity 1: clock_10_khz" {  } { { "clock_10_khz.v" "" { Text "/home/josh/Documents/vsys/sine_gen/qpd/clock_10_khz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462567503388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462567503388 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "sine_rom sine_rom.v(40) " "Verilog HDL error at sine_rom.v(40): module \"sine_rom\" cannot be declared more than once" {  } { { "sine_rom.v" "" { Text "/home/josh/Documents/vsys/sine_gen/qpd/sine_rom.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1462567503390 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sine_rom sine_rom.sv(1) " "HDL info at sine_rom.sv(1): see declaration for object \"sine_rom\"" {  } { { "../scripts/sine_rom.sv" "" { Text "/home/josh/Documents/vsys/sine_gen/scripts/sine_rom.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462567503390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_rom.v 0 0 " "Found 0 design units, including 0 entities, in source file sine_rom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462567503390 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1097 " "Peak virtual memory: 1097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462567503433 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May  6 13:45:03 2016 " "Processing ended: Fri May  6 13:45:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462567503433 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462567503433 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462567503433 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462567503433 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462567503548 ""}
