Import Verilog designs into HardCaml
