{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543276040715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543276040721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 15:47:20 2018 " "Processing started: Mon Nov 26 15:47:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543276040721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276040721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProjectTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276040721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543276041334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543276041334 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab6TopLevel.sv " "Can't analyze file -- file Lab6TopLevel.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543276051494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xycounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file xycounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XYcounter " "Found entity 1: XYcounter" {  } { { "XYcounter.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/XYcounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276051494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276051494 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clkmodifier.sv " "Can't analyze file -- file clkmodifier.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543276051494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGBcontrol " "Found entity 1: RGBcontrol" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276051511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276051511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojecttoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojecttoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProjectTopLevel " "Found entity 1: FinalProjectTopLevel" {  } { { "FinalProjectTopLevel.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276051511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276051511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objectlocation.sv 1 1 " "Found 1 design units, including 1 entities, in source file objectlocation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ObjectLocation " "Found entity 1: ObjectLocation" {  } { { "ObjectLocation.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/ObjectLocation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276051518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276051518 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux.sv " "Can't analyze file -- file mux.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543276051518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276051528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276051528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "clkDivider.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/clkDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276051528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276051528 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IRDecoder.sv " "Can't analyze file -- file IRDecoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543276051528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProjectTopLevel " "Elaborating entity \"FinalProjectTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543276051591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_ps2kb.sv 1 1 " "Using design file spi_ps2kb.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_PS2KB " "Found entity 1: SPI_PS2KB" {  } { { "spi_ps2kb.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_ps2kb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276051609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543276051609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_PS2KB SPI_PS2KB:p0 " "Elaborating entity \"SPI_PS2KB\" for hierarchy \"SPI_PS2KB:p0\"" {  } { { "FinalProjectTopLevel.sv" "p0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276051610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_ps2kb.sv(47) " "Verilog HDL assignment warning at spi_ps2kb.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "spi_ps2kb.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_ps2kb.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051611 "|FinalProjectTopLevel|SPI_PS2KB:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_ps2kb.sv(49) " "Verilog HDL assignment warning at spi_ps2kb.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "spi_ps2kb.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_ps2kb.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051611 "|FinalProjectTopLevel|SPI_PS2KB:p0"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_snes.sv 1 1 " "Using design file spi_snes.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SNES " "Found entity 1: SPI_SNES" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276051645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543276051645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_SNES SPI_SNES:s0 " "Elaborating entity \"SPI_SNES\" for hierarchy \"SPI_SNES:s0\"" {  } { { "FinalProjectTopLevel.sv" "s0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276051645 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pin3pulse spi_snes.sv(9) " "Verilog HDL or VHDL warning at spi_snes.sv(9): object \"pin3pulse\" assigned a value but never read" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543276051655 "|FinalProjectTopLevel|SPI_SNES:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 spi_snes.sv(36) " "Verilog HDL assignment warning at spi_snes.sv(36): truncated value with size 32 to match size of target (9)" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051655 "|FinalProjectTopLevel|SPI_SNES:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 spi_snes.sv(41) " "Verilog HDL assignment warning at spi_snes.sv(41): truncated value with size 32 to match size of target (12)" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051655 "|FinalProjectTopLevel|SPI_SNES:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_snes.sv(57) " "Verilog HDL assignment warning at spi_snes.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051655 "|FinalProjectTopLevel|SPI_SNES:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_snes.sv(60) " "Verilog HDL assignment warning at spi_snes.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051655 "|FinalProjectTopLevel|SPI_SNES:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_snes.sv(63) " "Verilog HDL assignment warning at spi_snes.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051657 "|FinalProjectTopLevel|SPI_SNES:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_snes.sv(66) " "Verilog HDL assignment warning at spi_snes.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051657 "|FinalProjectTopLevel|SPI_SNES:s0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_snes.sv(85) " "Verilog HDL Case Statement information at spi_snes.sv(85): all case item expressions in this case statement are onehot" {  } { { "spi_snes.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/spi_snes.sv" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543276051657 "|FinalProjectTopLevel|SPI_SNES:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:mux0 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:mux0\"" {  } { { "FinalProjectTopLevel.sv" "mux0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276051680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ObjectLocation ObjectLocation:L0 " "Elaborating entity \"ObjectLocation\" for hierarchy \"ObjectLocation:L0\"" {  } { { "FinalProjectTopLevel.sv" "L0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276051681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDivider clkDivider:clk1 " "Elaborating entity \"clkDivider\" for hierarchy \"clkDivider:clk1\"" {  } { { "FinalProjectTopLevel.sv" "clk1" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276051684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDivider clkDivider:clk0 " "Elaborating entity \"clkDivider\" for hierarchy \"clkDivider:clk0\"" {  } { { "FinalProjectTopLevel.sv" "clk0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276051684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XYcounter XYcounter:X0 " "Elaborating entity \"XYcounter\" for hierarchy \"XYcounter:X0\"" {  } { { "FinalProjectTopLevel.sv" "X0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276051684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGBcontrol RGBcontrol:RGB0 " "Elaborating entity \"RGBcontrol\" for hierarchy \"RGBcontrol:RGB0\"" {  } { { "FinalProjectTopLevel.sv" "RGB0" { Text "C:/intelFPGA_lite/18.1/FinalProject/FinalProjectTopLevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276051691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGBcontrol.sv(12) " "Verilog HDL assignment warning at RGBcontrol.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051691 "|FinalProjectTopLevel|RGBcontrol:RGB0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGBcontrol.sv(13) " "Verilog HDL assignment warning at RGBcontrol.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051691 "|FinalProjectTopLevel|RGBcontrol:RGB0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGBcontrol.sv(14) " "Verilog HDL assignment warning at RGBcontrol.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051694 "|FinalProjectTopLevel|RGBcontrol:RGB0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGBcontrol.sv(18) " "Verilog HDL assignment warning at RGBcontrol.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051694 "|FinalProjectTopLevel|RGBcontrol:RGB0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RGBcontrol.sv(19) " "Verilog HDL assignment warning at RGBcontrol.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543276051694 "|FinalProjectTopLevel|RGBcontrol:RGB0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBcontrol:RGB0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBcontrol:RGB0\|Mod0\"" {  } { { "RGBcontrol.sv" "Mod0" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543276052243 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBcontrol:RGB0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBcontrol:RGB0\|Mod1\"" {  } { { "RGBcontrol.sv" "Mod1" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543276052243 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGBcontrol:RGB0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGBcontrol:RGB0\|Div0\"" {  } { { "RGBcontrol.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543276052243 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543276052243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBcontrol:RGB0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RGBcontrol:RGB0\|lpm_divide:Mod0\"" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276052296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBcontrol:RGB0\|lpm_divide:Mod0 " "Instantiated megafunction \"RGBcontrol:RGB0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052296 ""}  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543276052296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/db/lpm_divide_i3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276052350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276052350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276052359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276052359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276052411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276052411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276052460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276052460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276052511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276052511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276052527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276052527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276052544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276052544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGBcontrol:RGB0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RGBcontrol:RGB0\|lpm_divide:Div0\"" {  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276052578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGBcontrol:RGB0\|lpm_divide:Div0 " "Instantiated megafunction \"RGBcontrol:RGB0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543276052578 ""}  } { { "RGBcontrol.sv" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/RGBcontrol.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543276052578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/intelFPGA_lite/18.1/FinalProject/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543276052629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276052629 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "93 " "Ignored 93 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "93 " "Ignored 93 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1543276052997 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1543276052997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543276053752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543276054888 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543276054888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2323 " "Implemented 2323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543276055125 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543276055125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2299 " "Implemented 2299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543276055125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543276055125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543276055185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 15:47:35 2018 " "Processing ended: Mon Nov 26 15:47:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543276055185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543276055185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543276055185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543276055185 ""}
