{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564535885738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564535885746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 13:18:05 2019 " "Processing started: Wed Jul 31 13:18:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564535885746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535885746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535885749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564535887156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564535887156 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_system.qsys " "Elaborating Qsys system entity \"nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535899610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:24 Progress: Loading CS303-Lab1/nios2_system.qsys " "2019.07.31.13:18:24 Progress: Loading CS303-Lab1/nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535904808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:25 Progress: Reading input file " "2019.07.31.13:18:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535905519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:25 Progress: Adding clk_0 \[clock_source 16.1\] " "2019.07.31.13:18:25 Progress: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535905685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:26 Progress: Parameterizing module clk_0 " "2019.07.31.13:18:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535906308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:26 Progress: Adding cpu \[altera_nios2_gen2 16.1\] " "2019.07.31.13:18:26 Progress: Adding cpu \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535906310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:26 Progress: Parameterizing module cpu " "2019.07.31.13:18:26 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535906812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:26 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\] " "2019.07.31.13:18:26 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535906816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:26 Progress: Parameterizing module jtag_uart " "2019.07.31.13:18:26 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535906969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:26 Progress: Adding keys \[altera_avalon_pio 16.1\] " "2019.07.31.13:18:26 Progress: Adding keys \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535906970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:26 Progress: Parameterizing module keys " "2019.07.31.13:18:26 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535906996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:26 Progress: Adding lcd \[altera_avalon_lcd_16207 16.1\] " "2019.07.31.13:18:26 Progress: Adding lcd \[altera_avalon_lcd_16207 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535906997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module lcd " "2019.07.31.13:18:27 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Adding led_green \[altera_avalon_pio 16.1\] " "2019.07.31.13:18:27 Progress: Adding led_green \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module led_green " "2019.07.31.13:18:27 Progress: Parameterizing module led_green" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Adding led_red \[altera_avalon_pio 16.1\] " "2019.07.31.13:18:27 Progress: Adding led_red \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module led_red " "2019.07.31.13:18:27 Progress: Parameterizing module led_red" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 16.1\] " "2019.07.31.13:18:27 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module onchip_mem " "2019.07.31.13:18:27 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\] " "2019.07.31.13:18:27 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module sdram " "2019.07.31.13:18:27 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 16.1\] " "2019.07.31.13:18:27 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module sdram_pll " "2019.07.31.13:18:27 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Adding switches \[altera_avalon_pio 16.1\] " "2019.07.31.13:18:27 Progress: Adding switches \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module switches " "2019.07.31.13:18:27 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Adding timer_0 \[altera_avalon_timer 16.1\] " "2019.07.31.13:18:27 Progress: Adding timer_0 \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module timer_0 " "2019.07.31.13:18:27 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Adding timer_1 \[altera_avalon_timer 16.1\] " "2019.07.31.13:18:27 Progress: Adding timer_1 \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module timer_1 " "2019.07.31.13:18:27 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Adding uart \[altera_avalon_uart 16.1\] " "2019.07.31.13:18:27 Progress: Adding uart \[altera_avalon_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing module uart " "2019.07.31.13:18:27 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Building connections " "2019.07.31.13:18:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Parameterizing connections " "2019.07.31.13:18:27 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:27 Progress: Validating " "2019.07.31.13:18:27 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535907271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.31.13:18:28 Progress: Done reading input file " "2019.07.31.13:18:28 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535908563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535909405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535909405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535909406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535909406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram_pll: Refclk Freq: 50.0 " "Nios2_system.sdram_pll: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535909406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535909407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH " "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535910790 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\" " "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535915340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535916153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535916405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0001_jtag_uart_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0001_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0001_jtag_uart_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0001_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535916406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535917358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535917366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'nios2_system_keys' " "Keys: Starting RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535917411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0002_keys_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0002_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0002_keys_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0002_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535917411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'nios2_system_keys' " "Keys: Done RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535917748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\" " "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535917752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting RTL generation for module 'nios2_system_lcd' " "Lcd: Starting RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535917797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0003_lcd_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0003_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \] " "Lcd:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0003_lcd_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0003_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535917797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Done RTL generation for module 'nios2_system_lcd' " "Lcd: Done RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\" " "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green: Starting RTL generation for module 'nios2_system_led_green' " "Led_green: Starting RTL generation for module 'nios2_system_led_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_led_green --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0004_led_green_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0004_led_green_gen//nios2_system_led_green_component_configuration.pl  --do_build_sim=0  \] " "Led_green:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_led_green --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0004_led_green_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0004_led_green_gen//nios2_system_led_green_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green: Done RTL generation for module 'nios2_system_led_green' " "Led_green: Done RTL generation for module 'nios2_system_led_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green: \"nios2_system\" instantiated altera_avalon_pio \"led_green\" " "Led_green: \"nios2_system\" instantiated altera_avalon_pio \"led_green\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red: Starting RTL generation for module 'nios2_system_led_red' " "Led_red: Starting RTL generation for module 'nios2_system_led_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_led_red --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0005_led_red_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0005_led_red_gen//nios2_system_led_red_component_configuration.pl  --do_build_sim=0  \] " "Led_red:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_led_red --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0005_led_red_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0005_led_red_gen//nios2_system_led_red_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red: Done RTL generation for module 'nios2_system_led_red' " "Led_red: Done RTL generation for module 'nios2_system_led_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red: \"nios2_system\" instantiated altera_avalon_pio \"led_red\" " "Led_red: \"nios2_system\" instantiated altera_avalon_pio \"led_red\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0006_onchip_mem_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0006_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0006_onchip_mem_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0006_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535918783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535919189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535919201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios2_system_sdram' " "Sdram: Starting RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535919326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0007_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0007_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535919327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios2_system_sdram' " "Sdram: Done RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535919784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535919788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\" " "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios2_system_switches' " "Switches: Starting RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0008_switches_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0008_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0008_switches_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0008_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios2_system_switches' " "Switches: Done RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'nios2_system_timer_0' " "Timer_0: Starting RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0009_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0009_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'nios2_system_timer_0' " "Timer_0: Done RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'nios2_system_uart' " "Uart: Starting RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0010_uart_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0010_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0010_uart_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0010_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535920803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'nios2_system_uart' " "Uart: Done RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535921266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\" " "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535921271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535923946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535924121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535924304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535924477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535924640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535924818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535924968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535925122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535925286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535925445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535925594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535925744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535927810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535927834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535927870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535927903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0013_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/rfro377/AppData/Local/Temp/alt8108_559175210832153782.dir/0013_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535927903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:48 (*) Starting Nios II generation " "Cpu: # 2019.07.31 13:18:48 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:48 (*)   Checking for plaintext license. " "Cpu: # 2019.07.31 13:18:48 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/16.1/quartus/bin64/ " "Cpu: # 2019.07.31 13:18:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.07.31 13:18:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:50 (*)   Plaintext license not found. " "Cpu: # 2019.07.31 13:18:50 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:50 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.07.31 13:18:50 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/16.1/quartus/bin64/ " "Cpu: # 2019.07.31 13:18:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.07.31 13:18:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:51 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2019.07.31 13:18:51 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:51 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.07.31 13:18:51 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:51 (*)   Creating all objects for CPU " "Cpu: # 2019.07.31 13:18:51 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:51 (*)     Testbench " "Cpu: # 2019.07.31 13:18:51 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:52 (*)     Instruction decoding " "Cpu: # 2019.07.31 13:18:52 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:52 (*)       Instruction fields " "Cpu: # 2019.07.31 13:18:52 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:52 (*)       Instruction decodes " "Cpu: # 2019.07.31 13:18:52 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:52 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.07.31 13:18:52 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:52 (*)       Instruction controls " "Cpu: # 2019.07.31 13:18:52 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:52 (*)     Pipeline frontend " "Cpu: # 2019.07.31 13:18:52 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:52 (*)     Pipeline backend " "Cpu: # 2019.07.31 13:18:52 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:54 (*)   Generating RTL from CPU objects " "Cpu: # 2019.07.31 13:18:54 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:56 (*)   Creating encrypted RTL " "Cpu: # 2019.07.31 13:18:56 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.31 13:18:56 (*) Done Nios II generation " "Cpu: # 2019.07.31 13:18:56 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535936992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\" " "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\" " "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/CS303-Lab1/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files " "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535937855 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_system.qsys " "Finished elaborating Qsys system entity \"nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564535939035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "nios2_system/synthesis/nios2_system.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_irq_mapper " "Found entity 1: nios2_system_irq_mapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0 " "Found entity 1: nios2_system_mm_interconnect_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939580 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939607 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939607 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939607 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939607 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios2_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939635 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939643 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_005 " "Found entity 2: nios2_system_mm_interconnect_0_router_005" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_004_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939646 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_mm_interconnect_0_router_004" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939648 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_mm_interconnect_0_router_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939651 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_mm_interconnect_0_router_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564535939653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939654 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router " "Found entity 2: nios2_system_mm_interconnect_0_router" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system/synthesis/submodules/nios2_system_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_uart_tx " "Found entity 1: nios2_system_uart_tx" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939674 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_uart_rx_stimulus_source " "Found entity 2: nios2_system_uart_rx_stimulus_source" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939674 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_uart_rx " "Found entity 3: nios2_system_uart_rx" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939674 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_uart_regs " "Found entity 4: nios2_system_uart_regs" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939674 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_uart " "Found entity 5: nios2_system_uart" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_timer_0 " "Found entity 1: nios2_system_timer_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_timer_0.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_switches " "Found entity 1: nios2_system_switches" {  } { { "nios2_system/synthesis/submodules/nios2_system_switches.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sdram_pll " "Found entity 1: nios2_system_sdram_pll" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "nios2_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sdram_input_efifo_module " "Found entity 1: nios2_system_sdram_input_efifo_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939690 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_sdram " "Found entity 2: nios2_system_sdram" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_onchip_mem " "Found entity 1: nios2_system_onchip_mem" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_led_red.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_led_red " "Found entity 1: nios2_system_led_red" {  } { { "nios2_system/synthesis/submodules/nios2_system_led_red.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_led_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_led_green.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_led_green " "Found entity 1: nios2_system_led_green" {  } { { "nios2_system/synthesis/submodules/nios2_system_led_green.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_led_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_lcd " "Found entity 1: nios2_system_lcd" {  } { { "nios2_system/synthesis/submodules/nios2_system_lcd.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_keys " "Found entity 1: nios2_system_keys" {  } { { "nios2_system/synthesis/submodules/nios2_system_keys.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_jtag_uart_sim_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939706 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_jtag_uart_scfifo_w " "Found entity 2: nios2_system_jtag_uart_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939706 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_jtag_uart_sim_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939706 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_jtag_uart_scfifo_r " "Found entity 4: nios2_system_jtag_uart_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939706 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_jtag_uart " "Found entity 5: nios2_system_jtag_uart" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu " "Found entity 1: nios2_system_cpu" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535939708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535939708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_ic_data_module " "Found entity 1: nios2_system_cpu_cpu_ic_data_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_cpu_cpu_ic_tag_module " "Found entity 2: nios2_system_cpu_cpu_ic_tag_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_cpu_cpu_bht_module " "Found entity 3: nios2_system_cpu_cpu_bht_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_cpu_cpu_register_bank_a_module " "Found entity 4: nios2_system_cpu_cpu_register_bank_a_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_cpu_cpu_register_bank_b_module " "Found entity 5: nios2_system_cpu_cpu_register_bank_b_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_cpu_cpu_dc_tag_module " "Found entity 6: nios2_system_cpu_cpu_dc_tag_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_cpu_cpu_dc_data_module " "Found entity 7: nios2_system_cpu_cpu_dc_data_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_cpu_cpu_dc_victim_module " "Found entity 8: nios2_system_cpu_cpu_dc_victim_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_cpu_cpu_nios2_oci_debug " "Found entity 9: nios2_system_cpu_cpu_nios2_oci_debug" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_cpu_cpu_nios2_oci_break " "Found entity 10: nios2_system_cpu_cpu_nios2_oci_break" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios2_system_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios2_system_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios2_system_cpu_cpu_nios2_oci_itrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios2_system_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios2_system_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios2_system_cpu_cpu_nios2_oci_fifo" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_cpu_cpu_nios2_oci_pib " "Found entity 20: nios2_system_cpu_cpu_nios2_oci_pib" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_cpu_cpu_nios2_oci_im " "Found entity 21: nios2_system_cpu_cpu_nios2_oci_im" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios2_system_cpu_cpu_nios2_performance_monitors" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios2_system_cpu_cpu_nios2_avalon_reg" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_system_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios2_system_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_system_cpu_cpu_nios2_ocimem " "Found entity 25: nios2_system_cpu_cpu_nios2_ocimem" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_system_cpu_cpu_nios2_oci " "Found entity 26: nios2_system_cpu_cpu_nios2_oci" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_system_cpu_cpu " "Found entity 27: nios2_system_cpu_cpu" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_system_cpu_cpu_debug_slave_sysclk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_system_cpu_cpu_debug_slave_tck" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_system_cpu_cpu_debug_slave_wrapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_mult_cell " "Found entity 1: nios2_system_cpu_cpu_mult_cell" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_test_bench " "Found entity 1: nios2_system_cpu_cpu_test_bench" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "D:/CS303-Lab1/lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564535940510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/nios2_system.v D:/CS303-Lab1/nios2_system/synthesis/nios2_system.v " "File \"d:/cs303-lab1/db/ip/nios2_system/nios2_system.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/nios2_system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/nios2_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/nios2_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940512 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940514 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940515 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940517 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_default_burst_converter.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_default_burst_converter.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_incr_burst_converter.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940519 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940521 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940522 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940523 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940525 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940527 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940528 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940530 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_master_agent.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940531 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_master_translator.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940532 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940534 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940535 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940537 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940538 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_reset_controller.v D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_reset_controller.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940541 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_reset_synchronizer.v D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940543 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_up_altpll.v D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_up_altpll.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_up_altpll.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_up_altpll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_up_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_up_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940544 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940545 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940547 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940596 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940597 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940599 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940601 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940603 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940604 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940605 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_keys.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_keys.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_keys.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_keys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_keys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_keys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940607 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_lcd.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_lcd.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_lcd.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_lcd.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_lcd.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_lcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940608 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_led_green.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_led_green.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_led_green.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_led_green.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_led_green.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_led_green.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940609 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_led_red.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_led_red.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_led_red.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_led_red.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_led_red.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_led_red.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940611 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940615 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940616 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940621 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940622 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940623 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940625 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940626 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940627 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940629 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940630 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940632 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940633 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940634 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940636 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940637 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940638 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_onchip_mem.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_onchip_mem.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_onchip_mem.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_onchip_mem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940640 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_sdram.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_sdram.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940641 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_sdram_pll.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_sdram_pll.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_sdram_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_sdram_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940642 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_switches.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_switches.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_switches.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940644 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_timer_0.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_timer_0.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_timer_0.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940645 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_uart.v D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_uart.v " "File \"d:/cs303-lab1/db/ip/nios2_system/submodules/nios2_system_uart.v\" is a duplicate of already analyzed file \"D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1564535940646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535940646 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(318) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1564535940677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(328) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1564535940677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(338) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1564535940677 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(682) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "D:/CS303-Lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1564535940678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564535940851 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "VCC inst " "Logic function of type VCC and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "lab1.bdf" "" { Schematic "D:/CS303-Lab1/lab1.bdf" { { 224 1080 1112 240 "inst" "" } { 48 512 1024 664 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1564535940884 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564535940887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CS303-Lab1/output_files/lab1.map.smsg " "Generated suppressed messages file D:/CS303-Lab1/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535941161 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564535941369 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 31 13:19:01 2019 " "Processing ended: Wed Jul 31 13:19:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564535941369 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564535941369 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564535941369 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535941369 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564535942829 ""}
