# Adding more variables to make a better usefull Makefile execution

CC = gcc
SRC = main.c school.c
OBJ = $(SRC: wildcard *.o)
NAME = school

all: m.h $(OBJ)
	$(CC) $(SRC) -o $(NAME)
