

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Thu Jan 17 15:40:42 2019

* Version:        2018.2.1 (Build 2288704 on Thu Jul 26 18:46:41 MDT 2018)
* Project:        SubSample
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.50|     3.634|        1.69|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1769253|  1769253|  1769253|  1769253|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |        0|        0|         1|          1|          1|     0|    yes   |
        |- loop_height          |  1769250|  1769250|      1685|          -|          -|  1050|    no    |
        | + loop_width          |     1680|     1680|         2|          1|          1|  1680|    yes   |
        | + loop_wait_for_eol   |        0|        0|         1|          1|          1|     0|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     72|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    257|
|Register         |        -|      -|    196|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    196|    329|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_327_p2                     |     +    |      0|  0|  13|          11|           1|
    |j_V_fu_339_p2                     |     +    |      0|  0|  13|          11|           1|
    |ap_block_state5_pp1_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_145                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_225                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op50_read_state5     |    and   |      0|  0|   2|           1|           1|
    |exitcond6_fu_321_p2               |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_333_p2                |   icmp   |      0|  0|  13|          11|          10|
    |ap_block_pp1_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_348_p2                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  72|          55|          34|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  44|          9|    1|          9|
    |ap_enable_reg_pp1_iter1                |  15|          3|    1|          3|
    |ap_phi_mux_axi_data_V_1_phi_fu_212_p4  |   9|          2|   24|         48|
    |ap_phi_mux_eol_1_phi_fu_201_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_235_p4           |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_260_p4      |  15|          3|   24|         72|
    |axi_data_V1_reg_177                    |   9|          2|   24|         48|
    |axi_data_V_1_reg_209                   |   9|          2|   24|         48|
    |axi_data_V_3_reg_280                   |   9|          2|   24|         48|
    |axi_last_V1_reg_167                    |   9|          2|    1|          2|
    |axi_last_V_2_reg_243                   |  15|          3|    1|          3|
    |axi_last_V_3_reg_268                   |   9|          2|    1|          2|
    |eol_1_reg_198                          |   9|          2|    1|          2|
    |eol_2_reg_292                          |   9|          2|    1|          2|
    |eol_reg_231                            |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n              |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n              |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n              |   9|          2|    1|          2|
    |p_Val2_s_reg_256                       |  15|          3|   24|         72|
    |stream_in_TDATA_blk_n                  |   9|          2|    1|          2|
    |t_V_3_reg_220                          |   9|          2|   11|         22|
    |t_V_reg_187                            |   9|          2|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 257|         55|  180|        417|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |axi_data_V1_reg_177      |  24|   0|   24|          0|
    |axi_data_V_1_reg_209     |  24|   0|   24|          0|
    |axi_data_V_3_reg_280     |  24|   0|   24|          0|
    |axi_last_V1_reg_167      |   1|   0|    1|          0|
    |axi_last_V_2_reg_243     |   1|   0|    1|          0|
    |axi_last_V_3_reg_268     |   1|   0|    1|          0|
    |eol_1_reg_198            |   1|   0|    1|          0|
    |eol_2_reg_292            |   1|   0|    1|          0|
    |eol_reg_231              |   1|   0|    1|          0|
    |exitcond_reg_412         |   1|   0|    1|          0|
    |i_V_reg_407              |  11|   0|   11|          0|
    |p_Val2_s_reg_256         |  24|   0|   24|          0|
    |sof_1_fu_124             |   1|   0|    1|          0|
    |t_V_3_reg_220            |  11|   0|   11|          0|
    |t_V_reg_187              |  11|   0|   11|          0|
    |tmp_32_reg_430           |   8|   0|    8|          0|
    |tmp_33_reg_435           |   8|   0|    8|          0|
    |tmp_96_reg_425           |   8|   0|    8|          0|
    |tmp_data_V_reg_383       |  24|   0|   24|          0|
    |tmp_last_V_reg_391       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 196|   0|  196|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|stream_in_TDATA             |  in |   24|    axis    | AXI_video_strm_V_data_V |    pointer   |
|stream_in_TVALID            |  in |    1|    axis    | AXI_video_strm_V_data_V |    pointer   |
|stream_in_TREADY            | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|stream_in_TDEST             |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|stream_in_TKEEP             |  in |    3|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|stream_in_TSTRB             |  in |    3|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|stream_in_TUSER             |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|stream_in_TLAST             |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|stream_in_TID               |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_data_stream_0_V_din     | out |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_write   | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_din     | out |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_write   | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_din     | out |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_write   | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
+----------------------------+-----+-----+------------+-------------------------+--------------+

