Info: Starting: Create testbench Qsys system
Info: C:/Users/MSI/Desktop/conception_project/nios/testbench/nios.ipx
Info: ip-generate --project-directory=C:/Users/MSI/Desktop/conception_project/ --output-directory=C:/Users/MSI/Desktop/conception_project/ --report-file=sopcinfo:C:/Users/MSI/Desktop/conception_project/nios.sopcinfo --report-file=html:C:/Users/MSI/Desktop/conception_project/nios.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22E22C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/MSI/Desktop/conception_project/nios.qsys
Progress: Loading conception_project/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_3
Progress: Adding pio_4 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_4
Progress: Adding pio_5 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_5
Progress: Adding pio_6 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_6
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding pio_7 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_7
Progress: Adding pio_8 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_8
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/13.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\altera\13.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\altera\13.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0,01 seconds
Info: C:/altera/13.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,01 seconds
Info: Reading index C:\altera\13.1\ip\altera\altera_components.ipx
Info: C:\altera\13.1\ip\altera\altera_components.ipx described 870 plugins, 0 paths, in 0,08 seconds
Progress: Loading altera_up_clocks/altera_up_clocks_hw.tcl
Info: C:\altera\13.1\ip\University_Program\altera_up_clocks\altera_up_clocks_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_audio/altera_up_avalon_audio_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\altera_up_avalon_audio\altera_up_avalon_audio_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_audio/altera_up_avalon_audio_sw.tcl
Progress: Loading altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\altera_up_avalon_audio_and_video_config\altera_up_avalon_audio_and_video_config_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_sw.tcl
Progress: Loading altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\altera_up_avalon_character_lcd\altera_up_avalon_character_lcd_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_character_lcd/altera_up_avalon_character_lcd_sw.tcl
Progress: Loading altera_up_avalon_video_alpha_blender/altera_up_avalon_video_alpha_blender_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_alpha_blender\altera_up_avalon_video_alpha_blender_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_bayer_resampler/altera_up_avalon_video_bayer_resampler_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_bayer_resampler\altera_up_avalon_video_bayer_resampler_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_character_buffer_with_dma\altera_up_avalon_video_character_buffer_with_dma_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_character_buffer_with_dma/altera_up_avalon_video_character_buffer_with_dma_sw.tcl
Progress: Loading altera_up_avalon_video_chroma_resampler/altera_up_avalon_video_chroma_resampler_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_chroma_resampler\altera_up_avalon_video_chroma_resampler_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_clipper\altera_up_avalon_video_clipper_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_csc/altera_up_avalon_video_csc_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_csc\altera_up_avalon_video_csc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_decoder\altera_up_avalon_video_decoder_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_dma_controller\altera_up_avalon_video_dma_controller_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_dual_clock_buffer/altera_up_avalon_video_dual_clock_buffer_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_dual_clock_buffer\altera_up_avalon_video_dual_clock_buffer_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_edge_detection/altera_up_avalon_video_edge_detection_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_edge_detection\altera_up_avalon_video_edge_detection_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_pixel_buffer_dma\altera_up_avalon_video_pixel_buffer_dma_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_pixel_buffer_dma/altera_up_avalon_video_pixel_buffer_dma_sw.tcl
Progress: Loading altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_rgb_resampler\altera_up_avalon_video_rgb_resampler_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_scaler\altera_up_avalon_video_scaler_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_stream_router/altera_up_avalon_video_stream_router_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_stream_router\altera_up_avalon_video_stream_router_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_test_pattern/altera_up_avalon_video_test_pattern_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_test_pattern\altera_up_avalon_video_test_pattern_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_vga_controller/altera_up_avalon_video_vga_controller_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_vga_controller\altera_up_avalon_video_vga_controller_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_vip_bridges/altera_up_avalon_video_raw_to_vip_bridge_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_vip_bridges\altera_up_avalon_video_raw_to_vip_bridge_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_video_vip_bridges/altera_up_avalon_video_vip_to_raw_bridge_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Audio_Video\Video\altera_up_avalon_video_vip_bridges\altera_up_avalon_video_vip_to_raw_bridge_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_to_external_bus_bridge/altera_up_avalon_to_external_bus_bridge_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Bridges\altera_up_avalon_to_external_bus_bridge\altera_up_avalon_to_external_bus_bridge_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_external_bus_to_avalon_bridge/altera_up_external_bus_to_avalon_bridge_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Bridges\altera_up_external_bus_to_avalon_bridge\altera_up_external_bus_to_avalon_bridge_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_altpll/altera_up_altpll_hw.tcl
Progress: Loading altera_up_avalon_audio_pll/altera_up_avalon_audio_pll_hw.tcl
Progress: Loading altera_up_avalon_reset_from_locked_signal/altera_up_avalon_reset_from_locked_signal_hw.tcl
Progress: Loading altera_up_avalon_sys_sdram_pll/altera_up_avalon_sys_sdram_pll_hw.tcl
Progress: Loading altera_up_avalon_video_pll/altera_up_avalon_video_pll_hw.tcl
Progress: Loading altera_up_avalon_irda/altera_up_avalon_irda_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Communications\altera_up_avalon_irda\altera_up_avalon_irda_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_irda/altera_up_avalon_irda_sw.tcl
Progress: Loading altera_up_avalon_rs232/altera_up_avalon_rs232_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Communications\altera_up_avalon_rs232\altera_up_avalon_rs232_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_rs232/altera_up_avalon_rs232_sw.tcl
Progress: Loading altera_up_avalon_accelerometer_spi/altera_up_avalon_accelerometer_spi_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Input_Output\altera_up_avalon_accelerometer_spi\altera_up_avalon_accelerometer_spi_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_accelerometer_spi/altera_up_avalon_accelerometer_spi_sw.tcl
Progress: Loading altera_up_avalon_de0_nano_adc/altera_up_avalon_de0_nano_adc_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Input_Output\altera_up_avalon_de0_nano_adc\altera_up_avalon_de0_nano_adc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_de0_nano_adc/altera_up_avalon_de0_nano_adc_mega_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Input_Output\altera_up_avalon_de0_nano_adc\altera_up_avalon_de0_nano_adc_mega_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_de0_nano_adc/altera_up_avalon_de0_nano_adc_sw.tcl
Progress: Loading altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Input_Output\altera_up_avalon_parallel_port\altera_up_avalon_parallel_port_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_parallel_port/altera_up_avalon_parallel_port_sw.tcl
Progress: Loading altera_up_avalon_ps2/altera_up_avalon_ps2_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Input_Output\altera_up_avalon_ps2\altera_up_avalon_ps2_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_ps2/altera_up_avalon_ps2_sw.tcl
Progress: Loading altera_up_avalon_usb/altera_up_avalon_usb_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Input_Output\altera_up_avalon_usb\altera_up_avalon_usb_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_avalon_usb/altera_up_avalon_usb_sw.tcl
Progress: Loading altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Memory\altera_up_avalon_sram\altera_up_avalon_sram_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_flash_memory/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Memory\altera_up_flash_memory\Altera_UP_Flash_Memory_IP_Core_Avalon_Interface_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_hw.tcl
Info: C:\altera\13.1\ip\University_Program\Memory\altera_up_sd_card_avalon_interface\Altera_UP_SD_Card_Avalon_Interface_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading altera_up_sd_card_avalon_interface/Altera_UP_SD_Card_Avalon_Interface_sw.tcl
Info: C:/altera/13.1/ip/**/* matched 340 files in 0,70 seconds
Info: C:/Users/MSI/.altera.quartus/ip/13.1/**/* matched 0 files in 0,00 seconds
Info: C:/Users/MSI/Desktop/conception_project/nios/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index C:\Users\MSI\Desktop\conception_project\nios\testbench\nios.ipx
Progress: Loading conception_project/nios.qsys
Info: C:/Users/MSI/Desktop/conception_project/* matched 10 files in 0,00 seconds
Info: C:/Users/MSI/Desktop/conception_project/ip/**/* matched 0 files in 0,00 seconds
Info: C:/Users/MSI/Desktop/conception_project/*/* matched 6 files in 0,00 seconds
Info: C:\Users\MSI\Desktop\conception_project\nios\testbench\nios.ipx described 0 plugins, 3 paths, in 0,01 seconds
Info: C:/Users/MSI/Desktop/conception_project/nios/testbench/* matched 1 files in 0,01 seconds
Info: C:/Users/MSI/Desktop/conception_project/nios/testbench/*/* matched 0 files in 0,00 seconds
Info: Reading index C:\altera\13.1\quartus\sopc_builder\builtin.ipx
Info: C:\altera\13.1\quartus\sopc_builder\builtin.ipx described 97 plugins, 0 paths, in 0,01 seconds
Info: C:/altera/13.1/quartus/sopc_builder/**/* matched 8 files in 0,01 seconds
Info: Reading index C:\altera\13.1\quartus\common\librarian\factories\index.ipx
Info: C:\altera\13.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0,01 seconds
Info: C:/altera/13.1/quartus/common/librarian/factories/**/* matched 4 files in 0,01 seconds
Info: C:/altera/13.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:\altera\13.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 9 paths, in 0,73 seconds
Info: C:/altera/13.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,73 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script C:/altera/13.1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: nios
Info: TB_Gen: System design is: nios
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property pio_0_external_connection EXPORT_OF
Info: get_instance_property pio_0 CLASS_NAME
Info: get_instance_assignment pio_0 testbench.partner.map.external_connection
Info: get_interface_property pio_1_external_connection EXPORT_OF
Info: get_instance_property pio_1 CLASS_NAME
Info: get_instance_assignment pio_1 testbench.partner.map.external_connection
Info: get_interface_property pio_2_external_connection EXPORT_OF
Info: get_instance_property pio_2 CLASS_NAME
Info: get_instance_assignment pio_2 testbench.partner.map.external_connection
Info: get_interface_property pio_4_external_connection EXPORT_OF
Info: get_instance_property pio_4 CLASS_NAME
Info: get_instance_assignment pio_4 testbench.partner.map.external_connection
Info: get_interface_property pio_5_external_connection EXPORT_OF
Info: get_instance_property pio_5 CLASS_NAME
Info: get_instance_assignment pio_5 testbench.partner.map.external_connection
Info: get_interface_property pio_6_external_connection EXPORT_OF
Info: get_instance_property pio_6 CLASS_NAME
Info: get_instance_assignment pio_6 testbench.partner.map.external_connection
Info: get_interface_property uart_0_external_connection EXPORT_OF
Info: get_instance_property uart_0 CLASS_NAME
Info: get_instance_assignment uart_0 testbench.partner.map.external_connection
Info: get_interface_property pio_7_external_connection EXPORT_OF
Info: get_instance_property pio_7 CLASS_NAME
Info: get_instance_assignment pio_7 testbench.partner.map.external_connection
Info: get_interface_property pio_8_external_connection EXPORT_OF
Info: get_instance_property pio_8 CLASS_NAME
Info: get_instance_assignment pio_8 testbench.partner.map.external_connection
Info: get_interface_property pio_3_external_connection EXPORT_OF
Info: get_instance_property pio_3 CLASS_NAME
Info: get_instance_assignment pio_3 testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : nios_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : nios_tb with all standard BFMs
Info: create_system nios_tb
Info: add_instance nios_inst nios 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces nios_inst
Info: get_instance_interface_property nios_inst clk CLASS_NAME
Info: get_instance_interface_property nios_inst pio_0_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst pio_1_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst pio_2_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst pio_4_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst pio_5_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst pio_6_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst uart_0_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst pio_7_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst pio_8_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst pio_3_external_connection CLASS_NAME
Info: get_instance_interface_property nios_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property nios_inst clk CLASS_NAME
Info: add_instance nios_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property nios_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst clk clockRate
Info: set_instance_parameter_value nios_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value nios_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property nios_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst clk CLASS_NAME
Info: get_instance_interfaces nios_inst_clk_bfm
Info: get_instance_interface_property nios_inst_clk_bfm clk CLASS_NAME
Info: add_connection nios_inst_clk_bfm.clk nios_inst.clk
Info: get_instance_interface_property nios_inst pio_0_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_0_external_connection
Info: TB_Gen: conduit_end found: pio_0_external_connection
Info: get_instance_interface_property nios_inst pio_0_external_connection CLASS_NAME
Info: add_instance nios_inst_pio_0_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_pio_0_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst pio_0_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst pio_0_external_connection associatedReset
Info: get_instance_interface_ports nios_inst pio_0_external_connection
Info: get_instance_interface_port_property nios_inst pio_0_external_connection pio_0_external_connection_export ROLE
Info: get_instance_interface_port_property nios_inst pio_0_external_connection pio_0_external_connection_export WIDTH
Info: get_instance_interface_port_property nios_inst pio_0_external_connection pio_0_external_connection_export DIRECTION
Info: set_instance_parameter_value nios_inst_pio_0_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_pio_0_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_pio_0_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_pio_0_external_connection_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_inst_pio_0_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property nios_inst_pio_0_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst pio_0_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_pio_0_external_connection_bfm
Info: get_instance_interface_property nios_inst_pio_0_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_pio_0_external_connection_bfm.conduit nios_inst.pio_0_external_connection
Info: get_instance_interface_property nios_inst pio_1_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_1_external_connection
Info: TB_Gen: conduit_end found: pio_1_external_connection
Info: get_instance_interface_property nios_inst pio_1_external_connection CLASS_NAME
Info: add_instance nios_inst_pio_1_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_pio_1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst pio_1_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst pio_1_external_connection associatedReset
Info: get_instance_interface_ports nios_inst pio_1_external_connection
Info: get_instance_interface_port_property nios_inst pio_1_external_connection pio_1_external_connection_export ROLE
Info: get_instance_interface_port_property nios_inst pio_1_external_connection pio_1_external_connection_export WIDTH
Info: get_instance_interface_port_property nios_inst pio_1_external_connection pio_1_external_connection_export DIRECTION
Info: set_instance_parameter_value nios_inst_pio_1_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_pio_1_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_pio_1_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_pio_1_external_connection_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_inst_pio_1_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property nios_inst_pio_1_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst pio_1_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_pio_1_external_connection_bfm
Info: get_instance_interface_property nios_inst_pio_1_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_pio_1_external_connection_bfm.conduit nios_inst.pio_1_external_connection
Info: get_instance_interface_property nios_inst pio_2_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_2_external_connection
Info: TB_Gen: conduit_end found: pio_2_external_connection
Info: get_instance_interface_property nios_inst pio_2_external_connection CLASS_NAME
Info: add_instance nios_inst_pio_2_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_pio_2_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst pio_2_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst pio_2_external_connection associatedReset
Info: get_instance_interface_ports nios_inst pio_2_external_connection
Info: get_instance_interface_port_property nios_inst pio_2_external_connection pio_2_external_connection_export ROLE
Info: get_instance_interface_port_property nios_inst pio_2_external_connection pio_2_external_connection_export WIDTH
Info: get_instance_interface_port_property nios_inst pio_2_external_connection pio_2_external_connection_export DIRECTION
Info: set_instance_parameter_value nios_inst_pio_2_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_pio_2_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_pio_2_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_pio_2_external_connection_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_inst_pio_2_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property nios_inst_pio_2_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst pio_2_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_pio_2_external_connection_bfm
Info: get_instance_interface_property nios_inst_pio_2_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_pio_2_external_connection_bfm.conduit nios_inst.pio_2_external_connection
Info: get_instance_interface_property nios_inst pio_4_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_4_external_connection
Info: TB_Gen: conduit_end found: pio_4_external_connection
Info: get_instance_interface_property nios_inst pio_4_external_connection CLASS_NAME
Info: add_instance nios_inst_pio_4_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_pio_4_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst pio_4_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst pio_4_external_connection associatedReset
Info: get_instance_interface_ports nios_inst pio_4_external_connection
Info: get_instance_interface_port_property nios_inst pio_4_external_connection pio_4_external_connection_export ROLE
Info: get_instance_interface_port_property nios_inst pio_4_external_connection pio_4_external_connection_export WIDTH
Info: get_instance_interface_port_property nios_inst pio_4_external_connection pio_4_external_connection_export DIRECTION
Info: set_instance_parameter_value nios_inst_pio_4_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_pio_4_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_pio_4_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_pio_4_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value nios_inst_pio_4_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_inst_pio_4_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst pio_4_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_pio_4_external_connection_bfm
Info: get_instance_interface_property nios_inst_pio_4_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_pio_4_external_connection_bfm.conduit nios_inst.pio_4_external_connection
Info: get_instance_interface_property nios_inst pio_5_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_5_external_connection
Info: TB_Gen: conduit_end found: pio_5_external_connection
Info: get_instance_interface_property nios_inst pio_5_external_connection CLASS_NAME
Info: add_instance nios_inst_pio_5_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_pio_5_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst pio_5_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst pio_5_external_connection associatedReset
Info: get_instance_interface_ports nios_inst pio_5_external_connection
Info: get_instance_interface_port_property nios_inst pio_5_external_connection pio_5_external_connection_export ROLE
Info: get_instance_interface_port_property nios_inst pio_5_external_connection pio_5_external_connection_export WIDTH
Info: get_instance_interface_port_property nios_inst pio_5_external_connection pio_5_external_connection_export DIRECTION
Info: set_instance_parameter_value nios_inst_pio_5_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_pio_5_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_pio_5_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_pio_5_external_connection_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_inst_pio_5_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_inst_pio_5_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst pio_5_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_pio_5_external_connection_bfm
Info: get_instance_interface_property nios_inst_pio_5_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_pio_5_external_connection_bfm.conduit nios_inst.pio_5_external_connection
Info: get_instance_interface_property nios_inst pio_6_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_6_external_connection
Info: TB_Gen: conduit_end found: pio_6_external_connection
Info: get_instance_interface_property nios_inst pio_6_external_connection CLASS_NAME
Info: add_instance nios_inst_pio_6_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_pio_6_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst pio_6_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst pio_6_external_connection associatedReset
Info: get_instance_interface_ports nios_inst pio_6_external_connection
Info: get_instance_interface_port_property nios_inst pio_6_external_connection pio_6_external_connection_export ROLE
Info: get_instance_interface_port_property nios_inst pio_6_external_connection pio_6_external_connection_export WIDTH
Info: get_instance_interface_port_property nios_inst pio_6_external_connection pio_6_external_connection_export DIRECTION
Info: set_instance_parameter_value nios_inst_pio_6_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_pio_6_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_pio_6_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_pio_6_external_connection_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_inst_pio_6_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_inst_pio_6_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst pio_6_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_pio_6_external_connection_bfm
Info: get_instance_interface_property nios_inst_pio_6_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_pio_6_external_connection_bfm.conduit nios_inst.pio_6_external_connection
Info: get_instance_interface_property nios_inst uart_0_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: uart_0_external_connection
Info: TB_Gen: conduit_end found: uart_0_external_connection
Info: get_instance_interface_property nios_inst uart_0_external_connection CLASS_NAME
Info: add_instance nios_inst_uart_0_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_uart_0_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst uart_0_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst uart_0_external_connection associatedReset
Info: get_instance_interface_ports nios_inst uart_0_external_connection
Info: get_instance_interface_port_property nios_inst uart_0_external_connection uart_0_external_connection_rxd ROLE
Info: get_instance_interface_port_property nios_inst uart_0_external_connection uart_0_external_connection_rxd WIDTH
Info: get_instance_interface_port_property nios_inst uart_0_external_connection uart_0_external_connection_rxd DIRECTION
Info: get_instance_interface_port_property nios_inst uart_0_external_connection uart_0_external_connection_txd ROLE
Info: get_instance_interface_port_property nios_inst uart_0_external_connection uart_0_external_connection_txd WIDTH
Info: get_instance_interface_port_property nios_inst uart_0_external_connection uart_0_external_connection_txd DIRECTION
Info: set_instance_parameter_value nios_inst_uart_0_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_uart_0_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_uart_0_external_connection_bfm SIGNAL_ROLES rxd txd
Info: set_instance_parameter_value nios_inst_uart_0_external_connection_bfm SIGNAL_WIDTHS 1 1
Info: set_instance_parameter_value nios_inst_uart_0_external_connection_bfm SIGNAL_DIRECTIONS output input
Info: get_instance_property nios_inst_uart_0_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst uart_0_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_uart_0_external_connection_bfm
Info: get_instance_interface_property nios_inst_uart_0_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_uart_0_external_connection_bfm.conduit nios_inst.uart_0_external_connection
Info: get_instance_interface_property nios_inst pio_7_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_7_external_connection
Info: TB_Gen: conduit_end found: pio_7_external_connection
Info: get_instance_interface_property nios_inst pio_7_external_connection CLASS_NAME
Info: add_instance nios_inst_pio_7_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_pio_7_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst pio_7_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst pio_7_external_connection associatedReset
Info: get_instance_interface_ports nios_inst pio_7_external_connection
Info: get_instance_interface_port_property nios_inst pio_7_external_connection pio_7_external_connection_export ROLE
Info: get_instance_interface_port_property nios_inst pio_7_external_connection pio_7_external_connection_export WIDTH
Info: get_instance_interface_port_property nios_inst pio_7_external_connection pio_7_external_connection_export DIRECTION
Info: set_instance_parameter_value nios_inst_pio_7_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_pio_7_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_pio_7_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_pio_7_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value nios_inst_pio_7_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property nios_inst_pio_7_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst pio_7_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_pio_7_external_connection_bfm
Info: get_instance_interface_property nios_inst_pio_7_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_pio_7_external_connection_bfm.conduit nios_inst.pio_7_external_connection
Info: get_instance_interface_property nios_inst pio_8_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_8_external_connection
Info: TB_Gen: conduit_end found: pio_8_external_connection
Info: get_instance_interface_property nios_inst pio_8_external_connection CLASS_NAME
Info: add_instance nios_inst_pio_8_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_pio_8_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst pio_8_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst pio_8_external_connection associatedReset
Info: get_instance_interface_ports nios_inst pio_8_external_connection
Info: get_instance_interface_port_property nios_inst pio_8_external_connection pio_8_external_connection_export ROLE
Info: get_instance_interface_port_property nios_inst pio_8_external_connection pio_8_external_connection_export WIDTH
Info: get_instance_interface_port_property nios_inst pio_8_external_connection pio_8_external_connection_export DIRECTION
Info: set_instance_parameter_value nios_inst_pio_8_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_pio_8_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_pio_8_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_pio_8_external_connection_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value nios_inst_pio_8_external_connection_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property nios_inst_pio_8_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst pio_8_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_pio_8_external_connection_bfm
Info: get_instance_interface_property nios_inst_pio_8_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_pio_8_external_connection_bfm.conduit nios_inst.pio_8_external_connection
Info: get_instance_interface_property nios_inst pio_3_external_connection CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: pio_3_external_connection
Info: TB_Gen: conduit_end found: pio_3_external_connection
Info: get_instance_interface_property nios_inst pio_3_external_connection CLASS_NAME
Info: add_instance nios_inst_pio_3_external_connection_bfm altera_conduit_bfm 
Info: get_instance_property nios_inst_pio_3_external_connection_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nios_inst pio_3_external_connection associatedClock
Info: get_instance_interface_parameter_value nios_inst pio_3_external_connection associatedReset
Info: get_instance_interface_ports nios_inst pio_3_external_connection
Info: get_instance_interface_port_property nios_inst pio_3_external_connection pio_3_external_connection_export ROLE
Info: get_instance_interface_port_property nios_inst pio_3_external_connection pio_3_external_connection_export WIDTH
Info: get_instance_interface_port_property nios_inst pio_3_external_connection pio_3_external_connection_export DIRECTION
Info: set_instance_parameter_value nios_inst_pio_3_external_connection_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value nios_inst_pio_3_external_connection_bfm ENABLE_RESET 0
Info: set_instance_parameter_value nios_inst_pio_3_external_connection_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value nios_inst_pio_3_external_connection_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value nios_inst_pio_3_external_connection_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property nios_inst_pio_3_external_connection_bfm CLASS_NAME
Info: get_instance_interface_property nios_inst pio_3_external_connection CLASS_NAME
Info: get_instance_interfaces nios_inst_pio_3_external_connection_bfm
Info: get_instance_interface_property nios_inst_pio_3_external_connection_bfm conduit CLASS_NAME
Info: add_connection nios_inst_pio_3_external_connection_bfm.conduit nios_inst.pio_3_external_connection
Info: send_message Info TB_Gen: Saving testbench system: nios_tb.qsys
Info: TB_Gen: Saving testbench system: nios_tb.qsys
Info: save_system nios_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/MSI/Desktop/conception_project/nios/testbench/nios_tb.qsys
Info: Done
Info: ip-generate --project-directory=C:/Users/MSI/Desktop/conception_project/nios/testbench/ --output-directory=C:/Users/MSI/Desktop/conception_project/nios/testbench/nios_tb/simulation/ --file-set=SIM_VHDL --report-file=html:C:/Users/MSI/Desktop/conception_project/nios/testbench/nios_tb.html --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22E22C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/MSI/Desktop/conception_project/nios/testbench/nios_tb.qsys --report-file=csv:C:/Users/MSI/Desktop/conception_project/nios_tb.csv --report-file=spd:C:/Users/MSI/Desktop/conception_project/nios_tb.spd
Progress: Loading testbench/nios_tb.qsys
Progress: Reading input file
Progress: Adding nios_inst [nios 1.0]
Progress: Parameterizing module nios_inst
Progress: Adding nios_inst_clk_bfm [altera_avalon_clock_source 13.1]
Progress: Parameterizing module nios_inst_clk_bfm
Progress: Adding nios_inst_pio_0_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_pio_0_external_connection_bfm
Progress: Adding nios_inst_pio_1_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_pio_1_external_connection_bfm
Progress: Adding nios_inst_pio_2_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_pio_2_external_connection_bfm
Progress: Adding nios_inst_pio_4_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_pio_4_external_connection_bfm
Progress: Adding nios_inst_pio_5_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_pio_5_external_connection_bfm
Progress: Adding nios_inst_pio_6_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_pio_6_external_connection_bfm
Progress: Adding nios_inst_uart_0_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_uart_0_external_connection_bfm
Progress: Adding nios_inst_pio_7_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_pio_7_external_connection_bfm
Progress: Adding nios_inst_pio_8_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_pio_8_external_connection_bfm
Progress: Adding nios_inst_pio_3_external_connection_bfm [altera_conduit_bfm 13.1]
Progress: Parameterizing module nios_inst_pio_3_external_connection_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_tb.nios_inst.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_tb.nios_inst.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_tb.nios_inst.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_tb.nios_inst.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_tb.nios_inst.pio_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_tb.nios_inst_clk_bfm: Elaborate: altera_clock_source
Info: nios_tb.nios_inst_clk_bfm:            $Revision: #1 $
Info: nios_tb.nios_inst_clk_bfm:            $Date: 2013/08/11 $
Info: nios_tb: Generating nios_tb "nios_tb" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 11 connections
Info: No custom instruction connections, skipping transform 
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 68 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 14 modules, 65 connections
Info: merlin_translator_transform: After transform: 29 modules, 125 connections
Info: merlin_domain_transform: After transform: 58 modules, 312 connections
Info: merlin_router_transform: After transform: 73 modules, 372 connections
Info: merlin_traffic_limiter_transform: After transform: 75 modules, 382 connections
Info: merlin_network_to_switch_transform: After transform: 104 modules, 479 connections
Info: limiter_update_transform: After transform: 104 modules, 481 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 106 modules, 586 connections
Info: merlin_hierarchy_transform: After transform: 15 modules, 60 connections
Info: merlin_mm_transform: After transform: 15 modules, 60 connections
Info: merlin_interrupt_mapper_transform: After transform: 16 modules, 64 connections
Info: reset_adaptation_transform: After transform: 18 modules, 66 connections
Warning: nios_inst: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: nios_inst: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: nios_inst: "nios_tb" instantiated nios "nios_inst"
Info: nios_inst_clk_bfm: "nios_tb" instantiated altera_avalon_clock_source "nios_inst_clk_bfm"
Info: nios_inst_pio_0_external_connection_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_pio_0_external_connection_bfm"
Info: nios_inst_pio_4_external_connection_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_pio_4_external_connection_bfm"
Info: nios_inst_pio_5_external_connection_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_pio_5_external_connection_bfm"
Info: nios_inst_uart_0_external_connection_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_uart_0_external_connection_bfm"
Info: nios_inst_pio_7_external_connection_bfm: "nios_tb" instantiated altera_conduit_bfm "nios_inst_pio_7_external_connection_bfm"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0007_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0007_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0007_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2022.11.16 15:37:39 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2022.11.16 15:37:39 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2022.11.16 15:37:40 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2022.11.16 15:37:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2022.11.16 15:37:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2022.11.16 15:37:40 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2022.11.16 15:37:40 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)     Testbench
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)     Instruction decoding
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)       Instruction fields
Info: nios2_qsys_0: # 2022.11.16 15:37:41 (*)       Instruction decodes
Info: nios2_qsys_0: # 2022.11.16 15:37:42 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2022.11.16 15:37:42 (*)       Instruction controls
Info: nios2_qsys_0: # 2022.11.16 15:37:42 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2022.11.16 15:37:42 (*)     Pipeline backend
Info: nios2_qsys_0: # 2022.11.16 15:37:43 (*)   Creating 'C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0007_nios2_qsys_0_gen//nios_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2022.11.16 15:37:43 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2022.11.16 15:37:47 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2022.11.16 15:37:49 (*)   Creating IP functional simulation model
Info: nios2_qsys_0: # 2022.11.16 15:37:55 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios_inst" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0008_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0008_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0009_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0009_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0009_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0: "nios_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pio_0: Starting RTL generation for module 'nios_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0010_pio_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0010_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0010_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'nios_pio_0'
Info: pio_0: "nios_inst" instantiated altera_avalon_pio "pio_0"
Info: pio_4: Starting RTL generation for module 'nios_pio_4'
Info: pio_4:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_4 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0011_pio_4_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0011_pio_4_gen//nios_pio_4_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0011_pio_4_gen/  ]
Info: pio_4: Done RTL generation for module 'nios_pio_4'
Info: pio_4: "nios_inst" instantiated altera_avalon_pio "pio_4"
Info: pio_5: Starting RTL generation for module 'nios_pio_5'
Info: pio_5:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_5 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0012_pio_5_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0012_pio_5_gen//nios_pio_5_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0012_pio_5_gen/  ]
Info: pio_5: Done RTL generation for module 'nios_pio_5'
Info: pio_5: "nios_inst" instantiated altera_avalon_pio "pio_5"
Info: uart_0: Starting RTL generation for module 'nios_uart_0'
Info: uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0013_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0013_uart_0_gen//nios_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0013_uart_0_gen/  ]
Info: uart_0: Done RTL generation for module 'nios_uart_0'
Info: uart_0: "nios_inst" instantiated altera_avalon_uart "uart_0"
Info: pio_7: Starting RTL generation for module 'nios_pio_7'
Info: pio_7:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_7 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0014_pio_7_gen/ --quartus_dir=C:/altera/13.1/quartus --vhdl --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0014_pio_7_gen//nios_pio_7_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0014_pio_7_gen/  ]
Info: pio_7: Done RTL generation for module 'nios_pio_7'
Info: pio_7: "nios_inst" instantiated altera_avalon_pio "pio_7"
Info: pipeline_bridge_swap_transform: After transform: 92 modules, 338 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: mm_interconnect_0: "nios_inst" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model nios_irq_mapper.vho
Info: irq_mapper: "nios_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_inst" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_mm_interconnect_0_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model nios_mm_interconnect_0_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model nios_mm_interconnect_0_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model nios_mm_interconnect_0_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model nios_mm_interconnect_0_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: nios_tb: Done "nios_tb" with 31 modules, 85 files, 4316388 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=C:/Users/MSI/Desktop/conception_project/nios_tb.spd --output-directory=C:/Users/MSI/Desktop/conception_project/nios/testbench/
Info: Doing: ip-make-simscript --spd=C:/Users/MSI/Desktop/conception_project/nios_tb.spd --output-directory=C:/Users/MSI/Desktop/conception_project/nios/testbench/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/MSI/Desktop/conception_project/nios/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/MSI/Desktop/conception_project/nios/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/MSI/Desktop/conception_project/nios/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	24 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/MSI/Desktop/conception_project/nios/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/MSI/Desktop/conception_project/ --output-directory=C:/Users/MSI/Desktop/conception_project/nios/ --report-file=bsf:C:/Users/MSI/Desktop/conception_project/nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22E22C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/MSI/Desktop/conception_project/nios.qsys
Progress: Loading conception_project/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_3
Progress: Adding pio_4 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_4
Progress: Adding pio_5 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_5
Progress: Adding pio_6 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_6
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding pio_7 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_7
Progress: Adding pio_8 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_8
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/MSI/Desktop/conception_project/ --output-directory=C:/Users/MSI/Desktop/conception_project/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/MSI/Desktop/conception_project/nios.html --report-file=sopcinfo:C:/Users/MSI/Desktop/conception_project/nios.sopcinfo --report-file=cmp:C:/Users/MSI/Desktop/conception_project/nios.cmp --report-file=qip:C:/Users/MSI/Desktop/conception_project/nios/synthesis/nios.qip --report-file=svd --report-file=regmap:C:/Users/MSI/Desktop/conception_project/nios/synthesis/nios.regmap --report-file=debuginfo:C:/Users/MSI/Desktop/conception_project/nios/synthesis/nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22E22C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/MSI/Desktop/conception_project/nios.qsys --language=VERILOG
Progress: Loading conception_project/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_3
Progress: Adding pio_4 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_4
Progress: Adding pio_5 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_5
Progress: Adding pio_6 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_6
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding pio_7 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_7
Progress: Adding pio_8 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_8
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.pio_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 14 modules, 68 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 14 modules, 65 connections
Info: merlin_translator_transform: After transform: 29 modules, 125 connections
Info: merlin_domain_transform: After transform: 58 modules, 312 connections
Info: merlin_router_transform: After transform: 73 modules, 372 connections
Info: merlin_traffic_limiter_transform: After transform: 75 modules, 382 connections
Info: merlin_network_to_switch_transform: After transform: 104 modules, 479 connections
Info: limiter_update_transform: After transform: 104 modules, 481 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 106 modules, 586 connections
Info: merlin_hierarchy_transform: After transform: 15 modules, 60 connections
Info: merlin_mm_transform: After transform: 15 modules, 60 connections
Info: merlin_interrupt_mapper_transform: After transform: 16 modules, 64 connections
Info: reset_adaptation_transform: After transform: 18 modules, 66 connections
Warning: nios: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: nios: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0046_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0046_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2022.11.16 15:38:17 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2022.11.16 15:38:17 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2022.11.16 15:38:18 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2022.11.16 15:38:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2022.11.16 15:38:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2022.11.16 15:38:18 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2022.11.16 15:38:18 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)     Testbench
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)     Instruction decoding
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)       Instruction fields
Info: nios2_qsys_0: # 2022.11.16 15:38:19 (*)       Instruction decodes
Info: nios2_qsys_0: # 2022.11.16 15:38:20 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2022.11.16 15:38:20 (*)       Instruction controls
Info: nios2_qsys_0: # 2022.11.16 15:38:20 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2022.11.16 15:38:20 (*)     Pipeline backend
Info: nios2_qsys_0: # 2022.11.16 15:38:21 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2022.11.16 15:38:23 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2022.11.16 15:38:24 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0047_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0047_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0048_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0048_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0: "nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pio_0: Starting RTL generation for module 'nios_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0049_pio_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0049_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'nios_pio_0'
Info: pio_0: "nios" instantiated altera_avalon_pio "pio_0"
Info: pio_4: Starting RTL generation for module 'nios_pio_4'
Info: pio_4:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_4 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0050_pio_4_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0050_pio_4_gen//nios_pio_4_component_configuration.pl  --do_build_sim=0  ]
Info: pio_4: Done RTL generation for module 'nios_pio_4'
Info: pio_4: "nios" instantiated altera_avalon_pio "pio_4"
Info: pio_5: Starting RTL generation for module 'nios_pio_5'
Info: pio_5:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_5 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0051_pio_5_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0051_pio_5_gen//nios_pio_5_component_configuration.pl  --do_build_sim=0  ]
Info: pio_5: Done RTL generation for module 'nios_pio_5'
Info: pio_5: "nios" instantiated altera_avalon_pio "pio_5"
Info: uart_0: Starting RTL generation for module 'nios_uart_0'
Info: uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart_0 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0052_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0052_uart_0_gen//nios_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'nios_uart_0'
Info: uart_0: "nios" instantiated altera_avalon_uart "uart_0"
Info: pio_7: Starting RTL generation for module 'nios_pio_7'
Info: pio_7:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_7 --dir=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0053_pio_7_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/MSI/AppData/Local/Temp/alt9312_4264717905104918502.dir/0053_pio_7_gen//nios_pio_7_component_configuration.pl  --do_build_sim=0  ]
Info: pio_7: Done RTL generation for module 'nios_pio_7'
Info: pio_7: "nios" instantiated altera_avalon_pio "pio_7"
Info: pipeline_bridge_swap_transform: After transform: 92 modules, 338 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 338 connections
Info: mm_interconnect_0: "nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/MSI/Desktop/conception_project/nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/MSI/Desktop/conception_project/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios: Done "nios" with 24 modules, 45 files, 1612280 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
