

================================================================
== Vivado HLS Report for 'sort'
================================================================
* Date:           Wed Aug  4 18:02:11 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.674 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      410|    15258| 4.100 us | 0.153 ms |  410|  15258|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- copy_in_to_sorting    |        0|      512|          2|          -|          -| 0 ~ 256 |    no    |
        |- radix_sort            |      408|    14744| 51 ~ 1843 |          -|          -|        8|    no    |
        | + init_histogram       |       16|       16|          1|          -|          -|       16|    no    |
        | + compute_histogram    |        0|     1024|          4|          -|          -| 0 ~ 256 |    no    |
        | + find_digit_location  |       30|       30|          2|          -|          -|       15|    no    |
        | + re_sort              |        0|      768|          3|          -|          -| 0 ~ 256 |    no    |
        +------------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 5 6 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 12 
11 --> 10 
12 --> 13 4 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_symbols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_symbols)"   --->   Operation 15 'read' 'num_symbols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%previous_sorting_val = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11]   --->   Operation 16 'alloca' 'previous_sorting_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%previous_sorting_fre = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11]   --->   Operation 17 'alloca' 'previous_sorting_fre' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sorting_value_V = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11]   --->   Operation 18 'alloca' 'sorting_value_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sorting_frequency_V = alloca [256 x i32], align 4" [./hls-src/huffman_sort.cpp:11]   --->   Operation 19 'alloca' 'sorting_frequency_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%digit_histogram_V = alloca [16 x i32], align 4" [./hls-src/huffman_sort.cpp:12]   --->   Operation 20 'alloca' 'digit_histogram_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%digit_location_V = alloca [16 x i32], align 4" [./hls-src/huffman_sort.cpp:12]   --->   Operation 21 'alloca' 'digit_location_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%current_digit_V = alloca [256 x i4], align 1" [./hls-src/huffman_sort.cpp:13]   --->   Operation 22 'alloca' 'current_digit_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %._crit_edge175" [./hls-src/huffman_sort.cpp:16]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ %j, %0 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp eq i32 %j_0, %num_symbols_read" [./hls-src/huffman_sort.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j_0, 1" [./hls-src/huffman_sort.cpp:18]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader174.preheader, label %0" [./hls-src/huffman_sort.cpp:18]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %j_0 to i64" [./hls-src/huffman_sort.cpp:19]   --->   Operation 29 'zext' 'zext_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln19" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 30 'getelementptr' 'in_value_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 31 'load' 'in_value_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln19" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 32 'getelementptr' 'in_frequency_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 33 'load' 'in_frequency_V_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%digit_location_V_add = getelementptr [16 x i32]* %digit_location_V, i64 0, i64 0" [./hls-src/huffman_sort.cpp:37]   --->   Operation 34 'getelementptr' 'digit_location_V_add' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader174" [./hls-src/huffman_sort.cpp:23]   --->   Operation 35 'br' <Predicate = (icmp_ln18)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str320) nounwind" [./hls-src/huffman_sort.cpp:18]   --->   Operation 36 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 37 'load' 'in_value_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sorting_value_V_addr = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln19" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 38 'getelementptr' 'sorting_value_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load, i32* %sorting_value_V_addr, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 39 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 40 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sorting_frequency_V_s = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln19" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 41 'getelementptr' 'sorting_frequency_V_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "store i32 %in_frequency_V_load, i32* %sorting_frequency_V_s, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %._crit_edge175" [./hls-src/huffman_sort.cpp:18]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%op2_assign = phi i6 [ %shift, %radix_sort_end ], [ 0, %.preheader174.preheader ]"   --->   Operation 44 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %op2_assign to i32" [./hls-src/huffman_sort.cpp:23]   --->   Operation 45 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %op2_assign, i32 5)" [./hls-src/huffman_sort.cpp:23]   --->   Operation 46 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 47 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %7, label %radix_sort_begin" [./hls-src/huffman_sort.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str421) nounwind" [./hls-src/huffman_sort.cpp:23]   --->   Operation 49 'specloopname' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str421)" [./hls-src/huffman_sort.cpp:23]   --->   Operation 50 'specregionbegin' 'tmp' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "br label %1" [./hls-src/huffman_sort.cpp:25]   --->   Operation 51 'br' <Predicate = (!tmp_1)> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_sort.cpp:50]   --->   Operation 52 'ret' <Predicate = (tmp_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.32>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %radix_sort_begin ], [ %i, %2 ]"   --->   Operation 53 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %i_0, -16" [./hls-src/huffman_sort.cpp:25]   --->   Operation 54 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 55 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./hls-src/huffman_sort.cpp:25]   --->   Operation 56 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader173.preheader, label %2" [./hls-src/huffman_sort.cpp:25]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str522) nounwind" [./hls-src/huffman_sort.cpp:25]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %i_0 to i64" [./hls-src/huffman_sort.cpp:26]   --->   Operation 59 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%digit_histogram_V_ad = getelementptr [16 x i32]* %digit_histogram_V, i64 0, i64 %zext_ln26" [./hls-src/huffman_sort.cpp:26]   --->   Operation 60 'getelementptr' 'digit_histogram_V_ad' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.32ns)   --->   "store i32 0, i32* %digit_histogram_V_ad, align 4" [./hls-src/huffman_sort.cpp:26]   --->   Operation 61 'store' <Predicate = (!icmp_ln25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [./hls-src/huffman_sort.cpp:25]   --->   Operation 62 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader173" [./hls-src/huffman_sort.cpp:30]   --->   Operation 63 'br' <Predicate = (icmp_ln25)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%j5_0 = phi i32 [ %j_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader173.preheader ]"   --->   Operation 64 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp eq i32 %j5_0, %num_symbols_read" [./hls-src/huffman_sort.cpp:30]   --->   Operation 65 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 66 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.55ns)   --->   "%j_1 = add nsw i32 %j5_0, 1" [./hls-src/huffman_sort.cpp:30]   --->   Operation 67 'add' 'j_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %3, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [./hls-src/huffman_sort.cpp:30]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %j5_0 to i64" [./hls-src/huffman_sort.cpp:31]   --->   Operation 69 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sorting_frequency_V_1 = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln31" [./hls-src/huffman_sort.cpp:31]   --->   Operation 70 'getelementptr' 'sorting_frequency_V_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%sorting_frequency_V_2 = load i32* %sorting_frequency_V_1, align 4" [./hls-src/huffman_sort.cpp:31]   --->   Operation 71 'load' 'sorting_frequency_V_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 72 [1/1] (2.32ns)   --->   "store i32 0, i32* %digit_location_V_add, align 16" [./hls-src/huffman_sort.cpp:37]   --->   Operation 72 'store' <Predicate = (icmp_ln30)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 73 [1/1] (1.76ns)   --->   "br label %4" [./hls-src/huffman_sort.cpp:39]   --->   Operation 73 'br' <Predicate = (icmp_ln30)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.67>
ST_7 : Operation 74 [1/2] (3.25ns)   --->   "%sorting_frequency_V_2 = load i32* %sorting_frequency_V_1, align 4" [./hls-src/huffman_sort.cpp:31]   --->   Operation 74 'load' 'sorting_frequency_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 75 [1/1] (4.42ns)   --->   "%lshr_ln1503 = lshr i32 %sorting_frequency_V_2, %zext_ln23" [./hls-src/huffman_sort.cpp:31]   --->   Operation 75 'lshr' 'lshr_ln1503' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%digit_V = trunc i32 %lshr_ln1503 to i4" [./hls-src/huffman_sort.cpp:31]   --->   Operation 76 'trunc' 'digit_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sorting_value_V_addr_1 = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln31" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 77 'getelementptr' 'sorting_value_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (3.25ns)   --->   "%sorting_value_V_load = load i32* %sorting_value_V_addr_1, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 78 'load' 'sorting_value_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%previous_sorting_fre_1 = getelementptr [256 x i32]* %previous_sorting_fre, i64 0, i64 %zext_ln31" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 79 'getelementptr' 'previous_sorting_fre_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (3.25ns)   --->   "store i32 %sorting_frequency_V_2, i32* %previous_sorting_fre_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 80 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 6> <Delay = 6.50>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%current_digit_V_addr = getelementptr [256 x i4]* %current_digit_V, i64 0, i64 %zext_ln31" [./hls-src/huffman_sort.cpp:32]   --->   Operation 81 'getelementptr' 'current_digit_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (3.25ns)   --->   "store i4 %digit_V, i4* %current_digit_V_addr, align 1" [./hls-src/huffman_sort.cpp:32]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %digit_V to i64" [./hls-src/huffman_sort.cpp:33]   --->   Operation 83 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%digit_histogram_V_ad_1 = getelementptr [16 x i32]* %digit_histogram_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_sort.cpp:33]   --->   Operation 84 'getelementptr' 'digit_histogram_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (2.32ns)   --->   "%t_V = load i32* %digit_histogram_V_ad_1, align 4" [./hls-src/huffman_sort.cpp:33]   --->   Operation 85 'load' 't_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 86 [1/2] (3.25ns)   --->   "%sorting_value_V_load = load i32* %sorting_value_V_addr_1, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 86 'load' 'sorting_value_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%previous_sorting_val_1 = getelementptr [256 x i32]* %previous_sorting_val, i64 0, i64 %zext_ln31" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 87 'getelementptr' 'previous_sorting_val_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (3.25ns)   --->   "store i32 %sorting_value_V_load, i32* %previous_sorting_val_1, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 7> <Delay = 7.19>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str623) nounwind" [./hls-src/huffman_sort.cpp:30]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/2] (2.32ns)   --->   "%t_V = load i32* %digit_histogram_V_ad_1, align 4" [./hls-src/huffman_sort.cpp:33]   --->   Operation 90 'load' 't_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 91 [1/1] (2.55ns)   --->   "%add_ln700 = add i32 1, %t_V" [./hls-src/huffman_sort.cpp:33]   --->   Operation 91 'add' 'add_ln700' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (2.32ns)   --->   "store i32 %add_ln700, i32* %digit_histogram_V_ad_1, align 4" [./hls-src/huffman_sort.cpp:33]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader173" [./hls-src/huffman_sort.cpp:30]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 4.10>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%i6_0 = phi i5 [ 1, %3 ], [ %i_3, %5 ]"   --->   Operation 94 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.36ns)   --->   "%icmp_ln39 = icmp eq i5 %i6_0, -16" [./hls-src/huffman_sort.cpp:39]   --->   Operation 95 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 96 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.preheader.preheader, label %5" [./hls-src/huffman_sort.cpp:39]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.78ns)   --->   "%add_ln40 = add i5 %i6_0, -1" [./hls-src/huffman_sort.cpp:40]   --->   Operation 98 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i5 %add_ln40 to i64" [./hls-src/huffman_sort.cpp:40]   --->   Operation 99 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%digit_location_V_add_1 = getelementptr [16 x i32]* %digit_location_V, i64 0, i64 %zext_ln40_1" [./hls-src/huffman_sort.cpp:40]   --->   Operation 100 'getelementptr' 'digit_location_V_add_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 101 [2/2] (2.32ns)   --->   "%digit_location_V_loa = load i32* %digit_location_V_add_1, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 101 'load' 'digit_location_V_loa' <Predicate = (!icmp_ln39)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%digit_histogram_V_ad_2 = getelementptr [16 x i32]* %digit_histogram_V, i64 0, i64 %zext_ln40_1" [./hls-src/huffman_sort.cpp:40]   --->   Operation 102 'getelementptr' 'digit_histogram_V_ad_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 103 [2/2] (2.32ns)   --->   "%digit_histogram_V_lo = load i32* %digit_histogram_V_ad_2, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 103 'load' 'digit_histogram_V_lo' <Predicate = (!icmp_ln39)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_sort.cpp:43]   --->   Operation 104 'br' <Predicate = (icmp_ln39)> <Delay = 1.76>

State 11 <SV = 6> <Delay = 7.19>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str724) nounwind" [./hls-src/huffman_sort.cpp:40]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %i6_0 to i64" [./hls-src/huffman_sort.cpp:40]   --->   Operation 106 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/2] (2.32ns)   --->   "%digit_location_V_loa = load i32* %digit_location_V_add_1, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 107 'load' 'digit_location_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 108 [1/2] (2.32ns)   --->   "%digit_histogram_V_lo = load i32* %digit_histogram_V_ad_2, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 108 'load' 'digit_histogram_V_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln209 = add i32 %digit_location_V_loa, %digit_histogram_V_lo" [./hls-src/huffman_sort.cpp:40]   --->   Operation 109 'add' 'add_ln209' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%digit_location_V_add_2 = getelementptr [16 x i32]* %digit_location_V, i64 0, i64 %zext_ln40" [./hls-src/huffman_sort.cpp:40]   --->   Operation 110 'getelementptr' 'digit_location_V_add_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (2.32ns)   --->   "store i32 %add_ln209, i32* %digit_location_V_add_2, align 4" [./hls-src/huffman_sort.cpp:40]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 112 [1/1] (1.78ns)   --->   "%i_3 = add i5 %i6_0, 1" [./hls-src/huffman_sort.cpp:39]   --->   Operation 112 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [./hls-src/huffman_sort.cpp:39]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 3.25>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%j7_0 = phi i32 [ %j_2, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 114 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp eq i32 %j7_0, %num_symbols_read" [./hls-src/huffman_sort.cpp:43]   --->   Operation 115 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 116 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.55ns)   --->   "%j_2 = add nsw i32 %j7_0, 1" [./hls-src/huffman_sort.cpp:43]   --->   Operation 117 'add' 'j_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %radix_sort_end, label %6" [./hls-src/huffman_sort.cpp:43]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i32 %j7_0 to i64" [./hls-src/huffman_sort.cpp:44]   --->   Operation 119 'zext' 'zext_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%current_digit_V_addr_1 = getelementptr [256 x i4]* %current_digit_V, i64 0, i64 %zext_ln44" [./hls-src/huffman_sort.cpp:44]   --->   Operation 120 'getelementptr' 'current_digit_V_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (3.25ns)   --->   "%digit_V_1 = load i4* %current_digit_V_addr_1, align 1" [./hls-src/huffman_sort.cpp:44]   --->   Operation 121 'load' 'digit_V_1' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str421, i32 %tmp)" [./hls-src/huffman_sort.cpp:49]   --->   Operation 122 'specregionend' 'empty' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (1.82ns)   --->   "%shift = add i6 %op2_assign, 4" [./hls-src/huffman_sort.cpp:23]   --->   Operation 123 'add' 'shift' <Predicate = (icmp_ln43)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader174" [./hls-src/huffman_sort.cpp:23]   --->   Operation 124 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 5.57>
ST_13 : Operation 125 [1/2] (3.25ns)   --->   "%digit_V_1 = load i4* %current_digit_V_addr_1, align 1" [./hls-src/huffman_sort.cpp:44]   --->   Operation 125 'load' 'digit_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i4 %digit_V_1 to i64" [./hls-src/huffman_sort.cpp:45]   --->   Operation 126 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%digit_location_V_add_3 = getelementptr [16 x i32]* %digit_location_V, i64 0, i64 %zext_ln544_3" [./hls-src/huffman_sort.cpp:45]   --->   Operation 127 'getelementptr' 'digit_location_V_add_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [2/2] (2.32ns)   --->   "%t_V_2 = load i32* %digit_location_V_add_3, align 4" [./hls-src/huffman_sort.cpp:45]   --->   Operation 128 'load' 't_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%previous_sorting_val_2 = getelementptr [256 x i32]* %previous_sorting_val, i64 0, i64 %zext_ln44" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 129 'getelementptr' 'previous_sorting_val_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [2/2] (3.25ns)   --->   "%previous_sorting_val_3 = load i32* %previous_sorting_val_2, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 130 'load' 'previous_sorting_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%previous_sorting_fre_2 = getelementptr [256 x i32]* %previous_sorting_fre, i64 0, i64 %zext_ln44" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 131 'getelementptr' 'previous_sorting_fre_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (3.25ns)   --->   "%previous_sorting_fre_3 = load i32* %previous_sorting_fre_2, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 132 'load' 'previous_sorting_fre_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 8> <Delay = 7.19>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str825) nounwind" [./hls-src/huffman_sort.cpp:43]   --->   Operation 133 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/2] (2.32ns)   --->   "%t_V_2 = load i32* %digit_location_V_add_3, align 4" [./hls-src/huffman_sort.cpp:45]   --->   Operation 134 'load' 't_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i32 %t_V_2 to i64" [./hls-src/huffman_sort.cpp:45]   --->   Operation 135 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/2] (3.25ns)   --->   "%previous_sorting_val_3 = load i32* %previous_sorting_val_2, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 136 'load' 'previous_sorting_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%sorting_value_V_addr_2 = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln544_4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 137 'getelementptr' 'sorting_value_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_val_3, i32* %sorting_value_V_addr_2, align 8" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 138 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 139 [1/2] (3.25ns)   --->   "%previous_sorting_fre_3 = load i32* %previous_sorting_fre_2, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 139 'load' 'previous_sorting_fre_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%sorting_frequency_V_3 = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln544_4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 140 'getelementptr' 'sorting_frequency_V_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_fre_3, i32* %sorting_frequency_V_3, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:45]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%out_value_V_addr = getelementptr [256 x i32]* %out_value_V, i64 0, i64 %zext_ln544_4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:46]   --->   Operation 142 'getelementptr' 'out_value_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_val_3, i32* %out_value_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:46]   --->   Operation 143 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%out_frequency_V_addr = getelementptr [256 x i32]* %out_frequency_V, i64 0, i64 %zext_ln544_4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:46]   --->   Operation 144 'getelementptr' 'out_frequency_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (3.25ns)   --->   "store i32 %previous_sorting_fre_3, i32* %out_frequency_V_addr, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:46]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 146 [1/1] (2.55ns)   --->   "%add_ln700_3 = add i32 %t_V_2, 1" [./hls-src/huffman_sort.cpp:47]   --->   Operation 146 'add' 'add_ln700_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (2.32ns)   --->   "store i32 %add_ln700_3, i32* %digit_location_V_add_3, align 4" [./hls-src/huffman_sort.cpp:47]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_sort.cpp:43]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', ./hls-src/huffman_sort.cpp:18) [16]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./hls-src/huffman_sort.cpp:18) [16]  (0 ns)
	'getelementptr' operation ('in_value_V_addr', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19) [24]  (0 ns)
	'load' operation ('in_value_V_load', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19) on array 'in_value_V' [25]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('in_value_V_load', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19) on array 'in_value_V' [25]  (3.25 ns)
	'store' operation ('store_ln30', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19) of variable 'in_value_V_load', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:19 on array 'sorting.value.V', ./hls-src/huffman_sort.cpp:11 [27]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_sort.cpp:25) [47]  (1.77 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_sort.cpp:25) [47]  (0 ns)
	'getelementptr' operation ('digit_histogram_V_ad', ./hls-src/huffman_sort.cpp:26) [55]  (0 ns)
	'store' operation ('store_ln26', ./hls-src/huffman_sort.cpp:26) of constant 0 on array 'digit_histogram.V', ./hls-src/huffman_sort.cpp:12 [56]  (2.32 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./hls-src/huffman_sort.cpp:30) [61]  (0 ns)
	'getelementptr' operation ('sorting_frequency_V_1', ./hls-src/huffman_sort.cpp:31) [69]  (0 ns)
	'load' operation ('sorting_frequency_V_2', ./hls-src/huffman_sort.cpp:31) on array 'sorting.frequency.V', ./hls-src/huffman_sort.cpp:11 [70]  (3.25 ns)

 <State 7>: 7.67ns
The critical path consists of the following:
	'load' operation ('sorting_frequency_V_2', ./hls-src/huffman_sort.cpp:31) on array 'sorting.frequency.V', ./hls-src/huffman_sort.cpp:11 [70]  (3.25 ns)
	'lshr' operation ('lshr_ln1503', ./hls-src/huffman_sort.cpp:31) [71]  (4.42 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('sorting_value_V_load', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34) on array 'sorting.value.V', ./hls-src/huffman_sort.cpp:11 [81]  (3.25 ns)
	'store' operation ('store_ln30', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34) of variable 'sorting_value_V_load', ./hls-src/huffman.h:30->./hls-src/huffman_sort.cpp:34 on array 'previous_sorting.value.V', ./hls-src/huffman_sort.cpp:11 [83]  (3.25 ns)

 <State 9>: 7.2ns
The critical path consists of the following:
	'load' operation ('t.V', ./hls-src/huffman_sort.cpp:33) on array 'digit_histogram.V', ./hls-src/huffman_sort.cpp:12 [77]  (2.32 ns)
	'add' operation ('add_ln700', ./hls-src/huffman_sort.cpp:33) [78]  (2.55 ns)
	'store' operation ('store_ln33', ./hls-src/huffman_sort.cpp:33) of variable 'add_ln700', ./hls-src/huffman_sort.cpp:33 on array 'digit_histogram.V', ./hls-src/huffman_sort.cpp:12 [79]  (2.32 ns)

 <State 10>: 4.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_sort.cpp:39) [91]  (0 ns)
	'add' operation ('add_ln40', ./hls-src/huffman_sort.cpp:40) [98]  (1.78 ns)
	'getelementptr' operation ('digit_location_V_add_1', ./hls-src/huffman_sort.cpp:40) [100]  (0 ns)
	'load' operation ('digit_location_V_loa', ./hls-src/huffman_sort.cpp:40) on array 'digit_location.V', ./hls-src/huffman_sort.cpp:12 [101]  (2.32 ns)

 <State 11>: 7.2ns
The critical path consists of the following:
	'load' operation ('digit_location_V_loa', ./hls-src/huffman_sort.cpp:40) on array 'digit_location.V', ./hls-src/huffman_sort.cpp:12 [101]  (2.32 ns)
	'add' operation ('add_ln209', ./hls-src/huffman_sort.cpp:40) [104]  (2.55 ns)
	'store' operation ('store_ln40', ./hls-src/huffman_sort.cpp:40) of variable 'add_ln209', ./hls-src/huffman_sort.cpp:40 on array 'digit_location.V', ./hls-src/huffman_sort.cpp:12 [106]  (2.32 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./hls-src/huffman_sort.cpp:43) [112]  (0 ns)
	'getelementptr' operation ('current_digit_V_addr_1', ./hls-src/huffman_sort.cpp:44) [120]  (0 ns)
	'load' operation ('digit.V', ./hls-src/huffman_sort.cpp:44) on array 'current_digit.V', ./hls-src/huffman_sort.cpp:13 [121]  (3.25 ns)

 <State 13>: 5.58ns
The critical path consists of the following:
	'load' operation ('digit.V', ./hls-src/huffman_sort.cpp:44) on array 'current_digit.V', ./hls-src/huffman_sort.cpp:13 [121]  (3.25 ns)
	'getelementptr' operation ('digit_location_V_add_3', ./hls-src/huffman_sort.cpp:45) [123]  (0 ns)
	'load' operation ('t.V', ./hls-src/huffman_sort.cpp:45) on array 'digit_location.V', ./hls-src/huffman_sort.cpp:12 [124]  (2.32 ns)

 <State 14>: 7.2ns
The critical path consists of the following:
	'load' operation ('t.V', ./hls-src/huffman_sort.cpp:45) on array 'digit_location.V', ./hls-src/huffman_sort.cpp:12 [124]  (2.32 ns)
	'add' operation ('add_ln700_3', ./hls-src/huffman_sort.cpp:47) [138]  (2.55 ns)
	'store' operation ('store_ln47', ./hls-src/huffman_sort.cpp:47) of variable 'add_ln700_3', ./hls-src/huffman_sort.cpp:47 on array 'digit_location.V', ./hls-src/huffman_sort.cpp:12 [139]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
