
home_control_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ec8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000fd4  08000fd4  000203d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000fd4  08000fd4  00010fd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000fd8  08000fd8  00010fd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000003d8  20000000  08000fdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000064  200003d8  080013b4  000203d8  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000043c  080013b4  0002043c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000203d8  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003e1a  00000000  00000000  00020401  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000d64  00000000  00000000  0002421b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000498  00000000  00000000  00024f80  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000410  00000000  00000000  00025418  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001baa  00000000  00000000  00025828  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000015f0  00000000  00000000  000273d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000289c2  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001210  00000000  00000000  00028a40  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00029c50  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200003d8 	.word	0x200003d8
 8000128:	00000000 	.word	0x00000000
 800012c:	08000fbc 	.word	0x08000fbc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200003dc 	.word	0x200003dc
 8000148:	08000fbc 	.word	0x08000fbc

0800014c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800014c:	b480      	push	{r7}
 800014e:	b089      	sub	sp, #36	; 0x24
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000156:	2300      	movs	r3, #0
 8000158:	61fb      	str	r3, [r7, #28]
 800015a:	2300      	movs	r3, #0
 800015c:	613b      	str	r3, [r7, #16]
 800015e:	2300      	movs	r3, #0
 8000160:	61bb      	str	r3, [r7, #24]
 8000162:	2300      	movs	r3, #0
 8000164:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000166:	2300      	movs	r3, #0
 8000168:	617b      	str	r3, [r7, #20]
 800016a:	2300      	movs	r3, #0
 800016c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800016e:	683b      	ldr	r3, [r7, #0]
 8000170:	78db      	ldrb	r3, [r3, #3]
 8000172:	f003 030f 	and.w	r3, r3, #15
 8000176:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000178:	683b      	ldr	r3, [r7, #0]
 800017a:	78db      	ldrb	r3, [r3, #3]
 800017c:	f003 0310 	and.w	r3, r3, #16
 8000180:	2b00      	cmp	r3, #0
 8000182:	d005      	beq.n	8000190 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000184:	683b      	ldr	r3, [r7, #0]
 8000186:	789b      	ldrb	r3, [r3, #2]
 8000188:	461a      	mov	r2, r3
 800018a:	69fb      	ldr	r3, [r7, #28]
 800018c:	4313      	orrs	r3, r2
 800018e:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000190:	683b      	ldr	r3, [r7, #0]
 8000192:	881b      	ldrh	r3, [r3, #0]
 8000194:	b2db      	uxtb	r3, r3
 8000196:	2b00      	cmp	r3, #0
 8000198:	d044      	beq.n	8000224 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80001a0:	2300      	movs	r3, #0
 80001a2:	61bb      	str	r3, [r7, #24]
 80001a4:	e038      	b.n	8000218 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80001a6:	2201      	movs	r2, #1
 80001a8:	69bb      	ldr	r3, [r7, #24]
 80001aa:	fa02 f303 	lsl.w	r3, r2, r3
 80001ae:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001b0:	683b      	ldr	r3, [r7, #0]
 80001b2:	881b      	ldrh	r3, [r3, #0]
 80001b4:	461a      	mov	r2, r3
 80001b6:	68fb      	ldr	r3, [r7, #12]
 80001b8:	4013      	ands	r3, r2
 80001ba:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80001bc:	693a      	ldr	r2, [r7, #16]
 80001be:	68fb      	ldr	r3, [r7, #12]
 80001c0:	429a      	cmp	r2, r3
 80001c2:	d126      	bne.n	8000212 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80001c4:	69bb      	ldr	r3, [r7, #24]
 80001c6:	009b      	lsls	r3, r3, #2
 80001c8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80001ca:	220f      	movs	r2, #15
 80001cc:	68fb      	ldr	r3, [r7, #12]
 80001ce:	fa02 f303 	lsl.w	r3, r2, r3
 80001d2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80001d4:	68bb      	ldr	r3, [r7, #8]
 80001d6:	43db      	mvns	r3, r3
 80001d8:	697a      	ldr	r2, [r7, #20]
 80001da:	4013      	ands	r3, r2
 80001dc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80001de:	69fa      	ldr	r2, [r7, #28]
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	fa02 f303 	lsl.w	r3, r2, r3
 80001e6:	697a      	ldr	r2, [r7, #20]
 80001e8:	4313      	orrs	r3, r2
 80001ea:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	78db      	ldrb	r3, [r3, #3]
 80001f0:	2b28      	cmp	r3, #40	; 0x28
 80001f2:	d105      	bne.n	8000200 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80001f4:	2201      	movs	r2, #1
 80001f6:	69bb      	ldr	r3, [r7, #24]
 80001f8:	409a      	lsls	r2, r3
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	615a      	str	r2, [r3, #20]
 80001fe:	e008      	b.n	8000212 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000200:	683b      	ldr	r3, [r7, #0]
 8000202:	78db      	ldrb	r3, [r3, #3]
 8000204:	2b48      	cmp	r3, #72	; 0x48
 8000206:	d104      	bne.n	8000212 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000208:	2201      	movs	r2, #1
 800020a:	69bb      	ldr	r3, [r7, #24]
 800020c:	409a      	lsls	r2, r3
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000212:	69bb      	ldr	r3, [r7, #24]
 8000214:	3301      	adds	r3, #1
 8000216:	61bb      	str	r3, [r7, #24]
 8000218:	69bb      	ldr	r3, [r7, #24]
 800021a:	2b07      	cmp	r3, #7
 800021c:	d9c3      	bls.n	80001a6 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	697a      	ldr	r2, [r7, #20]
 8000222:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	881b      	ldrh	r3, [r3, #0]
 8000228:	2bff      	cmp	r3, #255	; 0xff
 800022a:	d946      	bls.n	80002ba <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	685b      	ldr	r3, [r3, #4]
 8000230:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000232:	2300      	movs	r3, #0
 8000234:	61bb      	str	r3, [r7, #24]
 8000236:	e03a      	b.n	80002ae <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000238:	69bb      	ldr	r3, [r7, #24]
 800023a:	3308      	adds	r3, #8
 800023c:	2201      	movs	r2, #1
 800023e:	fa02 f303 	lsl.w	r3, r2, r3
 8000242:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	881b      	ldrh	r3, [r3, #0]
 8000248:	461a      	mov	r2, r3
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	4013      	ands	r3, r2
 800024e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000250:	693a      	ldr	r2, [r7, #16]
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	429a      	cmp	r2, r3
 8000256:	d127      	bne.n	80002a8 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000258:	69bb      	ldr	r3, [r7, #24]
 800025a:	009b      	lsls	r3, r3, #2
 800025c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800025e:	220f      	movs	r2, #15
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	fa02 f303 	lsl.w	r3, r2, r3
 8000266:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	43db      	mvns	r3, r3
 800026c:	697a      	ldr	r2, [r7, #20]
 800026e:	4013      	ands	r3, r2
 8000270:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000272:	69fa      	ldr	r2, [r7, #28]
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	fa02 f303 	lsl.w	r3, r2, r3
 800027a:	697a      	ldr	r2, [r7, #20]
 800027c:	4313      	orrs	r3, r2
 800027e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000280:	683b      	ldr	r3, [r7, #0]
 8000282:	78db      	ldrb	r3, [r3, #3]
 8000284:	2b28      	cmp	r3, #40	; 0x28
 8000286:	d105      	bne.n	8000294 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000288:	69bb      	ldr	r3, [r7, #24]
 800028a:	3308      	adds	r3, #8
 800028c:	2201      	movs	r2, #1
 800028e:	409a      	lsls	r2, r3
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000294:	683b      	ldr	r3, [r7, #0]
 8000296:	78db      	ldrb	r3, [r3, #3]
 8000298:	2b48      	cmp	r3, #72	; 0x48
 800029a:	d105      	bne.n	80002a8 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800029c:	69bb      	ldr	r3, [r7, #24]
 800029e:	3308      	adds	r3, #8
 80002a0:	2201      	movs	r2, #1
 80002a2:	409a      	lsls	r2, r3
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002a8:	69bb      	ldr	r3, [r7, #24]
 80002aa:	3301      	adds	r3, #1
 80002ac:	61bb      	str	r3, [r7, #24]
 80002ae:	69bb      	ldr	r3, [r7, #24]
 80002b0:	2b07      	cmp	r3, #7
 80002b2:	d9c1      	bls.n	8000238 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	697a      	ldr	r2, [r7, #20]
 80002b8:	605a      	str	r2, [r3, #4]
  }
}
 80002ba:	bf00      	nop
 80002bc:	3724      	adds	r7, #36	; 0x24
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr

080002c4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	460b      	mov	r3, r1
 80002ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80002d0:	887a      	ldrh	r2, [r7, #2]
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	611a      	str	r2, [r3, #16]
}
 80002d6:	bf00      	nop
 80002d8:	370c      	adds	r7, #12
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr

080002e0 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b083      	sub	sp, #12
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
 80002e8:	460b      	mov	r3, r1
 80002ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80002ec:	887a      	ldrh	r2, [r7, #2]
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	615a      	str	r2, [r3, #20]
}
 80002f2:	bf00      	nop
 80002f4:	370c      	adds	r7, #12
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bc80      	pop	{r7}
 80002fa:	4770      	bx	lr

080002fc <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	460b      	mov	r3, r1
 8000306:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000308:	78fb      	ldrb	r3, [r7, #3]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d006      	beq.n	800031c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800030e:	4909      	ldr	r1, [pc, #36]	; (8000334 <RCC_APB2PeriphClockCmd+0x38>)
 8000310:	4b08      	ldr	r3, [pc, #32]	; (8000334 <RCC_APB2PeriphClockCmd+0x38>)
 8000312:	699a      	ldr	r2, [r3, #24]
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	4313      	orrs	r3, r2
 8000318:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800031a:	e006      	b.n	800032a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800031c:	4905      	ldr	r1, [pc, #20]	; (8000334 <RCC_APB2PeriphClockCmd+0x38>)
 800031e:	4b05      	ldr	r3, [pc, #20]	; (8000334 <RCC_APB2PeriphClockCmd+0x38>)
 8000320:	699a      	ldr	r2, [r3, #24]
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	43db      	mvns	r3, r3
 8000326:	4013      	ands	r3, r2
 8000328:	618b      	str	r3, [r1, #24]
}
 800032a:	bf00      	nop
 800032c:	370c      	adds	r7, #12
 800032e:	46bd      	mov	sp, r7
 8000330:	bc80      	pop	{r7}
 8000332:	4770      	bx	lr
 8000334:	40021000 	.word	0x40021000

08000338 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000338:	b480      	push	{r7}
 800033a:	b085      	sub	sp, #20
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000342:	2300      	movs	r3, #0
 8000344:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	881b      	ldrh	r3, [r3, #0]
 800034a:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 800034c:	89fb      	ldrh	r3, [r7, #14]
 800034e:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000352:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000354:	683b      	ldr	r3, [r7, #0]
 8000356:	881a      	ldrh	r2, [r3, #0]
 8000358:	683b      	ldr	r3, [r7, #0]
 800035a:	885b      	ldrh	r3, [r3, #2]
 800035c:	4313      	orrs	r3, r2
 800035e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000364:	4313      	orrs	r3, r2
 8000366:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800036c:	4313      	orrs	r3, r2
 800036e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000370:	683b      	ldr	r3, [r7, #0]
 8000372:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000374:	4313      	orrs	r3, r2
 8000376:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800037c:	4313      	orrs	r3, r2
 800037e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000380:	683b      	ldr	r3, [r7, #0]
 8000382:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000384:	4313      	orrs	r3, r2
 8000386:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000388:	683b      	ldr	r3, [r7, #0]
 800038a:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800038c:	4313      	orrs	r3, r2
 800038e:	b29a      	uxth	r2, r3
 8000390:	89fb      	ldrh	r3, [r7, #14]
 8000392:	4313      	orrs	r3, r2
 8000394:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	89fa      	ldrh	r2, [r7, #14]
 800039a:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	8b9b      	ldrh	r3, [r3, #28]
 80003a0:	b29b      	uxth	r3, r3
 80003a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80003a6:	b29a      	uxth	r2, r3
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80003ac:	683b      	ldr	r3, [r7, #0]
 80003ae:	8a1a      	ldrh	r2, [r3, #16]
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	821a      	strh	r2, [r3, #16]
}
 80003b4:	bf00      	nop
 80003b6:	3714      	adds	r7, #20
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bc80      	pop	{r7}
 80003bc:	4770      	bx	lr

080003be <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80003be:	b480      	push	{r7}
 80003c0:	b083      	sub	sp, #12
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	6078      	str	r0, [r7, #4]
 80003c6:	460b      	mov	r3, r1
 80003c8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80003ca:	78fb      	ldrb	r3, [r7, #3]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d008      	beq.n	80003e2 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	881b      	ldrh	r3, [r3, #0]
 80003d4:	b29b      	uxth	r3, r3
 80003d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003da:	b29a      	uxth	r2, r3
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 80003e0:	e007      	b.n	80003f2 <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	881b      	ldrh	r3, [r3, #0]
 80003e6:	b29b      	uxth	r3, r3
 80003e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80003ec:	b29a      	uxth	r2, r3
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	801a      	strh	r2, [r3, #0]
}
 80003f2:	bf00      	nop
 80003f4:	370c      	adds	r7, #12
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr

080003fc <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b083      	sub	sp, #12
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	460b      	mov	r3, r1
 8000406:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	887a      	ldrh	r2, [r7, #2]
 800040c:	819a      	strh	r2, [r3, #12]
}
 800040e:	bf00      	nop
 8000410:	370c      	adds	r7, #12
 8000412:	46bd      	mov	sp, r7
 8000414:	bc80      	pop	{r7}
 8000416:	4770      	bx	lr

08000418 <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8000418:	b480      	push	{r7}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	899b      	ldrh	r3, [r3, #12]
 8000424:	b29b      	uxth	r3, r3
}
 8000426:	4618      	mov	r0, r3
 8000428:	370c      	adds	r7, #12
 800042a:	46bd      	mov	sp, r7
 800042c:	bc80      	pop	{r7}
 800042e:	4770      	bx	lr

08000430 <SPI_SSOutputCmd>:
  * @param  NewState: new state of the SPIx SS output. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000430:	b480      	push	{r7}
 8000432:	b083      	sub	sp, #12
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
 8000438:	460b      	mov	r3, r1
 800043a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800043c:	78fb      	ldrb	r3, [r7, #3]
 800043e:	2b00      	cmp	r3, #0
 8000440:	d008      	beq.n	8000454 <SPI_SSOutputCmd+0x24>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	889b      	ldrh	r3, [r3, #4]
 8000446:	b29b      	uxth	r3, r3
 8000448:	f043 0304 	orr.w	r3, r3, #4
 800044c:	b29a      	uxth	r2, r3
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
  }
}
 8000452:	e007      	b.n	8000464 <SPI_SSOutputCmd+0x34>
    SPIx->CR2 &= CR2_SSOE_Reset;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	889b      	ldrh	r3, [r3, #4]
 8000458:	b29b      	uxth	r3, r3
 800045a:	f023 0304 	bic.w	r3, r3, #4
 800045e:	b29a      	uxth	r2, r3
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	809a      	strh	r2, [r3, #4]
}
 8000464:	bf00      	nop
 8000466:	370c      	adds	r7, #12
 8000468:	46bd      	mov	sp, r7
 800046a:	bc80      	pop	{r7}
 800046c:	4770      	bx	lr

0800046e <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800046e:	b480      	push	{r7}
 8000470:	b085      	sub	sp, #20
 8000472:	af00      	add	r7, sp, #0
 8000474:	6078      	str	r0, [r7, #4]
 8000476:	460b      	mov	r3, r1
 8000478:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800047a:	2300      	movs	r3, #0
 800047c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	891b      	ldrh	r3, [r3, #8]
 8000482:	b29a      	uxth	r2, r3
 8000484:	887b      	ldrh	r3, [r7, #2]
 8000486:	4013      	ands	r3, r2
 8000488:	b29b      	uxth	r3, r3
 800048a:	2b00      	cmp	r3, #0
 800048c:	d002      	beq.n	8000494 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800048e:	2301      	movs	r3, #1
 8000490:	73fb      	strb	r3, [r7, #15]
 8000492:	e001      	b.n	8000498 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000494:	2300      	movs	r3, #0
 8000496:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000498:	7bfb      	ldrb	r3, [r7, #15]
}
 800049a:	4618      	mov	r0, r3
 800049c:	3714      	adds	r7, #20
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr

080004a4 <main>:
uint8_t data_array_rx[32];
uint8_t tx_address[5] = {0xE7,0xE7,0xE7,0xE7,0xE7};
uint8_t rx_address[5] = {0xD7,0xD7,0xD7,0xD7,0xD7};
/* ------------------------------------------------------------------------- */
int main()
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b082      	sub	sp, #8
 80004a8:	af00      	add	r7, sp, #0

	uint8_t i;
	for (i =0; i< 30; i++){
 80004aa:	2300      	movs	r3, #0
 80004ac:	71fb      	strb	r3, [r7, #7]
 80004ae:	e006      	b.n	80004be <main+0x1a>
		big_array[i] = 'A';
 80004b0:	79fb      	ldrb	r3, [r7, #7]
 80004b2:	4a4d      	ldr	r2, [pc, #308]	; (80005e8 <main+0x144>)
 80004b4:	2141      	movs	r1, #65	; 0x41
 80004b6:	54d1      	strb	r1, [r2, r3]
	for (i =0; i< 30; i++){
 80004b8:	79fb      	ldrb	r3, [r7, #7]
 80004ba:	3301      	adds	r3, #1
 80004bc:	71fb      	strb	r3, [r7, #7]
 80004be:	79fb      	ldrb	r3, [r7, #7]
 80004c0:	2b1d      	cmp	r3, #29
 80004c2:	d9f5      	bls.n	80004b0 <main+0xc>
	}

	for (i =30; i< 60; i++){
 80004c4:	231e      	movs	r3, #30
 80004c6:	71fb      	strb	r3, [r7, #7]
 80004c8:	e006      	b.n	80004d8 <main+0x34>
		big_array[i] = 'B';
 80004ca:	79fb      	ldrb	r3, [r7, #7]
 80004cc:	4a46      	ldr	r2, [pc, #280]	; (80005e8 <main+0x144>)
 80004ce:	2142      	movs	r1, #66	; 0x42
 80004d0:	54d1      	strb	r1, [r2, r3]
	for (i =30; i< 60; i++){
 80004d2:	79fb      	ldrb	r3, [r7, #7]
 80004d4:	3301      	adds	r3, #1
 80004d6:	71fb      	strb	r3, [r7, #7]
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	2b3b      	cmp	r3, #59	; 0x3b
 80004dc:	d9f5      	bls.n	80004ca <main+0x26>
	}

	for (i =60; i< 90; i++){
 80004de:	233c      	movs	r3, #60	; 0x3c
 80004e0:	71fb      	strb	r3, [r7, #7]
 80004e2:	e006      	b.n	80004f2 <main+0x4e>
			big_array[i] = 'C';
 80004e4:	79fb      	ldrb	r3, [r7, #7]
 80004e6:	4a40      	ldr	r2, [pc, #256]	; (80005e8 <main+0x144>)
 80004e8:	2143      	movs	r1, #67	; 0x43
 80004ea:	54d1      	strb	r1, [r2, r3]
	for (i =60; i< 90; i++){
 80004ec:	79fb      	ldrb	r3, [r7, #7]
 80004ee:	3301      	adds	r3, #1
 80004f0:	71fb      	strb	r3, [r7, #7]
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	2b59      	cmp	r3, #89	; 0x59
 80004f6:	d9f5      	bls.n	80004e4 <main+0x40>
		}


	for (i =90; i< 120; i++){
 80004f8:	235a      	movs	r3, #90	; 0x5a
 80004fa:	71fb      	strb	r3, [r7, #7]
 80004fc:	e006      	b.n	800050c <main+0x68>
			big_array[i] = 'D';
 80004fe:	79fb      	ldrb	r3, [r7, #7]
 8000500:	4a39      	ldr	r2, [pc, #228]	; (80005e8 <main+0x144>)
 8000502:	2144      	movs	r1, #68	; 0x44
 8000504:	54d1      	strb	r1, [r2, r3]
	for (i =90; i< 120; i++){
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	3301      	adds	r3, #1
 800050a:	71fb      	strb	r3, [r7, #7]
 800050c:	79fb      	ldrb	r3, [r7, #7]
 800050e:	2b77      	cmp	r3, #119	; 0x77
 8000510:	d9f5      	bls.n	80004fe <main+0x5a>
		}

	for (i =120; i< 140; i++){
 8000512:	2378      	movs	r3, #120	; 0x78
 8000514:	71fb      	strb	r3, [r7, #7]
 8000516:	e006      	b.n	8000526 <main+0x82>
			big_array[i] = 'E';
 8000518:	79fb      	ldrb	r3, [r7, #7]
 800051a:	4a33      	ldr	r2, [pc, #204]	; (80005e8 <main+0x144>)
 800051c:	2145      	movs	r1, #69	; 0x45
 800051e:	54d1      	strb	r1, [r2, r3]
	for (i =120; i< 140; i++){
 8000520:	79fb      	ldrb	r3, [r7, #7]
 8000522:	3301      	adds	r3, #1
 8000524:	71fb      	strb	r3, [r7, #7]
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	2b8b      	cmp	r3, #139	; 0x8b
 800052a:	d9f5      	bls.n	8000518 <main+0x74>
		}


	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800052c:	2101      	movs	r1, #1
 800052e:	2010      	movs	r0, #16
 8000530:	f7ff fee4 	bl	80002fc <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef PORT;
	PORT.GPIO_Mode = GPIO_Mode_Out_PP;
 8000534:	2310      	movs	r3, #16
 8000536:	70fb      	strb	r3, [r7, #3]
	PORT.GPIO_Speed = GPIO_Speed_2MHz;
 8000538:	2302      	movs	r3, #2
 800053a:	70bb      	strb	r3, [r7, #2]
	PORT.GPIO_Pin = GPIO_Pin_13;
 800053c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000540:	803b      	strh	r3, [r7, #0]
	GPIO_Init(GPIOC, &PORT);
 8000542:	463b      	mov	r3, r7
 8000544:	4619      	mov	r1, r3
 8000546:	4829      	ldr	r0, [pc, #164]	; (80005ec <main+0x148>)
 8000548:	f7ff fe00 	bl	800014c <GPIO_Init>
	GPIOC->ODR |= GPIO_Pin_13;
 800054c:	4a27      	ldr	r2, [pc, #156]	; (80005ec <main+0x148>)
 800054e:	4b27      	ldr	r3, [pc, #156]	; (80005ec <main+0x148>)
 8000550:	68db      	ldr	r3, [r3, #12]
 8000552:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000556:	60d3      	str	r3, [r2, #12]


	PORT.GPIO_Mode =  GPIO_Mode_IPU;
 8000558:	2348      	movs	r3, #72	; 0x48
 800055a:	70fb      	strb	r3, [r7, #3]
	PORT.GPIO_Speed = GPIO_Speed_2MHz;
 800055c:	2302      	movs	r3, #2
 800055e:	70bb      	strb	r3, [r7, #2]
	PORT.GPIO_Pin = GPIO_Pin_11;
 8000560:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000564:	803b      	strh	r3, [r7, #0]
	GPIO_Init(GPIOB, &PORT);
 8000566:	463b      	mov	r3, r7
 8000568:	4619      	mov	r1, r3
 800056a:	4821      	ldr	r0, [pc, #132]	; (80005f0 <main+0x14c>)
 800056c:	f7ff fdee 	bl	800014c <GPIO_Init>


	nrf24_init();
 8000570:	f000 f922 	bl	80007b8 <nrf24_init>
	nRF24_restore_defaults();
 8000574:	f000 f8a6 	bl	80006c4 <nRF24_restore_defaults>


    /* Channel #2 , payload length: 4 */
    nrf24_config(2,32);
 8000578:	2120      	movs	r1, #32
 800057a:	2002      	movs	r0, #2
 800057c:	f000 f958 	bl	8000830 <nrf24_config>

    /* Set the device addresses */
    nrf24_tx_address(tx_address);
 8000580:	481c      	ldr	r0, [pc, #112]	; (80005f4 <main+0x150>)
 8000582:	f000 f9b2 	bl	80008ea <nrf24_tx_address>
    nrf24_rx_address(rx_address);
 8000586:	481c      	ldr	r0, [pc, #112]	; (80005f8 <main+0x154>)
 8000588:	f000 f99c 	bl	80008c4 <nrf24_rx_address>


    data_array_tx[0] = 0;
 800058c:	4b1b      	ldr	r3, [pc, #108]	; (80005fc <main+0x158>)
 800058e:	2200      	movs	r2, #0
 8000590:	701a      	strb	r2, [r3, #0]
    data_array_tx[1] = 'i';
 8000592:	4b1a      	ldr	r3, [pc, #104]	; (80005fc <main+0x158>)
 8000594:	2269      	movs	r2, #105	; 0x69
 8000596:	705a      	strb	r2, [r3, #1]
    data_array_tx[2] = 'n';
 8000598:	4b18      	ldr	r3, [pc, #96]	; (80005fc <main+0x158>)
 800059a:	226e      	movs	r2, #110	; 0x6e
 800059c:	709a      	strb	r2, [r3, #2]
    data_array_tx[3] = 'g';
 800059e:	4b17      	ldr	r3, [pc, #92]	; (80005fc <main+0x158>)
 80005a0:	2267      	movs	r2, #103	; 0x67
 80005a2:	70da      	strb	r2, [r3, #3]
    while(1)
    {
        /* Fill the data buffer */


        if ((GPIOB->IDR  & GPIO_IDR_IDR11) == 0){
 80005a4:	4b12      	ldr	r3, [pc, #72]	; (80005f0 <main+0x14c>)
 80005a6:	689b      	ldr	r3, [r3, #8]
 80005a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d10a      	bne.n	80005c6 <main+0x122>
			/* Automatically goes to TX mode */
		//	478888888888888888nrf24_send(data_array_tx);

			l3_send_packet(100, big_array, 140);
 80005b0:	228c      	movs	r2, #140	; 0x8c
 80005b2:	490d      	ldr	r1, [pc, #52]	; (80005e8 <main+0x144>)
 80005b4:	2064      	movs	r0, #100	; 0x64
 80005b6:	f000 f825 	bl	8000604 <l3_send_packet>
//			debug_var+= temp;
//

			/* Or you might want to power down after TX */
			// nrf24_powerDown();
			nrf24_powerUpRx();
 80005ba:	f000 fa47 	bl	8000a4c <nrf24_powerUpRx>
			_delay_ms(400);
 80005be:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80005c2:	f000 f8dc 	bl	800077e <_delay_ms>
		}


	   if(nrf24_dataReady())
 80005c6:	f000 f9a2 	bl	800090e <nrf24_dataReady>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d006      	beq.n	80005de <main+0x13a>
		{
			nrf24_getData(data_array_rx); //<<-- to zawiesza
 80005d0:	480b      	ldr	r0, [pc, #44]	; (8000600 <main+0x15c>)
 80005d2:	f000 f9c7 	bl	8000964 <nrf24_getData>
			//GPIO_ResetBits(GPIOC, GPIO_Pin_13);
			//GPIOC->ODR &=  ~GPIO_Pin_13;
			GPIOC->BRR = GPIO_Pin_13;
 80005d6:	4b05      	ldr	r3, [pc, #20]	; (80005ec <main+0x148>)
 80005d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80005dc:	615a      	str	r2, [r3, #20]
//				GPIO_SetBits(GPIOC, GPIO_Pin_13);
//			}
		}

		/* Wait a little ... */
		_delay_ms(10);
 80005de:	200a      	movs	r0, #10
 80005e0:	f000 f8cd 	bl	800077e <_delay_ms>
        if ((GPIOB->IDR  & GPIO_IDR_IDR11) == 0){
 80005e4:	e7de      	b.n	80005a4 <main+0x100>
 80005e6:	bf00      	nop
 80005e8:	20000000 	.word	0x20000000
 80005ec:	40011000 	.word	0x40011000
 80005f0:	40010c00 	.word	0x40010c00
 80005f4:	200003c8 	.word	0x200003c8
 80005f8:	200003d0 	.word	0x200003d0
 80005fc:	20000418 	.word	0x20000418
 8000600:	200003f8 	.word	0x200003f8

08000604 <l3_send_packet>:





void l3_send_packet (uint8_t addr, uint8_t * data, uint8_t len){
 8000604:	b580      	push	{r7, lr}
 8000606:	b08c      	sub	sp, #48	; 0x30
 8000608:	af00      	add	r7, sp, #0
 800060a:	4603      	mov	r3, r0
 800060c:	6039      	str	r1, [r7, #0]
 800060e:	71fb      	strb	r3, [r7, #7]
 8000610:	4613      	mov	r3, r2
 8000612:	71bb      	strb	r3, [r7, #6]
	uint8_t pos=0;
 8000614:	2300      	movs	r3, #0
 8000616:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t frame[FRAME_SIZE];
	uint8_t frm_nb = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t total_frames_nb;
	uint8_t remaining_len = len;
 8000620:	79bb      	ldrb	r3, [r7, #6]
 8000622:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t size_to_send;

	total_frames_nb = (len + (L2_DATA_SIZE - 1)) / L2_DATA_SIZE;
 8000626:	79bb      	ldrb	r3, [r7, #6]
 8000628:	331d      	adds	r3, #29
 800062a:	4a25      	ldr	r2, [pc, #148]	; (80006c0 <l3_send_packet+0xbc>)
 800062c:	fb82 1203 	smull	r1, r2, r2, r3
 8000630:	441a      	add	r2, r3
 8000632:	1112      	asrs	r2, r2, #4
 8000634:	17db      	asrs	r3, r3, #31
 8000636:	1ad3      	subs	r3, r2, r3
 8000638:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	while (frm_nb < total_frames_nb){
 800063c:	e035      	b.n	80006aa <l3_send_packet+0xa6>
		memset(&frame[0], 0, FRAME_SIZE);
 800063e:	f107 0308 	add.w	r3, r7, #8
 8000642:	2220      	movs	r2, #32
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f000 fcaf 	bl	8000faa <memset>

		frame[H_FRM] = frm_nb;
 800064c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000650:	723b      	strb	r3, [r7, #8]
		frame[H_TOTAL] = total_frames_nb;
 8000652:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000656:	727b      	strb	r3, [r7, #9]

		size_to_send = (remaining_len > L2_DATA_SIZE)? L2_DATA_SIZE : remaining_len;
 8000658:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800065c:	2b1e      	cmp	r3, #30
 800065e:	bf28      	it	cs
 8000660:	231e      	movcs	r3, #30
 8000662:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		memcpy(&frame[0 + L2_HEAD_SIZE], &data[pos], size_to_send);
 8000666:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800066a:	683a      	ldr	r2, [r7, #0]
 800066c:	18d1      	adds	r1, r2, r3
 800066e:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000672:	f107 0308 	add.w	r3, r7, #8
 8000676:	3302      	adds	r3, #2
 8000678:	4618      	mov	r0, r3
 800067a:	f000 fc8b 	bl	8000f94 <memcpy>
		nrf24_send(frame);
 800067e:	f107 0308 	add.w	r3, r7, #8
 8000682:	4618      	mov	r0, r3
 8000684:	f000 f988 	bl	8000998 <nrf24_send>

		remaining_len -= size_to_send;
 8000688:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800068c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		pos += L2_DATA_SIZE;
 8000696:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800069a:	331e      	adds	r3, #30
 800069c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		frm_nb++;
 80006a0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80006a4:	3301      	adds	r3, #1
 80006a6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	while (frm_nb < total_frames_nb){
 80006aa:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80006ae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d3c3      	bcc.n	800063e <l3_send_packet+0x3a>
	}
}
 80006b6:	bf00      	nop
 80006b8:	3730      	adds	r7, #48	; 0x30
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	88888889 	.word	0x88888889

080006c4 <nRF24_restore_defaults>:



// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_restore_defaults(void) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nrf24_configRegister(nRF24_REG_CONFIG, 0x08);
 80006ca:	2108      	movs	r1, #8
 80006cc:	2000      	movs	r0, #0
 80006ce:	f000 fa32 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_EN_AA, 0x3F);
 80006d2:	213f      	movs	r1, #63	; 0x3f
 80006d4:	2001      	movs	r0, #1
 80006d6:	f000 fa2e 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_EN_RXADDR, 0x03);
 80006da:	2103      	movs	r1, #3
 80006dc:	2002      	movs	r0, #2
 80006de:	f000 fa2a 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_SETUP_AW, 0x03);
 80006e2:	2103      	movs	r1, #3
 80006e4:	2003      	movs	r0, #3
 80006e6:	f000 fa26 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_SETUP_RETR, 0x03);
 80006ea:	2103      	movs	r1, #3
 80006ec:	2004      	movs	r0, #4
 80006ee:	f000 fa22 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RF_CH, 0x02);
 80006f2:	2102      	movs	r1, #2
 80006f4:	2005      	movs	r0, #5
 80006f6:	f000 fa1e 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RF_SETUP, 0x0E);
 80006fa:	210e      	movs	r1, #14
 80006fc:	2006      	movs	r0, #6
 80006fe:	f000 fa1a 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_STATUS, 0x00);
 8000702:	2100      	movs	r1, #0
 8000704:	2007      	movs	r0, #7
 8000706:	f000 fa16 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P0, 0x00);
 800070a:	2100      	movs	r1, #0
 800070c:	2011      	movs	r0, #17
 800070e:	f000 fa12 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P1, 0x00);
 8000712:	2100      	movs	r1, #0
 8000714:	2012      	movs	r0, #18
 8000716:	f000 fa0e 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P2, 0x00);
 800071a:	2100      	movs	r1, #0
 800071c:	2013      	movs	r0, #19
 800071e:	f000 fa0a 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P3, 0x00);
 8000722:	2100      	movs	r1, #0
 8000724:	2014      	movs	r0, #20
 8000726:	f000 fa06 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P4, 0x00);
 800072a:	2100      	movs	r1, #0
 800072c:	2015      	movs	r0, #21
 800072e:	f000 fa02 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P5, 0x00);
 8000732:	2100      	movs	r1, #0
 8000734:	2016      	movs	r0, #22
 8000736:	f000 f9fe 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_DYNPD, 0x00);
 800073a:	2100      	movs	r1, #0
 800073c:	201c      	movs	r0, #28
 800073e:	f000 f9fa 	bl	8000b36 <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_FEATURE, 0x00);
 8000742:	2100      	movs	r1, #0
 8000744:	201d      	movs	r0, #29
 8000746:	f000 f9f6 	bl	8000b36 <nrf24_configRegister>

	// Clear the FIFO's
	spi_transfer(FLUSH_RX);
 800074a:	20e2      	movs	r0, #226	; 0xe2
 800074c:	f000 f9a5 	bl	8000a9a <spi_transfer>
    spi_transfer(FLUSH_TX);
 8000750:	20e1      	movs	r0, #225	; 0xe1
 8000752:	f000 f9a2 	bl	8000a9a <spi_transfer>

	// Clear any pending interrupt flags
	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
    uint8_t reg;

	nrf24_readRegister(nRF24_REG_STATUS, &reg, 1);
 8000756:	1dfb      	adds	r3, r7, #7
 8000758:	2201      	movs	r2, #1
 800075a:	4619      	mov	r1, r3
 800075c:	2007      	movs	r0, #7
 800075e:	f000 fa0a 	bl	8000b76 <nrf24_readRegister>
	reg |= nRF24_MASK_STATUS_IRQ;
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8000768:	b2db      	uxtb	r3, r3
 800076a:	71fb      	strb	r3, [r7, #7]
	//nRF24_WriteReg(nRF24_REG_STATUS, reg);
	nrf24_configRegister(nRF24_REG_STATUS, reg);
 800076c:	79fb      	ldrb	r3, [r7, #7]
 800076e:	4619      	mov	r1, r3
 8000770:	2007      	movs	r0, #7
 8000772:	f000 f9e0 	bl	8000b36 <nrf24_configRegister>


}
 8000776:	bf00      	nop
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <_delay_ms>:


void _delay_ms(int n) {
 800077e:	b480      	push	{r7}
 8000780:	b085      	sub	sp, #20
 8000782:	af00      	add	r7, sp, #0
 8000784:	6078      	str	r0, [r7, #4]

	int i, j;
	j= n*1000;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800078c:	fb02 f303 	mul.w	r3, r2, r3
 8000790:	60bb      	str	r3, [r7, #8]
	while(j--) {
 8000792:	e007      	b.n	80007a4 <_delay_ms+0x26>
		i=2;
 8000794:	2302      	movs	r3, #2
 8000796:	60fb      	str	r3, [r7, #12]
		while(i--);
 8000798:	bf00      	nop
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	1e5a      	subs	r2, r3, #1
 800079e:	60fa      	str	r2, [r7, #12]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d1fa      	bne.n	800079a <_delay_ms+0x1c>
	while(j--) {
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	1e5a      	subs	r2, r3, #1
 80007a8:	60ba      	str	r2, [r7, #8]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d1f2      	bne.n	8000794 <_delay_ms+0x16>
	}
}
 80007ae:	bf00      	nop
 80007b0:	3714      	adds	r7, #20
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bc80      	pop	{r7}
 80007b6:	4770      	bx	lr

080007b8 <nrf24_init>:

/* init the hardware pins */
void nrf24_init() 
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	nRF24_GPIO_Init();
 80007bc:	f000 fa1c 	bl	8000bf8 <nRF24_GPIO_Init>
    nrf24_ce_digitalWrite(LOW);
 80007c0:	2000      	movs	r0, #0
 80007c2:	f000 f805 	bl	80007d0 <nrf24_ce_digitalWrite>
    nrf24_csn_digitalWrite(HIGH);    
 80007c6:	2001      	movs	r0, #1
 80007c8:	f000 f81a 	bl	8000800 <nrf24_csn_digitalWrite>
}
 80007cc:	bf00      	nop
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <nrf24_ce_digitalWrite>:

void nrf24_ce_digitalWrite(uint8_t state)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	71fb      	strb	r3, [r7, #7]
    if(state)
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d004      	beq.n	80007ea <nrf24_ce_digitalWrite+0x1a>
    {
    	nRF24_CE_H();
 80007e0:	2101      	movs	r1, #1
 80007e2:	4806      	ldr	r0, [pc, #24]	; (80007fc <nrf24_ce_digitalWrite+0x2c>)
 80007e4:	f7ff fd6e 	bl	80002c4 <GPIO_SetBits>
    }
    else
    {
    	 nRF24_CE_L();
    }
}
 80007e8:	e003      	b.n	80007f2 <nrf24_ce_digitalWrite+0x22>
    	 nRF24_CE_L();
 80007ea:	2101      	movs	r1, #1
 80007ec:	4803      	ldr	r0, [pc, #12]	; (80007fc <nrf24_ce_digitalWrite+0x2c>)
 80007ee:	f7ff fd77 	bl	80002e0 <GPIO_ResetBits>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40010c00 	.word	0x40010c00

08000800 <nrf24_csn_digitalWrite>:


void nrf24_csn_digitalWrite(uint8_t state)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	71fb      	strb	r3, [r7, #7]
    if(state)
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d004      	beq.n	800081a <nrf24_csn_digitalWrite+0x1a>
    {
    	nRF24_CSN_H();
 8000810:	2102      	movs	r1, #2
 8000812:	4806      	ldr	r0, [pc, #24]	; (800082c <nrf24_csn_digitalWrite+0x2c>)
 8000814:	f7ff fd56 	bl	80002c4 <GPIO_SetBits>
    }
    else
    {
    	nRF24_CSN_L();
    }
}
 8000818:	e003      	b.n	8000822 <nrf24_csn_digitalWrite+0x22>
    	nRF24_CSN_L();
 800081a:	2102      	movs	r1, #2
 800081c:	4803      	ldr	r0, [pc, #12]	; (800082c <nrf24_csn_digitalWrite+0x2c>)
 800081e:	f7ff fd5f 	bl	80002e0 <GPIO_ResetBits>
}
 8000822:	bf00      	nop
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40010c00 	.word	0x40010c00

08000830 <nrf24_config>:



/* configure the module */
void nrf24_config(uint8_t channel, uint8_t pay_length)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	460a      	mov	r2, r1
 800083a:	71fb      	strb	r3, [r7, #7]
 800083c:	4613      	mov	r3, r2
 800083e:	71bb      	strb	r3, [r7, #6]
    /* Use static payload length ... */
    payload_len = pay_length;
 8000840:	4a1f      	ldr	r2, [pc, #124]	; (80008c0 <nrf24_config+0x90>)
 8000842:	79bb      	ldrb	r3, [r7, #6]
 8000844:	7013      	strb	r3, [r2, #0]

    // Set RF channel
    nrf24_configRegister(RF_CH,channel);
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	4619      	mov	r1, r3
 800084a:	2005      	movs	r0, #5
 800084c:	f000 f973 	bl	8000b36 <nrf24_configRegister>

    // Set length of incoming payload 
    nrf24_configRegister(RX_PW_P0, 0x00); // Auto-ACK pipe ...
 8000850:	2100      	movs	r1, #0
 8000852:	2011      	movs	r0, #17
 8000854:	f000 f96f 	bl	8000b36 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P1, payload_len); // Data payload pipe
 8000858:	4b19      	ldr	r3, [pc, #100]	; (80008c0 <nrf24_config+0x90>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	4619      	mov	r1, r3
 800085e:	2012      	movs	r0, #18
 8000860:	f000 f969 	bl	8000b36 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P2, 0x00); // Pipe not used 
 8000864:	2100      	movs	r1, #0
 8000866:	2013      	movs	r0, #19
 8000868:	f000 f965 	bl	8000b36 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P3, 0x00); // Pipe not used 
 800086c:	2100      	movs	r1, #0
 800086e:	2014      	movs	r0, #20
 8000870:	f000 f961 	bl	8000b36 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P4, 0x00); // Pipe not used 
 8000874:	2100      	movs	r1, #0
 8000876:	2015      	movs	r0, #21
 8000878:	f000 f95d 	bl	8000b36 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P5, 0x00); // Pipe not used 
 800087c:	2100      	movs	r1, #0
 800087e:	2016      	movs	r0, #22
 8000880:	f000 f959 	bl	8000b36 <nrf24_configRegister>

    // 1 Mbps, TX gain: 0dbm
    nrf24_configRegister(RF_SETUP, (1 << RF_DR_LOW)|((0x03)<<RF_PWR));
 8000884:	2126      	movs	r1, #38	; 0x26
 8000886:	2006      	movs	r0, #6
 8000888:	f000 f955 	bl	8000b36 <nrf24_configRegister>

    // CRC enable, 1 byte CRC length
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
 800088c:	2108      	movs	r1, #8
 800088e:	2000      	movs	r0, #0
 8000890:	f000 f951 	bl	8000b36 <nrf24_configRegister>

    // Auto Acknowledgment
    nrf24_configRegister(EN_AA,(1<<ENAA_P0)|(1<<ENAA_P1)|(0<<ENAA_P2)|(0<<ENAA_P3)|(0<<ENAA_P4)|(0<<ENAA_P5));
 8000894:	2103      	movs	r1, #3
 8000896:	2001      	movs	r0, #1
 8000898:	f000 f94d 	bl	8000b36 <nrf24_configRegister>

    // Enable RX addresses
    nrf24_configRegister(EN_RXADDR,(1<<ERX_P0)|(1<<ERX_P1)|(0<<ERX_P2)|(0<<ERX_P3)|(0<<ERX_P4)|(0<<ERX_P5));
 800089c:	2103      	movs	r1, #3
 800089e:	2002      	movs	r0, #2
 80008a0:	f000 f949 	bl	8000b36 <nrf24_configRegister>

    // Auto retransmit delay: 1000 us and Up to 15 retransmit trials
    nrf24_configRegister(SETUP_RETR,(0x04<<ARD)|(0x0F<<ARC));
 80008a4:	214f      	movs	r1, #79	; 0x4f
 80008a6:	2004      	movs	r0, #4
 80008a8:	f000 f945 	bl	8000b36 <nrf24_configRegister>

    // Dynamic length configurations: No dynamic length
    nrf24_configRegister(DYNPD,(0<<DPL_P0)|(0<<DPL_P1)|(0<<DPL_P2)|(0<<DPL_P3)|(0<<DPL_P4)|(0<<DPL_P5));
 80008ac:	2100      	movs	r1, #0
 80008ae:	201c      	movs	r0, #28
 80008b0:	f000 f941 	bl	8000b36 <nrf24_configRegister>

    // Start listening
    nrf24_powerUpRx();
 80008b4:	f000 f8ca 	bl	8000a4c <nrf24_powerUpRx>
}
 80008b8:	bf00      	nop
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20000438 	.word	0x20000438

080008c4 <nrf24_rx_address>:

/* Set the RX address */
void nrf24_rx_address(uint8_t * adr) 
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
    nrf24_ce_digitalWrite(LOW);
 80008cc:	2000      	movs	r0, #0
 80008ce:	f7ff ff7f 	bl	80007d0 <nrf24_ce_digitalWrite>
    nrf24_writeRegister(RX_ADDR_P1,adr,nrf24_ADDR_LEN);
 80008d2:	2205      	movs	r2, #5
 80008d4:	6879      	ldr	r1, [r7, #4]
 80008d6:	200b      	movs	r0, #11
 80008d8:	f000 f96c 	bl	8000bb4 <nrf24_writeRegister>
    nrf24_ce_digitalWrite(HIGH);
 80008dc:	2001      	movs	r0, #1
 80008de:	f7ff ff77 	bl	80007d0 <nrf24_ce_digitalWrite>
}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <nrf24_tx_address>:
    return payload_len;
}

/* Set the TX address */
void nrf24_tx_address(uint8_t* adr)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b082      	sub	sp, #8
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
    /* RX_ADDR_P0 must be set to the sending addr for auto ack to work. */
    nrf24_writeRegister(RX_ADDR_P0,adr,nrf24_ADDR_LEN);
 80008f2:	2205      	movs	r2, #5
 80008f4:	6879      	ldr	r1, [r7, #4]
 80008f6:	200a      	movs	r0, #10
 80008f8:	f000 f95c 	bl	8000bb4 <nrf24_writeRegister>
    nrf24_writeRegister(TX_ADDR,adr,nrf24_ADDR_LEN);
 80008fc:	2205      	movs	r2, #5
 80008fe:	6879      	ldr	r1, [r7, #4]
 8000900:	2010      	movs	r0, #16
 8000902:	f000 f957 	bl	8000bb4 <nrf24_writeRegister>
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <nrf24_dataReady>:

/* Checks if data is available for reading */
/* Returns 1 if data is ready ... */
uint8_t nrf24_dataReady() 
{
 800090e:	b580      	push	{r7, lr}
 8000910:	b082      	sub	sp, #8
 8000912:	af00      	add	r7, sp, #0
    // See note in getData() function - just checking RX_DR isn't good enough
    uint8_t status = nrf24_getStatus();
 8000914:	f000 f887 	bl	8000a26 <nrf24_getStatus>
 8000918:	4603      	mov	r3, r0
 800091a:	71fb      	strb	r3, [r7, #7]

    // We can short circuit on RX_DR, but if it's not set, we still need
    // to check the FIFO for any pending packets
    if ( status & (1 << RX_DR) ) 
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <nrf24_dataReady+0x1c>
    {
        return 1;
 8000926:	2301      	movs	r3, #1
 8000928:	e007      	b.n	800093a <nrf24_dataReady+0x2c>
    }

    return !nrf24_rxFifoEmpty();;
 800092a:	f000 f80a 	bl	8000942 <nrf24_rxFifoEmpty>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	bf0c      	ite	eq
 8000934:	2301      	moveq	r3, #1
 8000936:	2300      	movne	r3, #0
 8000938:	b2db      	uxtb	r3, r3
}
 800093a:	4618      	mov	r0, r3
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <nrf24_rxFifoEmpty>:

/* Checks if receive FIFO is empty or not */
uint8_t nrf24_rxFifoEmpty()
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b082      	sub	sp, #8
 8000946:	af00      	add	r7, sp, #0
    uint8_t fifoStatus;

    nrf24_readRegister(FIFO_STATUS,&fifoStatus,1);
 8000948:	1dfb      	adds	r3, r7, #7
 800094a:	2201      	movs	r2, #1
 800094c:	4619      	mov	r1, r3
 800094e:	2017      	movs	r0, #23
 8000950:	f000 f911 	bl	8000b76 <nrf24_readRegister>
    
    return (fifoStatus & (1 << RX_EMPTY));
 8000954:	79fb      	ldrb	r3, [r7, #7]
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	b2db      	uxtb	r3, r3
}
 800095c:	4618      	mov	r0, r3
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <nrf24_getData>:
    return status;
}

/* Reads payload bytes into data array */
void nrf24_getData(uint8_t* data) 
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
    /* Pull down chip select */
    nrf24_csn_digitalWrite(LOW);                               
 800096c:	2000      	movs	r0, #0
 800096e:	f7ff ff47 	bl	8000800 <nrf24_csn_digitalWrite>

    /* Send cmd to read rx payload */
    spi_transfer( R_RX_PAYLOAD );
 8000972:	2061      	movs	r0, #97	; 0x61
 8000974:	f000 f891 	bl	8000a9a <spi_transfer>
    
    /* Read payload */
    nrf24_transferSync(data,data,payload_len);
 8000978:	4b06      	ldr	r3, [pc, #24]	; (8000994 <nrf24_getData+0x30>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	461a      	mov	r2, r3
 800097e:	6879      	ldr	r1, [r7, #4]
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f000 f89c 	bl	8000abe <nrf24_transferSync>
    
    /* Pull up chip select */
    nrf24_csn_digitalWrite(HIGH);
 8000986:	2001      	movs	r0, #1
 8000988:	f7ff ff3a 	bl	8000800 <nrf24_csn_digitalWrite>

    /* Reset status register */
 //   nrf24_configRegister(STATUS,(1<<RX_DR));
}
 800098c:	bf00      	nop
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000438 	.word	0x20000438

08000998 <nrf24_send>:
}

// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
void nrf24_send(uint8_t* value) 
{    
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
    /* Go to Standby-I first */
    nrf24_ce_digitalWrite(LOW);
 80009a0:	2000      	movs	r0, #0
 80009a2:	f7ff ff15 	bl	80007d0 <nrf24_ce_digitalWrite>
     
    /* Set to transmitter mode , Power up if needed */
    nrf24_powerUpTx();
 80009a6:	f000 f86c 	bl	8000a82 <nrf24_powerUpTx>
    _delay_ms(50);
 80009aa:	2032      	movs	r0, #50	; 0x32
 80009ac:	f7ff fee7 	bl	800077e <_delay_ms>
    /* Do we really need to flush TX fifo each time ? */
    #if 1
        /* Pull down chip select */
        nrf24_csn_digitalWrite(LOW);           
 80009b0:	2000      	movs	r0, #0
 80009b2:	f7ff ff25 	bl	8000800 <nrf24_csn_digitalWrite>

        /* Write cmd to flush transmit FIFO */
        spi_transfer(FLUSH_TX);     
 80009b6:	20e1      	movs	r0, #225	; 0xe1
 80009b8:	f000 f86f 	bl	8000a9a <spi_transfer>

        /* Pull up chip select */
        nrf24_csn_digitalWrite(HIGH);                    
 80009bc:	2001      	movs	r0, #1
 80009be:	f7ff ff1f 	bl	8000800 <nrf24_csn_digitalWrite>
    #endif 

    /* Pull down chip select */
    nrf24_csn_digitalWrite(LOW);
 80009c2:	2000      	movs	r0, #0
 80009c4:	f7ff ff1c 	bl	8000800 <nrf24_csn_digitalWrite>

    /* Write cmd to write payload */
    spi_transfer(W_TX_PAYLOAD);
 80009c8:	20a0      	movs	r0, #160	; 0xa0
 80009ca:	f000 f866 	bl	8000a9a <spi_transfer>

    /* Write payload */
    nrf24_transmitSync(value,payload_len);   
 80009ce:	4b0b      	ldr	r3, [pc, #44]	; (80009fc <nrf24_send+0x64>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	4619      	mov	r1, r3
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f000 f893 	bl	8000b00 <nrf24_transmitSync>

    /* Pull up chip select */
    nrf24_csn_digitalWrite(HIGH);
 80009da:	2001      	movs	r0, #1
 80009dc:	f7ff ff10 	bl	8000800 <nrf24_csn_digitalWrite>

    /* Start the transmission */
    nrf24_ce_digitalWrite(HIGH);
 80009e0:	2001      	movs	r0, #1
 80009e2:	f7ff fef5 	bl	80007d0 <nrf24_ce_digitalWrite>
    while (nrf24_isSending());
 80009e6:	bf00      	nop
 80009e8:	f000 f80a 	bl	8000a00 <nrf24_isSending>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d1fa      	bne.n	80009e8 <nrf24_send+0x50>

}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20000438 	.word	0x20000438

08000a00 <nrf24_isSending>:

uint8_t nrf24_isSending()
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
    uint8_t status;

    /* read the current status */
    status = nrf24_getStatus();
 8000a06:	f000 f80e 	bl	8000a26 <nrf24_getStatus>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	71fb      	strb	r3, [r7, #7]
                
    /* if sending successful (TX_DS) or max retries exceded (MAX_RT). */
    if((status & ((1 << TX_DS)  | (1 << MAX_RT))))
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <nrf24_isSending+0x1c>
    {        
        return 0; /* false */
 8000a18:	2300      	movs	r3, #0
 8000a1a:	e000      	b.n	8000a1e <nrf24_isSending+0x1e>
    }

    return 1; /* true */
 8000a1c:	2301      	movs	r3, #1

}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <nrf24_getStatus>:

uint8_t nrf24_getStatus()
{
 8000a26:	b580      	push	{r7, lr}
 8000a28:	b082      	sub	sp, #8
 8000a2a:	af00      	add	r7, sp, #0
    uint8_t rv;
    nrf24_csn_digitalWrite(LOW);
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	f7ff fee7 	bl	8000800 <nrf24_csn_digitalWrite>
    rv = spi_transfer(NOP);
 8000a32:	20ff      	movs	r0, #255	; 0xff
 8000a34:	f000 f831 	bl	8000a9a <spi_transfer>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	71fb      	strb	r3, [r7, #7]
    nrf24_csn_digitalWrite(HIGH);
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	f7ff fedf 	bl	8000800 <nrf24_csn_digitalWrite>
    return rv;
 8000a42:	79fb      	ldrb	r3, [r7, #7]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <nrf24_powerUpRx>:
        return 0xFF;
    }
}

void nrf24_powerUpRx()
{     
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
    nrf24_csn_digitalWrite(LOW);
 8000a50:	2000      	movs	r0, #0
 8000a52:	f7ff fed5 	bl	8000800 <nrf24_csn_digitalWrite>
    spi_transfer(FLUSH_RX);
 8000a56:	20e2      	movs	r0, #226	; 0xe2
 8000a58:	f000 f81f 	bl	8000a9a <spi_transfer>
    nrf24_csn_digitalWrite(HIGH);
 8000a5c:	2001      	movs	r0, #1
 8000a5e:	f7ff fecf 	bl	8000800 <nrf24_csn_digitalWrite>

    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
 8000a62:	2170      	movs	r1, #112	; 0x70
 8000a64:	2007      	movs	r0, #7
 8000a66:	f000 f866 	bl	8000b36 <nrf24_configRegister>

    nrf24_ce_digitalWrite(LOW);    
 8000a6a:	2000      	movs	r0, #0
 8000a6c:	f7ff feb0 	bl	80007d0 <nrf24_ce_digitalWrite>
    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(1<<PRIM_RX)));    
 8000a70:	210b      	movs	r1, #11
 8000a72:	2000      	movs	r0, #0
 8000a74:	f000 f85f 	bl	8000b36 <nrf24_configRegister>
    nrf24_ce_digitalWrite(HIGH);
 8000a78:	2001      	movs	r0, #1
 8000a7a:	f7ff fea9 	bl	80007d0 <nrf24_ce_digitalWrite>
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <nrf24_powerUpTx>:

void nrf24_powerUpTx()
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	af00      	add	r7, sp, #0
    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
 8000a86:	2170      	movs	r1, #112	; 0x70
 8000a88:	2007      	movs	r0, #7
 8000a8a:	f000 f854 	bl	8000b36 <nrf24_configRegister>

    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(0<<PRIM_RX)));
 8000a8e:	210a      	movs	r1, #10
 8000a90:	2000      	movs	r0, #0
 8000a92:	f000 f850 	bl	8000b36 <nrf24_configRegister>
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <spi_transfer>:
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
}

/* software spi routine */
uint8_t spi_transfer(uint8_t tx)
{
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	b084      	sub	sp, #16
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	71fb      	strb	r3, [r7, #7]
    uint8_t rx = 0;    
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	73fb      	strb	r3, [r7, #15]

	rx  = nRF24_LL_RW(tx);
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 f91a 	bl	8000ce4 <nRF24_LL_RW>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	73fb      	strb	r3, [r7, #15]

    return rx;
 8000ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3710      	adds	r7, #16
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}

08000abe <nrf24_transferSync>:

/* send and receive multiple bytes over SPI */
void nrf24_transferSync(uint8_t* dataout,uint8_t* datain,uint8_t len)
{
 8000abe:	b590      	push	{r4, r7, lr}
 8000ac0:	b087      	sub	sp, #28
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	60f8      	str	r0, [r7, #12]
 8000ac6:	60b9      	str	r1, [r7, #8]
 8000ac8:	4613      	mov	r3, r2
 8000aca:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    for(i=0;i<len;i++)
 8000acc:	2300      	movs	r3, #0
 8000ace:	75fb      	strb	r3, [r7, #23]
 8000ad0:	e00e      	b.n	8000af0 <nrf24_transferSync+0x32>
    {
        datain[i] = spi_transfer(dataout[i]);
 8000ad2:	7dfb      	ldrb	r3, [r7, #23]
 8000ad4:	68ba      	ldr	r2, [r7, #8]
 8000ad6:	18d4      	adds	r4, r2, r3
 8000ad8:	7dfb      	ldrb	r3, [r7, #23]
 8000ada:	68fa      	ldr	r2, [r7, #12]
 8000adc:	4413      	add	r3, r2
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ffda 	bl	8000a9a <spi_transfer>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	7023      	strb	r3, [r4, #0]
    for(i=0;i<len;i++)
 8000aea:	7dfb      	ldrb	r3, [r7, #23]
 8000aec:	3301      	adds	r3, #1
 8000aee:	75fb      	strb	r3, [r7, #23]
 8000af0:	7dfa      	ldrb	r2, [r7, #23]
 8000af2:	79fb      	ldrb	r3, [r7, #7]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d3ec      	bcc.n	8000ad2 <nrf24_transferSync+0x14>
    }

}
 8000af8:	bf00      	nop
 8000afa:	371c      	adds	r7, #28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd90      	pop	{r4, r7, pc}

08000b00 <nrf24_transmitSync>:

/* send multiple bytes over SPI */
void nrf24_transmitSync(uint8_t* dataout,uint8_t len)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	460b      	mov	r3, r1
 8000b0a:	70fb      	strb	r3, [r7, #3]
    uint8_t i;
    
    for(i=0;i<len;i++)
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	73fb      	strb	r3, [r7, #15]
 8000b10:	e009      	b.n	8000b26 <nrf24_transmitSync+0x26>
    {
        spi_transfer(dataout[i]);
 8000b12:	7bfb      	ldrb	r3, [r7, #15]
 8000b14:	687a      	ldr	r2, [r7, #4]
 8000b16:	4413      	add	r3, r2
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff ffbd 	bl	8000a9a <spi_transfer>
    for(i=0;i<len;i++)
 8000b20:	7bfb      	ldrb	r3, [r7, #15]
 8000b22:	3301      	adds	r3, #1
 8000b24:	73fb      	strb	r3, [r7, #15]
 8000b26:	7bfa      	ldrb	r2, [r7, #15]
 8000b28:	78fb      	ldrb	r3, [r7, #3]
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	d3f1      	bcc.n	8000b12 <nrf24_transmitSync+0x12>
    }

}
 8000b2e:	bf00      	nop
 8000b30:	3710      	adds	r7, #16
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <nrf24_configRegister>:

/* Clocks only one byte into the given nrf24 register */
void nrf24_configRegister(uint8_t reg, uint8_t value)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b082      	sub	sp, #8
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	460a      	mov	r2, r1
 8000b40:	71fb      	strb	r3, [r7, #7]
 8000b42:	4613      	mov	r3, r2
 8000b44:	71bb      	strb	r3, [r7, #6]
    nrf24_csn_digitalWrite(LOW);
 8000b46:	2000      	movs	r0, #0
 8000b48:	f7ff fe5a 	bl	8000800 <nrf24_csn_digitalWrite>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	f003 031f 	and.w	r3, r3, #31
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	f043 0320 	orr.w	r3, r3, #32
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f7ff ff9d 	bl	8000a9a <spi_transfer>
    spi_transfer(value);
 8000b60:	79bb      	ldrb	r3, [r7, #6]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff ff99 	bl	8000a9a <spi_transfer>
    nrf24_csn_digitalWrite(HIGH);
 8000b68:	2001      	movs	r0, #1
 8000b6a:	f7ff fe49 	bl	8000800 <nrf24_csn_digitalWrite>
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <nrf24_readRegister>:

/* Read single register from nrf24 */
void nrf24_readRegister(uint8_t reg, uint8_t* value, uint8_t len)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	6039      	str	r1, [r7, #0]
 8000b80:	71fb      	strb	r3, [r7, #7]
 8000b82:	4613      	mov	r3, r2
 8000b84:	71bb      	strb	r3, [r7, #6]
    nrf24_csn_digitalWrite(LOW);
 8000b86:	2000      	movs	r0, #0
 8000b88:	f7ff fe3a 	bl	8000800 <nrf24_csn_digitalWrite>
    spi_transfer(R_REGISTER | (REGISTER_MASK & reg));
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	f003 031f 	and.w	r3, r3, #31
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff ff80 	bl	8000a9a <spi_transfer>
    nrf24_transferSync(value,value,len);
 8000b9a:	79bb      	ldrb	r3, [r7, #6]
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	6839      	ldr	r1, [r7, #0]
 8000ba0:	6838      	ldr	r0, [r7, #0]
 8000ba2:	f7ff ff8c 	bl	8000abe <nrf24_transferSync>
    nrf24_csn_digitalWrite(HIGH);
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	f7ff fe2a 	bl	8000800 <nrf24_csn_digitalWrite>
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <nrf24_writeRegister>:

/* Write to a single register of nrf24 */
void nrf24_writeRegister(uint8_t reg, uint8_t* value, uint8_t len) 
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	4603      	mov	r3, r0
 8000bbc:	6039      	str	r1, [r7, #0]
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	71bb      	strb	r3, [r7, #6]
    nrf24_csn_digitalWrite(LOW);
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	f7ff fe1b 	bl	8000800 <nrf24_csn_digitalWrite>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	f003 031f 	and.w	r3, r3, #31
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	f043 0320 	orr.w	r3, r3, #32
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff ff5e 	bl	8000a9a <spi_transfer>
    nrf24_transmitSync(value,len);
 8000bde:	79bb      	ldrb	r3, [r7, #6]
 8000be0:	4619      	mov	r1, r3
 8000be2:	6838      	ldr	r0, [r7, #0]
 8000be4:	f7ff ff8c 	bl	8000b00 <nrf24_transmitSync>
    nrf24_csn_digitalWrite(HIGH);
 8000be8:	2001      	movs	r0, #1
 8000bea:	f7ff fe09 	bl	8000800 <nrf24_csn_digitalWrite>
}
 8000bee:	bf00      	nop
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
	...

08000bf8 <nRF24_GPIO_Init>:
#include "nrf24_hal.h"
#include "nrf24.h"

// Configure the GPIO lines of the nRF24L01 transceiver
// note: IRQ pin must be configured separately
void nRF24_GPIO_Init(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b088      	sub	sp, #32
 8000bfc:	af00      	add	r7, sp, #0

	SPI_InitTypeDef  SPI_InitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable SPI1 and GPIOA clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000bfe:	2101      	movs	r1, #1
 8000c00:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000c04:	f7ff fb7a 	bl	80002fc <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000c08:	2101      	movs	r1, #1
 8000c0a:	2004      	movs	r0, #4
 8000c0c:	f7ff fb76 	bl	80002fc <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000c10:	2101      	movs	r1, #1
 8000c12:	2008      	movs	r0, #8
 8000c14:	f7ff fb72 	bl	80002fc <RCC_APB2PeriphClockCmd>


	//SPI - SCK, MISO, MOSI
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7;
 8000c18:	23e0      	movs	r3, #224	; 0xe0
 8000c1a:	813b      	strh	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000c1c:	2318      	movs	r3, #24
 8000c1e:	72fb      	strb	r3, [r7, #11]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000c20:	2301      	movs	r3, #1
 8000c22:	72bb      	strb	r3, [r7, #10]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000c24:	f107 0308 	add.w	r3, r7, #8
 8000c28:	4619      	mov	r1, r3
 8000c2a:	482a      	ldr	r0, [pc, #168]	; (8000cd4 <nRF24_GPIO_Init+0xdc>)
 8000c2c:	f7ff fa8e 	bl	800014c <GPIO_Init>



	//CS hdwr
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
 8000c30:	2340      	movs	r3, #64	; 0x40
 8000c32:	813b      	strh	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000c34:	2310      	movs	r3, #16
 8000c36:	72fb      	strb	r3, [r7, #11]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	72bb      	strb	r3, [r7, #10]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000c3c:	f107 0308 	add.w	r3, r7, #8
 8000c40:	4619      	mov	r1, r3
 8000c42:	4825      	ldr	r0, [pc, #148]	; (8000cd8 <nRF24_GPIO_Init+0xe0>)
 8000c44:	f7ff fa82 	bl	800014c <GPIO_Init>


	/* SPI1 configuration */
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8000c4c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000c50:	81fb      	strh	r3, [r7, #14]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8000c52:	2300      	movs	r3, #0
 8000c54:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8000c56:	2300      	movs	r3, #0
 8000c58:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	82bb      	strh	r3, [r7, #20]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8000c5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c62:	82fb      	strh	r3, [r7, #22]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8000c64:	2318      	movs	r3, #24
 8000c66:	833b      	strh	r3, [r7, #24]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	837b      	strh	r3, [r7, #26]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8000c6c:	2307      	movs	r3, #7
 8000c6e:	83bb      	strh	r3, [r7, #28]
	SPI_SSOutputCmd(SPI1, ENABLE);
 8000c70:	2101      	movs	r1, #1
 8000c72:	481a      	ldr	r0, [pc, #104]	; (8000cdc <nRF24_GPIO_Init+0xe4>)
 8000c74:	f7ff fbdc 	bl	8000430 <SPI_SSOutputCmd>
	SPI_Init(SPI1, &SPI_InitStructure);
 8000c78:	f107 030c 	add.w	r3, r7, #12
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4817      	ldr	r0, [pc, #92]	; (8000cdc <nRF24_GPIO_Init+0xe4>)
 8000c80:	f7ff fb5a 	bl	8000338 <SPI_Init>

	/* Enable SPI1  */
	SPI_Cmd(SPI1, ENABLE);
 8000c84:	2101      	movs	r1, #1
 8000c86:	4815      	ldr	r0, [pc, #84]	; (8000cdc <nRF24_GPIO_Init+0xe4>)
 8000c88:	f7ff fb99 	bl	80003be <SPI_Cmd>


	GPIO_InitTypeDef PORT;

	// Enable the nRF24L01 GPIO peripherals
	RCC->APB2ENR |= nRF24_GPIO_PERIPHERALS;
 8000c8c:	4a14      	ldr	r2, [pc, #80]	; (8000ce0 <nRF24_GPIO_Init+0xe8>)
 8000c8e:	4b14      	ldr	r3, [pc, #80]	; (8000ce0 <nRF24_GPIO_Init+0xe8>)
 8000c90:	699b      	ldr	r3, [r3, #24]
 8000c92:	f043 0308 	orr.w	r3, r3, #8
 8000c96:	6193      	str	r3, [r2, #24]

	// Configure CSN pin
	PORT.GPIO_Mode = GPIO_Mode_Out_PP;
 8000c98:	2310      	movs	r3, #16
 8000c9a:	71fb      	strb	r3, [r7, #7]
	PORT.GPIO_Speed = GPIO_Speed_2MHz;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	71bb      	strb	r3, [r7, #6]
	PORT.GPIO_Pin = nRF24_CSN_PIN;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	80bb      	strh	r3, [r7, #4]
	GPIO_Init(nRF24_CSN_PORT, &PORT);
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	480b      	ldr	r0, [pc, #44]	; (8000cd8 <nRF24_GPIO_Init+0xe0>)
 8000caa:	f7ff fa4f 	bl	800014c <GPIO_Init>
	nRF24_CSN_H();
 8000cae:	2102      	movs	r1, #2
 8000cb0:	4809      	ldr	r0, [pc, #36]	; (8000cd8 <nRF24_GPIO_Init+0xe0>)
 8000cb2:	f7ff fb07 	bl	80002c4 <GPIO_SetBits>

	// Configure CE pin
	PORT.GPIO_Pin = nRF24_CE_PIN;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	80bb      	strh	r3, [r7, #4]
	GPIO_Init(nRF24_CE_PORT, &PORT);
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4806      	ldr	r0, [pc, #24]	; (8000cd8 <nRF24_GPIO_Init+0xe0>)
 8000cc0:	f7ff fa44 	bl	800014c <GPIO_Init>
	nRF24_CE_L();
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	4804      	ldr	r0, [pc, #16]	; (8000cd8 <nRF24_GPIO_Init+0xe0>)
 8000cc8:	f7ff fb0a 	bl	80002e0 <GPIO_ResetBits>
}
 8000ccc:	bf00      	nop
 8000cce:	3720      	adds	r7, #32
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40010800 	.word	0x40010800
 8000cd8:	40010c00 	.word	0x40010c00
 8000cdc:	40013000 	.word	0x40013000
 8000ce0:	40021000 	.word	0x40021000

08000ce4 <nRF24_LL_RW>:

// Low level SPI transmit/receive function (hardware depended)
// input:
//   data - value to transmit via SPI
// return: value received from SPI
uint8_t nRF24_LL_RW(uint8_t data) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	71fb      	strb	r3, [r7, #7]

	 // Wait until TX buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_TXE) == RESET);
 8000cee:	bf00      	nop
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	480e      	ldr	r0, [pc, #56]	; (8000d2c <nRF24_LL_RW+0x48>)
 8000cf4:	f7ff fbbb 	bl	800046e <SPI_I2S_GetFlagStatus>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d0f8      	beq.n	8000cf0 <nRF24_LL_RW+0xc>
	// Send byte to SPI (TXE cleared)
	SPI_I2S_SendData(nRF24_SPI_PORT, data);
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	b29b      	uxth	r3, r3
 8000d02:	4619      	mov	r1, r3
 8000d04:	4809      	ldr	r0, [pc, #36]	; (8000d2c <nRF24_LL_RW+0x48>)
 8000d06:	f7ff fb79 	bl	80003fc <SPI_I2S_SendData>
	// Wait while receive buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_RXNE) == RESET);
 8000d0a:	bf00      	nop
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	4807      	ldr	r0, [pc, #28]	; (8000d2c <nRF24_LL_RW+0x48>)
 8000d10:	f7ff fbad 	bl	800046e <SPI_I2S_GetFlagStatus>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d0f8      	beq.n	8000d0c <nRF24_LL_RW+0x28>

	// Return received byte
	return (uint8_t)SPI_I2S_ReceiveData(nRF24_SPI_PORT);
 8000d1a:	4804      	ldr	r0, [pc, #16]	; (8000d2c <nRF24_LL_RW+0x48>)
 8000d1c:	f7ff fb7c 	bl	8000418 <SPI_I2S_ReceiveData>
 8000d20:	4603      	mov	r3, r0
 8000d22:	b2db      	uxtb	r3, r3
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40013000 	.word	0x40013000

08000d30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000d34:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000d36:	e003      	b.n	8000d40 <LoopCopyDataInit>

08000d38 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000d38:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000d3a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000d3c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000d3e:	3104      	adds	r1, #4

08000d40 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000d40:	480b      	ldr	r0, [pc, #44]	; (8000d70 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000d42:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000d44:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000d46:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000d48:	d3f6      	bcc.n	8000d38 <CopyDataInit>
	ldr	r2, =_sbss
 8000d4a:	4a0b      	ldr	r2, [pc, #44]	; (8000d78 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000d4c:	e002      	b.n	8000d54 <LoopFillZerobss>

08000d4e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000d4e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000d50:	f842 3b04 	str.w	r3, [r2], #4

08000d54 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000d54:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000d56:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000d58:	d3f9      	bcc.n	8000d4e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d5a:	f000 f83d 	bl	8000dd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d5e:	f000 f8f5 	bl	8000f4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d62:	f7ff fb9f 	bl	80004a4 <main>
	bx	lr
 8000d66:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d68:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8000d6c:	08000fdc 	.word	0x08000fdc
	ldr	r0, =_sdata
 8000d70:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000d74:	200003d8 	.word	0x200003d8
	ldr	r2, =_sbss
 8000d78:	200003d8 	.word	0x200003d8
	ldr	r3, = _ebss
 8000d7c:	2000043c 	.word	0x2000043c

08000d80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d80:	e7fe      	b.n	8000d80 <ADC1_2_IRQHandler>

08000d82 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000d82:	b480      	push	{r7}
 8000d84:	af00      	add	r7, sp, #0
}
 8000d86:	bf00      	nop
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr

08000d8e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000d92:	e7fe      	b.n	8000d92 <HardFault_Handler+0x4>

08000d94 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000d98:	e7fe      	b.n	8000d98 <MemManage_Handler+0x4>

08000d9a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000d9e:	e7fe      	b.n	8000d9e <BusFault_Handler+0x4>

08000da0 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000da4:	e7fe      	b.n	8000da4 <UsageFault_Handler+0x4>

08000da6 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000da6:	b480      	push	{r7}
 8000da8:	af00      	add	r7, sp, #0
}
 8000daa:	bf00      	nop
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr

08000db2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000db2:	b480      	push	{r7}
 8000db4:	af00      	add	r7, sp, #0
}
 8000db6:	bf00      	nop
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bc80      	pop	{r7}
 8000dbc:	4770      	bx	lr

08000dbe <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	af00      	add	r7, sp, #0
}
 8000dc2:	bf00      	nop
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr

08000dca <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	af00      	add	r7, sp, #0
}
 8000dce:	bf00      	nop
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bc80      	pop	{r7}
 8000dd4:	4770      	bx	lr
	...

08000dd8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000ddc:	4a15      	ldr	r2, [pc, #84]	; (8000e34 <SystemInit+0x5c>)
 8000dde:	4b15      	ldr	r3, [pc, #84]	; (8000e34 <SystemInit+0x5c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000de8:	4912      	ldr	r1, [pc, #72]	; (8000e34 <SystemInit+0x5c>)
 8000dea:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <SystemInit+0x5c>)
 8000dec:	685a      	ldr	r2, [r3, #4]
 8000dee:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <SystemInit+0x60>)
 8000df0:	4013      	ands	r3, r2
 8000df2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000df4:	4a0f      	ldr	r2, [pc, #60]	; (8000e34 <SystemInit+0x5c>)
 8000df6:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <SystemInit+0x5c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000dfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e02:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000e04:	4a0b      	ldr	r2, [pc, #44]	; (8000e34 <SystemInit+0x5c>)
 8000e06:	4b0b      	ldr	r3, [pc, #44]	; (8000e34 <SystemInit+0x5c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e0e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000e10:	4a08      	ldr	r2, [pc, #32]	; (8000e34 <SystemInit+0x5c>)
 8000e12:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <SystemInit+0x5c>)
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000e1a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000e1c:	4b05      	ldr	r3, [pc, #20]	; (8000e34 <SystemInit+0x5c>)
 8000e1e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000e22:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000e24:	f000 f80c 	bl	8000e40 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000e28:	4b04      	ldr	r3, [pc, #16]	; (8000e3c <SystemInit+0x64>)
 8000e2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e2e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000e30:	bf00      	nop
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40021000 	.word	0x40021000
 8000e38:	f8ff0000 	.word	0xf8ff0000
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000e44:	f000 f802 	bl	8000e4c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000e48:	bf00      	nop
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
 8000e56:	2300      	movs	r3, #0
 8000e58:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000e5a:	4a3a      	ldr	r2, [pc, #232]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000e5c:	4b39      	ldr	r3, [pc, #228]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e64:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000e66:	4b37      	ldr	r3, [pc, #220]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3301      	adds	r3, #1
 8000e74:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d103      	bne.n	8000e84 <SetSysClockTo72+0x38>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000e82:	d1f0      	bne.n	8000e66 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000e84:	4b2f      	ldr	r3, [pc, #188]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d002      	beq.n	8000e96 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000e90:	2301      	movs	r3, #1
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	e001      	b.n	8000e9a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000e96:	2300      	movs	r3, #0
 8000e98:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d14b      	bne.n	8000f38 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8000ea0:	4a29      	ldr	r2, [pc, #164]	; (8000f48 <SetSysClockTo72+0xfc>)
 8000ea2:	4b29      	ldr	r3, [pc, #164]	; (8000f48 <SetSysClockTo72+0xfc>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f043 0310 	orr.w	r3, r3, #16
 8000eaa:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8000eac:	4a26      	ldr	r2, [pc, #152]	; (8000f48 <SetSysClockTo72+0xfc>)
 8000eae:	4b26      	ldr	r3, [pc, #152]	; (8000f48 <SetSysClockTo72+0xfc>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f023 0303 	bic.w	r3, r3, #3
 8000eb6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8000eb8:	4a23      	ldr	r2, [pc, #140]	; (8000f48 <SetSysClockTo72+0xfc>)
 8000eba:	4b23      	ldr	r3, [pc, #140]	; (8000f48 <SetSysClockTo72+0xfc>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f043 0302 	orr.w	r3, r3, #2
 8000ec2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000ec4:	4a1f      	ldr	r2, [pc, #124]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000ec6:	4b1f      	ldr	r3, [pc, #124]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000ecc:	4a1d      	ldr	r2, [pc, #116]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000ece:	4b1d      	ldr	r3, [pc, #116]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8000ed4:	4a1b      	ldr	r2, [pc, #108]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000ed6:	4b1b      	ldr	r3, [pc, #108]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ede:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8000ee0:	4a18      	ldr	r2, [pc, #96]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000ee2:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000eea:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8000eec:	4a15      	ldr	r2, [pc, #84]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000ef6:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000ef8:	4a12      	ldr	r2, [pc, #72]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f02:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000f04:	bf00      	nop
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d0f9      	beq.n	8000f06 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000f12:	4a0c      	ldr	r2, [pc, #48]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000f14:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f023 0303 	bic.w	r3, r3, #3
 8000f1c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8000f1e:	4a09      	ldr	r2, [pc, #36]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000f20:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f043 0302 	orr.w	r3, r3, #2
 8000f28:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8000f2a:	bf00      	nop
 8000f2c:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <SetSysClockTo72+0xf8>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 030c 	and.w	r3, r3, #12
 8000f34:	2b08      	cmp	r3, #8
 8000f36:	d1f9      	bne.n	8000f2c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000f38:	bf00      	nop
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	40021000 	.word	0x40021000
 8000f48:	40022000 	.word	0x40022000

08000f4c <__libc_init_array>:
 8000f4c:	b570      	push	{r4, r5, r6, lr}
 8000f4e:	2500      	movs	r5, #0
 8000f50:	4e0c      	ldr	r6, [pc, #48]	; (8000f84 <__libc_init_array+0x38>)
 8000f52:	4c0d      	ldr	r4, [pc, #52]	; (8000f88 <__libc_init_array+0x3c>)
 8000f54:	1ba4      	subs	r4, r4, r6
 8000f56:	10a4      	asrs	r4, r4, #2
 8000f58:	42a5      	cmp	r5, r4
 8000f5a:	d109      	bne.n	8000f70 <__libc_init_array+0x24>
 8000f5c:	f000 f82e 	bl	8000fbc <_init>
 8000f60:	2500      	movs	r5, #0
 8000f62:	4e0a      	ldr	r6, [pc, #40]	; (8000f8c <__libc_init_array+0x40>)
 8000f64:	4c0a      	ldr	r4, [pc, #40]	; (8000f90 <__libc_init_array+0x44>)
 8000f66:	1ba4      	subs	r4, r4, r6
 8000f68:	10a4      	asrs	r4, r4, #2
 8000f6a:	42a5      	cmp	r5, r4
 8000f6c:	d105      	bne.n	8000f7a <__libc_init_array+0x2e>
 8000f6e:	bd70      	pop	{r4, r5, r6, pc}
 8000f70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f74:	4798      	blx	r3
 8000f76:	3501      	adds	r5, #1
 8000f78:	e7ee      	b.n	8000f58 <__libc_init_array+0xc>
 8000f7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000f7e:	4798      	blx	r3
 8000f80:	3501      	adds	r5, #1
 8000f82:	e7f2      	b.n	8000f6a <__libc_init_array+0x1e>
 8000f84:	08000fd4 	.word	0x08000fd4
 8000f88:	08000fd4 	.word	0x08000fd4
 8000f8c:	08000fd4 	.word	0x08000fd4
 8000f90:	08000fd8 	.word	0x08000fd8

08000f94 <memcpy>:
 8000f94:	b510      	push	{r4, lr}
 8000f96:	1e43      	subs	r3, r0, #1
 8000f98:	440a      	add	r2, r1
 8000f9a:	4291      	cmp	r1, r2
 8000f9c:	d100      	bne.n	8000fa0 <memcpy+0xc>
 8000f9e:	bd10      	pop	{r4, pc}
 8000fa0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000fa4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000fa8:	e7f7      	b.n	8000f9a <memcpy+0x6>

08000faa <memset>:
 8000faa:	4603      	mov	r3, r0
 8000fac:	4402      	add	r2, r0
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d100      	bne.n	8000fb4 <memset+0xa>
 8000fb2:	4770      	bx	lr
 8000fb4:	f803 1b01 	strb.w	r1, [r3], #1
 8000fb8:	e7f9      	b.n	8000fae <memset+0x4>
	...

08000fbc <_init>:
 8000fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fbe:	bf00      	nop
 8000fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fc2:	bc08      	pop	{r3}
 8000fc4:	469e      	mov	lr, r3
 8000fc6:	4770      	bx	lr

08000fc8 <_fini>:
 8000fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fca:	bf00      	nop
 8000fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fce:	bc08      	pop	{r3}
 8000fd0:	469e      	mov	lr, r3
 8000fd2:	4770      	bx	lr
