Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2055
design__instance__area,25187.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002760904317256063
power__switching__total,0.00007583837577840313
power__leakage__total,0.0000023572376903757686
power__total,0.00035428605042397976
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26598349275951383
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2633261738749194
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10624168512319979
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.114924850666672
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106242
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.604935
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2874053021366576
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2843274862695939
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6047572058749896
timing__setup__ws__corner:nom_slow_1p08V_125C,12.305659062267859
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.604757
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.305659
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27357086814669024
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2702533551218309
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29090103371758524
timing__setup__ws__corner:nom_typ_1p20V_25C,14.785236564663442
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.290901
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.034660
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26598349275951383
clock__skew__worst_setup,0.2633261738749194
timing__hold__ws,0.10624168512319979
timing__setup__ws,12.305659062267859
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106242
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.305659
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2055
design__instance__area__stdcell,25187.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.419029
design__instance__utilization__stdcell,0.419029
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,18.144
design__instance__count__class:inverter,70
design__instance__area__class:inverter,391.91
design__instance__count__class:sequential_cell,103
design__instance__area__class:sequential_cell,4858.96
design__instance__count__class:multi_input_combinational_cell,1528
design__instance__area__class:multi_input_combinational_cell,15482.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,326
design__instance__area__class:timing_repair_buffer,4233
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,57541.9
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,110
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2168
route__net__special,2
route__drc_errors__iter:0,1876
route__wirelength__iter:0,67221
route__drc_errors__iter:1,1052
route__wirelength__iter:1,66662
route__drc_errors__iter:2,1015
route__wirelength__iter:2,66671
route__drc_errors__iter:3,268
route__wirelength__iter:3,66244
route__drc_errors__iter:4,11
route__wirelength__iter:4,66179
route__drc_errors__iter:5,1
route__wirelength__iter:5,66157
route__drc_errors__iter:6,0
route__wirelength__iter:6,66157
route__drc_errors,0
route__wirelength,66157
route__vias,15182
route__vias__singlecut,15182
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,364.03
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,108
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,108
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,108
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,108
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000975427
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000871646
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000184993
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000871646
design_powergrid__voltage__worst,0.00000871646
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000975427
design_powergrid__drop__worst__net:VPWR,0.00000975427
design_powergrid__voltage__worst__net:VGND,0.00000871646
design_powergrid__drop__worst__net:VGND,0.00000871646
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000209999999999999979909191642757360085624895873479545116424560546875
ir__drop__worst,0.0000097499999999999998234918863193598781435866840183734893798828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
