Analysis & Synthesis report for DP3_Spring2015
Tue Apr 28 22:17:19 2015
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for Top-level Entity: |DP3_Spring2015
 13. Source assignments for cpu:cpu0
 14. Source assignments for dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 15. Parameter Settings for User Entity Instance: cpu:cpu0|instruction_rom:instr_mem
 16. Parameter Settings for User Entity Instance: cpu:cpu0|single_port_ram:data_mem
 17. Parameter Settings for User Entity Instance: dp3_probe:debug|altsource_probe:altsource_probe_component
 18. Parameter Settings for User Entity Instance: button_fsm:button_fsm0
 19. Port Connectivity Checks: "dp3_probe:debug"
 20. Port Connectivity Checks: "cpu:cpu0|mux:mux_b"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 28 22:17:19 2015      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; DP3_Spring2015                             ;
; Top-level Entity Name              ; DP3_Spring2015                             ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 8,454                                      ;
;     Total combinational functions  ; 4,258                                      ;
;     Dedicated logic registers      ; 4,482                                      ;
; Total registers                    ; 4482                                       ;
; Total pins                         ; 15                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DP3_Spring2015     ; DP3_Spring2015     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+-----------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+-----------------------------+------------------------------------------------------------------------------------+---------+
; DP3_Spring2015.v                 ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/DP3_Spring2015.v  ;         ;
; mux.v                            ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/mux.v             ;         ;
; mux16_1_8bits.v                  ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/mux16_1_8bits.v   ;         ;
; pc_controller.v                  ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/pc_controller.v   ;         ;
; single_port_ram.v                ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/single_port_ram.v ;         ;
; button_fsm.v                     ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/button_fsm.v      ;         ;
; dual_port_ram.v                  ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/dual_port_ram.v   ;         ;
; function_unit.v                  ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/function_unit.v   ;         ;
; instr_decoder.v                  ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/instr_decoder.v   ;         ;
; instruction_rom.v                ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/instruction_rom.v ;         ;
; instruction.txt                  ; yes             ; User File                   ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/instruction.txt   ;         ;
; cpu.v                            ; yes             ; User Verilog HDL File       ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/cpu.v             ;         ;
; data.txt                         ; yes             ; User File                   ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/data.txt          ;         ;
; dp3_probe.v                      ; yes             ; User Wizard-Generated File  ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/dp3_probe.v       ;         ;
; altsource_probe.v                ; yes             ; Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe.v                   ;         ;
; altsource_probe_body.vhd         ; yes             ; Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe_body.vhd            ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction      ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction      ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                         ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction      ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;         ;
+----------------------------------+-----------------+-----------------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 8,454   ;
;                                             ;         ;
; Total combinational functions               ; 4258    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 3240    ;
;     -- 3 input functions                    ; 538     ;
;     -- <=2 input functions                  ; 480     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 4145    ;
;     -- arithmetic mode                      ; 113     ;
;                                             ;         ;
; Total registers                             ; 4482    ;
;     -- Dedicated logic registers            ; 4482    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 15      ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; cpu_clk ;
; Maximum fan-out                             ; 4240    ;
; Total fan-out                               ; 28972   ;
; Average fan-out                             ; 3.30    ;
+---------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Library Name ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DP3_Spring2015                                                      ; 4258 (162)        ; 4482 (2)     ; 0           ; 0            ; 0       ; 0         ; 15   ; 0            ; |DP3_Spring2015                                                                                                                                                                                                           ; work         ;
;    |button_fsm:button_fsm0|                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|button_fsm:button_fsm0                                                                                                                                                                                    ; work         ;
;    |cpu:cpu0|                                                        ; 3723 (202)        ; 4240 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|cpu:cpu0                                                                                                                                                                                                  ; work         ;
;       |dual_port_ram:register_file|                                  ; 132 (132)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file                                                                                                                                                                      ; work         ;
;       |function_unit:func_unit|                                      ; 249 (249)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|cpu:cpu0|function_unit:func_unit                                                                                                                                                                          ; work         ;
;       |instruction_rom:instr_mem|                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|cpu:cpu0|instruction_rom:instr_mem                                                                                                                                                                        ; work         ;
;       |mux:mux_b|                                                    ; 83 (83)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|cpu:cpu0|mux:mux_b                                                                                                                                                                                        ; work         ;
;       |pc_controller:pc_ctrl|                                        ; 27 (27)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|cpu:cpu0|pc_controller:pc_ctrl                                                                                                                                                                            ; work         ;
;       |single_port_ram:data_mem|                                     ; 3017 (3017)       ; 4096 (4096)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|cpu:cpu0|single_port_ram:data_mem                                                                                                                                                                         ; work         ;
;    |dp3_probe:debug|                                                 ; 178 (0)           ; 161 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|dp3_probe:debug                                                                                                                                                                                           ; work         ;
;       |altsource_probe:altsource_probe_component|                    ; 178 (0)           ; 161 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|dp3_probe:debug|altsource_probe:altsource_probe_component                                                                                                                                                 ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|            ; 178 (3)           ; 161 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                  ; work         ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst| ; 175 (158)         ; 161 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                           ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|           ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst ; work         ;
;    |mux16_1_8bits:LED_mux|                                           ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|mux16_1_8bits:LED_mux                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                ; 113 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|sld_hub:auto_hub                                                                                                                                                                                          ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                 ; 112 (76)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                             ; work         ;
;          |sld_rom_sr:hub_info_reg|                                   ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                     ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                 ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DP3_Spring2015|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                   ; work         ;
+----------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                                              ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------+------------------------------------------------------------------------------+
; Altera ; In-System Sources and Probes ; 12.1    ; N/A          ; N/A          ; |DP3_Spring2015|dp3_probe:debug ; C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/dp3_probe.v ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4482  ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 187   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4428  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DP3_Spring2015|dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |DP3_Spring2015|cpu:cpu0|pc_controller:pc_ctrl|PC[5]                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file|ram[7][1]                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file|ram[6][1]                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file|ram[5][11]                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file|ram[4][8]                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file|ram[3][8]                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file|ram[2][2]                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file|ram[1][6]                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file|ram[0][12]                                                                                                                                                                           ;
; 5:1                ; 136 bits  ; 408 LEs       ; 272 LEs              ; 136 LEs                ; Yes        ; |DP3_Spring2015|dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[102]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DP3_Spring2015|dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DP3_Spring2015|dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3] ;
; 17:1               ; 4 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; Yes        ; |DP3_Spring2015|dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DP3_Spring2015|cpu:cpu0|mux:mux_d|q[3]                                                                                                                                                                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DP3_Spring2015|cpu:cpu0|dual_port_ram:register_file|Mux13                                                                                                                                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DP3_Spring2015|mux16_1_8bits:LED_mux|Mux4                                                                                                                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |DP3_Spring2015|cpu:cpu0|pc_controller:pc_ctrl|Add0                                                                                                                                                                                       ;
; 16:1               ; 14 bits   ; 140 LEs       ; 126 LEs              ; 14 LEs                 ; No         ; |DP3_Spring2015|cpu:cpu0|function_unit:func_unit|temp_F[8]                                                                                                                                                                                ;
; 9:1                ; 13 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; No         ; |DP3_Spring2015|cpu:cpu0|mux:mux_b|q[7]                                                                                                                                                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DP3_Spring2015|cpu:cpu0|mux:mux_b|q[0]                                                                                                                                                                                                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; No         ; |DP3_Spring2015|cpu:cpu0|pc_controller:pc_ctrl|Add0                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |DP3_Spring2015 ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[0]      ;
+------------------------------+-------+------+------------+


+-----------------------------------------------------------+
; Source assignments for cpu:cpu0                           ;
+------------------------------+-------+------+-------------+
; Assignment                   ; Value ; From ; To          ;
+------------------------------+-------+------+-------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IR[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IR[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[15]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[15]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[14]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[14]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[13]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[13]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[12]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[12]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[11]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[11]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[10]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[10]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[9]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[9]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[8]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[8]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PC[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PC[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[15]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[15]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[14]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[14]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[13]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[13]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[12]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[12]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[11]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[11]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[10]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[10]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[9]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[9]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[8]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[8]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; instr[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; instr[0]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DA[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DA[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DA[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DA[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; DA[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; DA[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; AA[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; AA[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; AA[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; AA[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; AA[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; AA[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; BA[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; BA[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; BA[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; BA[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; BA[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; BA[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MB          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MB          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; FS[3]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; FS[3]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; FS[2]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; FS[2]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; FS[1]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; FS[1]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; FS[0]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; FS[0]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MD          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MD          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; RW          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; RW          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; MW          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; MW          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; PL          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; PL          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; JB          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; JB          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; BC          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; BC          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; N           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; N           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; C           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; C           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; V           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; V           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Z           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Z           ;
+------------------------------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|instruction_rom:instr_mem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                         ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu0|single_port_ram:data_mem ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                        ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dp3_probe:debug|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                       ;
+-------------------------+-----------------+------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                     ;
; lpm_hint                ; UNUSED          ; String                                                     ;
; sld_auto_instance_index ; NO              ; String                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                             ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                             ;
; instance_id             ; 2504            ; String                                                     ;
; probe_width             ; 144             ; Signed Integer                                             ;
; source_width            ; 8               ; Signed Integer                                             ;
; source_initial_value    ;  0              ; String                                                     ;
; enable_metastability    ; NO              ; String                                                     ;
+-------------------------+-----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_fsm:button_fsm0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; s0             ; 0     ; Unsigned Binary                            ;
; s1             ; 1     ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dp3_probe:debug"                                                                                                                                                                              ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; probe        ; Input  ; Warning  ; Input port expression (176 bits) is wider than the input port (144 bits) it drives.  The 32 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; source       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.                ;
; source[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu0|mux:mux_b" ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; din_1[15..3] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr 28 22:16:54 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DP3_Spring2015 -c DP3_Spring2015
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file dp3_spring2015.v
    Info (12023): Found entity 1: DP3_Spring2015
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux
Info (12021): Found 1 design units, including 1 entities, in source file mux16_1_8bits.v
    Info (12023): Found entity 1: mux16_1_8bits
Info (12021): Found 1 design units, including 1 entities, in source file pc_controller.v
    Info (12023): Found entity 1: pc_controller
Info (12021): Found 1 design units, including 1 entities, in source file single_port_ram.v
    Info (12023): Found entity 1: single_port_ram
Info (12021): Found 1 design units, including 1 entities, in source file button_fsm.v
    Info (12023): Found entity 1: button_fsm
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_ram.v
    Info (12023): Found entity 1: dual_port_ram
Info (12021): Found 1 design units, including 1 entities, in source file function_unit.v
    Info (12023): Found entity 1: function_unit
Info (12021): Found 1 design units, including 1 entities, in source file instr_decoder.v
    Info (12023): Found entity 1: instr_decoder
Info (12021): Found 1 design units, including 1 entities, in source file instruction_rom.v
    Info (12023): Found entity 1: instruction_rom
Info (12021): Found 2 design units, including 2 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu
    Info (12023): Found entity 2: reversemodule
Info (12021): Found 1 design units, including 1 entities, in source file dp3_probe.v
    Info (12023): Found entity 1: dp3_probe
Info (12127): Elaborating entity "DP3_Spring2015" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu0"
Info (12128): Elaborating entity "pc_controller" for hierarchy "cpu:cpu0|pc_controller:pc_ctrl"
Info (12128): Elaborating entity "instruction_rom" for hierarchy "cpu:cpu0|instruction_rom:instr_mem"
Warning (10850): Verilog HDL warning at instruction_rom.v(32): number of words (8) in memory file does not match the number of elements in the address range [0:1023]
Warning (10030): Net "rom.data_a" at instruction_rom.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at instruction_rom.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at instruction_rom.v(28) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "instr_decoder" for hierarchy "cpu:cpu0|instr_decoder:instruction_decoder"
Info (12128): Elaborating entity "dual_port_ram" for hierarchy "cpu:cpu0|dual_port_ram:register_file"
Info (12128): Elaborating entity "mux" for hierarchy "cpu:cpu0|mux:mux_b"
Info (12128): Elaborating entity "function_unit" for hierarchy "cpu:cpu0|function_unit:func_unit"
Info (12128): Elaborating entity "single_port_ram" for hierarchy "cpu:cpu0|single_port_ram:data_mem"
Warning (10036): Verilog HDL or VHDL warning at single_port_ram.v(29): object "addr_reg" assigned a value but never read
Info (12128): Elaborating entity "reversemodule" for hierarchy "cpu:cpu0|reversemodule:revname"
Info (12128): Elaborating entity "dp3_probe" for hierarchy "dp3_probe:debug"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "dp3_probe:debug|altsource_probe:altsource_probe_component"
Info (12130): Elaborated megafunction instantiation "dp3_probe:debug|altsource_probe:altsource_probe_component"
Info (12133): Instantiated megafunction "dp3_probe:debug|altsource_probe:altsource_probe_component" with the following parameter:
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "2504"
    Info (12134): Parameter "probe_width" = "144"
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "8"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "dp3_probe:debug|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst"
Info (12128): Elaborating entity "button_fsm" for hierarchy "button_fsm:button_fsm0"
Info (12128): Elaborating entity "mux16_1_8bits" for hierarchy "mux16_1_8bits:LED_mux"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "cpu:cpu0|instruction_rom:instr_mem|rom" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "cpu:cpu0|single_port_ram:data_mem|ram" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/db/DP3_Spring2015.ram0_instruction_rom_7c6b77ea.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "r5[0]"
    Info (17048): Logic cell "r4[8]"
    Info (17048): Logic cell "r4[0]"
    Info (17048): Logic cell "r5[8]"
    Info (17048): Logic cell "r2[8]"
    Info (17048): Logic cell "r3[0]"
    Info (17048): Logic cell "r2[0]"
    Info (17048): Logic cell "r3[8]"
    Info (17048): Logic cell "r1[0]"
    Info (17048): Logic cell "r0[8]"
    Info (17048): Logic cell "r0[0]"
    Info (17048): Logic cell "r1[8]"
    Info (17048): Logic cell "PC[8]"
    Info (17048): Logic cell "IR[0]"
    Info (17048): Logic cell "PC[0]"
    Info (17048): Logic cell "IR[8]"
    Info (17048): Logic cell "r3[1]"
    Info (17048): Logic cell "r5[1]"
    Info (17048): Logic cell "r1[1]"
    Info (17048): Logic cell "IR[1]"
    Info (17048): Logic cell "r4[9]"
    Info (17048): Logic cell "r2[9]"
    Info (17048): Logic cell "r0[9]"
    Info (17048): Logic cell "PC[9]"
    Info (17048): Logic cell "r2[1]"
    Info (17048): Logic cell "r4[1]"
    Info (17048): Logic cell "r0[1]"
    Info (17048): Logic cell "PC[1]"
    Info (17048): Logic cell "r5[9]"
    Info (17048): Logic cell "r3[9]"
    Info (17048): Logic cell "r1[9]"
    Info (17048): Logic cell "IR[9]"
    Info (17048): Logic cell "r3[2]"
    Info (17048): Logic cell "r2[10]"
    Info (17048): Logic cell "r2[2]"
    Info (17048): Logic cell "r3[10]"
    Info (17048): Logic cell "r4[10]"
    Info (17048): Logic cell "r5[2]"
    Info (17048): Logic cell "r4[2]"
    Info (17048): Logic cell "r5[10]"
    Info (17048): Logic cell "r0[10]"
    Info (17048): Logic cell "r1[2]"
    Info (17048): Logic cell "r0[2]"
    Info (17048): Logic cell "r1[10]"
    Info (17048): Logic cell "IR[2]"
    Info (17048): Logic cell "PC[10]"
    Info (17048): Logic cell "PC[2]"
    Info (17048): Logic cell "IR[10]"
    Info (17048): Logic cell "r2[11]"
    Info (17048): Logic cell "r4[11]"
    Info (17048): Logic cell "r0[11]"
    Info (17048): Logic cell "PC[11]"
    Info (17048): Logic cell "r5[3]"
    Info (17048): Logic cell "r3[3]"
    Info (17048): Logic cell "r1[3]"
    Info (17048): Logic cell "IR[3]"
    Info (17048): Logic cell "r4[3]"
    Info (17048): Logic cell "r2[3]"
    Info (17048): Logic cell "r0[3]"
    Info (17048): Logic cell "PC[3]"
    Info (17048): Logic cell "r3[11]"
    Info (17048): Logic cell "r5[11]"
    Info (17048): Logic cell "r1[11]"
    Info (17048): Logic cell "IR[11]"
    Info (17048): Logic cell "r5[4]"
    Info (17048): Logic cell "r4[12]"
    Info (17048): Logic cell "r4[4]"
    Info (17048): Logic cell "r5[12]"
    Info (17048): Logic cell "r2[12]"
    Info (17048): Logic cell "r3[4]"
    Info (17048): Logic cell "r2[4]"
    Info (17048): Logic cell "r3[12]"
    Info (17048): Logic cell "r1[4]"
    Info (17048): Logic cell "r0[12]"
    Info (17048): Logic cell "r0[4]"
    Info (17048): Logic cell "r1[12]"
    Info (17048): Logic cell "PC[12]"
    Info (17048): Logic cell "IR[4]"
    Info (17048): Logic cell "PC[4]"
    Info (17048): Logic cell "IR[12]"
    Info (17048): Logic cell "r3[5]"
    Info (17048): Logic cell "r5[5]"
    Info (17048): Logic cell "r1[5]"
    Info (17048): Logic cell "IR[5]"
    Info (17048): Logic cell "r4[13]"
    Info (17048): Logic cell "r2[13]"
    Info (17048): Logic cell "r0[13]"
    Info (17048): Logic cell "PC[13]"
    Info (17048): Logic cell "r2[5]"
    Info (17048): Logic cell "r4[5]"
    Info (17048): Logic cell "r0[5]"
    Info (17048): Logic cell "PC[5]"
    Info (17048): Logic cell "r5[13]"
    Info (17048): Logic cell "r3[13]"
    Info (17048): Logic cell "r1[13]"
    Info (17048): Logic cell "IR[13]"
    Info (17048): Logic cell "r3[6]"
    Info (17048): Logic cell "r2[14]"
    Info (17048): Logic cell "r2[6]"
    Info (17048): Logic cell "r3[14]"
    Info (17048): Logic cell "r4[14]"
    Info (17048): Logic cell "r5[6]"
    Info (17048): Logic cell "r4[6]"
    Info (17048): Logic cell "r5[14]"
    Info (17048): Logic cell "r0[14]"
    Info (17048): Logic cell "r1[6]"
    Info (17048): Logic cell "r0[6]"
    Info (17048): Logic cell "r1[14]"
    Info (17048): Logic cell "IR[6]"
    Info (17048): Logic cell "PC[14]"
    Info (17048): Logic cell "PC[6]"
    Info (17048): Logic cell "IR[14]"
    Info (17048): Logic cell "r2[15]"
    Info (17048): Logic cell "r4[15]"
    Info (17048): Logic cell "r0[15]"
    Info (17048): Logic cell "PC[15]"
    Info (17048): Logic cell "r5[7]"
    Info (17048): Logic cell "r3[7]"
    Info (17048): Logic cell "r1[7]"
    Info (17048): Logic cell "IR[7]"
    Info (17048): Logic cell "r4[7]"
    Info (17048): Logic cell "r2[7]"
    Info (17048): Logic cell "r0[7]"
    Info (17048): Logic cell "PC[7]"
    Info (17048): Logic cell "r3[15]"
    Info (17048): Logic cell "r5[15]"
    Info (17048): Logic cell "r1[15]"
    Info (17048): Logic cell "IR[15]"
    Info (17048): Logic cell "cpu:cpu0|r5[0]"
    Info (17048): Logic cell "cpu:cpu0|r4[8]"
    Info (17048): Logic cell "cpu:cpu0|r4[0]"
    Info (17048): Logic cell "cpu:cpu0|r5[8]"
    Info (17048): Logic cell "cpu:cpu0|r2[8]"
    Info (17048): Logic cell "cpu:cpu0|r3[0]"
    Info (17048): Logic cell "cpu:cpu0|r2[0]"
    Info (17048): Logic cell "cpu:cpu0|r3[8]"
    Info (17048): Logic cell "cpu:cpu0|r1[0]"
    Info (17048): Logic cell "cpu:cpu0|r0[8]"
    Info (17048): Logic cell "cpu:cpu0|r0[0]"
    Info (17048): Logic cell "cpu:cpu0|r1[8]"
    Info (17048): Logic cell "cpu:cpu0|PC[8]"
    Info (17048): Logic cell "cpu:cpu0|IR[0]"
    Info (17048): Logic cell "cpu:cpu0|PC[0]"
    Info (17048): Logic cell "cpu:cpu0|IR[8]"
    Info (17048): Logic cell "cpu:cpu0|r3[1]"
    Info (17048): Logic cell "cpu:cpu0|r5[1]"
    Info (17048): Logic cell "cpu:cpu0|r1[1]"
    Info (17048): Logic cell "cpu:cpu0|IR[1]"
    Info (17048): Logic cell "cpu:cpu0|r4[9]"
    Info (17048): Logic cell "cpu:cpu0|r2[9]"
    Info (17048): Logic cell "cpu:cpu0|r0[9]"
    Info (17048): Logic cell "cpu:cpu0|PC[9]"
    Info (17048): Logic cell "cpu:cpu0|r2[1]"
    Info (17048): Logic cell "cpu:cpu0|r4[1]"
    Info (17048): Logic cell "cpu:cpu0|r0[1]"
    Info (17048): Logic cell "cpu:cpu0|PC[1]"
    Info (17048): Logic cell "cpu:cpu0|r5[9]"
    Info (17048): Logic cell "cpu:cpu0|r3[9]"
    Info (17048): Logic cell "cpu:cpu0|r1[9]"
    Info (17048): Logic cell "cpu:cpu0|IR[9]"
    Info (17048): Logic cell "cpu:cpu0|r3[2]"
    Info (17048): Logic cell "cpu:cpu0|r2[10]"
    Info (17048): Logic cell "cpu:cpu0|r2[2]"
    Info (17048): Logic cell "cpu:cpu0|r3[10]"
    Info (17048): Logic cell "cpu:cpu0|r4[10]"
    Info (17048): Logic cell "cpu:cpu0|r5[2]"
    Info (17048): Logic cell "cpu:cpu0|r4[2]"
    Info (17048): Logic cell "cpu:cpu0|r5[10]"
    Info (17048): Logic cell "cpu:cpu0|r0[10]"
    Info (17048): Logic cell "cpu:cpu0|r1[2]"
    Info (17048): Logic cell "cpu:cpu0|r0[2]"
    Info (17048): Logic cell "cpu:cpu0|r1[10]"
    Info (17048): Logic cell "cpu:cpu0|IR[2]"
    Info (17048): Logic cell "cpu:cpu0|PC[10]"
    Info (17048): Logic cell "cpu:cpu0|PC[2]"
    Info (17048): Logic cell "cpu:cpu0|IR[10]"
    Info (17048): Logic cell "cpu:cpu0|r2[11]"
    Info (17048): Logic cell "cpu:cpu0|r4[11]"
    Info (17048): Logic cell "cpu:cpu0|r0[11]"
    Info (17048): Logic cell "cpu:cpu0|PC[11]"
    Info (17048): Logic cell "cpu:cpu0|r5[3]"
    Info (17048): Logic cell "cpu:cpu0|r3[3]"
    Info (17048): Logic cell "cpu:cpu0|r1[3]"
    Info (17048): Logic cell "cpu:cpu0|IR[3]"
    Info (17048): Logic cell "cpu:cpu0|r4[3]"
    Info (17048): Logic cell "cpu:cpu0|r2[3]"
    Info (17048): Logic cell "cpu:cpu0|r0[3]"
    Info (17048): Logic cell "cpu:cpu0|PC[3]"
    Info (17048): Logic cell "cpu:cpu0|r3[11]"
    Info (17048): Logic cell "cpu:cpu0|r5[11]"
    Info (17048): Logic cell "cpu:cpu0|r1[11]"
    Info (17048): Logic cell "cpu:cpu0|IR[11]"
    Info (17048): Logic cell "cpu:cpu0|r5[4]"
    Info (17048): Logic cell "cpu:cpu0|r4[12]"
    Info (17048): Logic cell "cpu:cpu0|r4[4]"
    Info (17048): Logic cell "cpu:cpu0|r5[12]"
    Info (17048): Logic cell "cpu:cpu0|r2[12]"
    Info (17048): Logic cell "cpu:cpu0|r3[4]"
    Info (17048): Logic cell "cpu:cpu0|r2[4]"
    Info (17048): Logic cell "cpu:cpu0|r3[12]"
    Info (17048): Logic cell "cpu:cpu0|r1[4]"
    Info (17048): Logic cell "cpu:cpu0|r0[12]"
    Info (17048): Logic cell "cpu:cpu0|r0[4]"
    Info (17048): Logic cell "cpu:cpu0|r1[12]"
    Info (17048): Logic cell "cpu:cpu0|PC[12]"
    Info (17048): Logic cell "cpu:cpu0|IR[4]"
    Info (17048): Logic cell "cpu:cpu0|PC[4]"
    Info (17048): Logic cell "cpu:cpu0|IR[12]"
    Info (17048): Logic cell "cpu:cpu0|r3[5]"
    Info (17048): Logic cell "cpu:cpu0|r5[5]"
    Info (17048): Logic cell "cpu:cpu0|r1[5]"
    Info (17048): Logic cell "cpu:cpu0|IR[5]"
    Info (17048): Logic cell "cpu:cpu0|r4[13]"
    Info (17048): Logic cell "cpu:cpu0|r2[13]"
    Info (17048): Logic cell "cpu:cpu0|r0[13]"
    Info (17048): Logic cell "cpu:cpu0|PC[13]"
    Info (17048): Logic cell "cpu:cpu0|r2[5]"
    Info (17048): Logic cell "cpu:cpu0|r4[5]"
    Info (17048): Logic cell "cpu:cpu0|r0[5]"
    Info (17048): Logic cell "cpu:cpu0|PC[5]"
    Info (17048): Logic cell "cpu:cpu0|r5[13]"
    Info (17048): Logic cell "cpu:cpu0|r3[13]"
    Info (17048): Logic cell "cpu:cpu0|r1[13]"
    Info (17048): Logic cell "cpu:cpu0|IR[13]"
    Info (17048): Logic cell "cpu:cpu0|r3[6]"
    Info (17048): Logic cell "cpu:cpu0|r2[14]"
    Info (17048): Logic cell "cpu:cpu0|r2[6]"
    Info (17048): Logic cell "cpu:cpu0|r3[14]"
    Info (17048): Logic cell "cpu:cpu0|r4[14]"
    Info (17048): Logic cell "cpu:cpu0|r5[6]"
    Info (17048): Logic cell "cpu:cpu0|r4[6]"
    Info (17048): Logic cell "cpu:cpu0|r5[14]"
    Info (17048): Logic cell "cpu:cpu0|r0[14]"
    Info (17048): Logic cell "cpu:cpu0|r1[6]"
    Info (17048): Logic cell "cpu:cpu0|r0[6]"
    Info (17048): Logic cell "cpu:cpu0|r1[14]"
    Info (17048): Logic cell "cpu:cpu0|IR[6]"
    Info (17048): Logic cell "cpu:cpu0|PC[14]"
    Info (17048): Logic cell "cpu:cpu0|PC[6]"
    Info (17048): Logic cell "cpu:cpu0|IR[14]"
    Info (17048): Logic cell "cpu:cpu0|r2[15]"
    Info (17048): Logic cell "cpu:cpu0|r4[15]"
    Info (17048): Logic cell "cpu:cpu0|r0[15]"
    Info (17048): Logic cell "cpu:cpu0|PC[15]"
    Info (17048): Logic cell "cpu:cpu0|r5[7]"
    Info (17048): Logic cell "cpu:cpu0|r3[7]"
    Info (17048): Logic cell "cpu:cpu0|r1[7]"
    Info (17048): Logic cell "cpu:cpu0|IR[7]"
    Info (17048): Logic cell "cpu:cpu0|r4[7]"
    Info (17048): Logic cell "cpu:cpu0|r2[7]"
    Info (17048): Logic cell "cpu:cpu0|r0[7]"
    Info (17048): Logic cell "cpu:cpu0|PC[7]"
    Info (17048): Logic cell "cpu:cpu0|r3[15]"
    Info (17048): Logic cell "cpu:cpu0|r5[15]"
    Info (17048): Logic cell "cpu:cpu0|r1[15]"
    Info (17048): Logic cell "cpu:cpu0|IR[15]"
    Info (17048): Logic cell "cpu:cpu0|instr[5]"
    Info (17048): Logic cell "cpu:cpu0|instr[14]"
    Info (17048): Logic cell "cpu:cpu0|AA[0]"
    Info (17048): Logic cell "cpu:cpu0|AA[1]"
    Info (17048): Logic cell "cpu:cpu0|AA[2]"
    Info (17048): Logic cell "cpu:cpu0|BA[0]"
    Info (17048): Logic cell "cpu:cpu0|BA[1]"
    Info (17048): Logic cell "cpu:cpu0|BA[2]"
    Info (17048): Logic cell "cpu:cpu0|MB"
    Info (17048): Logic cell "cpu:cpu0|FS[2]"
    Info (17048): Logic cell "cpu:cpu0|FS[3]"
    Info (17048): Logic cell "cpu:cpu0|FS[1]"
    Info (17048): Logic cell "cpu:cpu0|MD"
    Info (17048): Logic cell "cpu:cpu0|DA[1]"
    Info (17048): Logic cell "cpu:cpu0|DA[2]"
    Info (17048): Logic cell "cpu:cpu0|RW"
    Info (17048): Logic cell "cpu:cpu0|DA[0]"
    Info (17048): Logic cell "cpu:cpu0|BC"
    Info (17048): Logic cell "cpu:cpu0|JB"
    Info (17048): Logic cell "r6[0]"
    Info (17048): Logic cell "r6[1]"
    Info (17048): Logic cell "cpu:cpu0|r6[0]"
    Info (17048): Logic cell "r6[2]"
    Info (17048): Logic cell "cpu:cpu0|r6[1]"
    Info (17048): Logic cell "r6[3]"
    Info (17048): Logic cell "cpu:cpu0|r6[2]"
    Info (17048): Logic cell "r6[4]"
    Info (17048): Logic cell "cpu:cpu0|r6[3]"
    Info (17048): Logic cell "r6[5]"
    Info (17048): Logic cell "cpu:cpu0|r6[4]"
    Info (17048): Logic cell "r6[6]"
    Info (17048): Logic cell "cpu:cpu0|r6[5]"
    Info (17048): Logic cell "r6[7]"
    Info (17048): Logic cell "cpu:cpu0|r6[6]"
    Info (17048): Logic cell "r6[8]"
    Info (17048): Logic cell "cpu:cpu0|r6[7]"
    Info (17048): Logic cell "r6[9]"
    Info (17048): Logic cell "cpu:cpu0|r6[8]"
    Info (17048): Logic cell "r6[10]"
    Info (17048): Logic cell "cpu:cpu0|r6[9]"
    Info (17048): Logic cell "r6[11]"
    Info (17048): Logic cell "cpu:cpu0|r6[10]"
    Info (17048): Logic cell "r6[12]"
    Info (17048): Logic cell "cpu:cpu0|r6[11]"
    Info (17048): Logic cell "r6[13]"
    Info (17048): Logic cell "cpu:cpu0|r6[12]"
    Info (17048): Logic cell "r6[14]"
    Info (17048): Logic cell "cpu:cpu0|r6[13]"
    Info (17048): Logic cell "r6[15]"
    Info (17048): Logic cell "cpu:cpu0|r6[14]"
    Info (17048): Logic cell "r7[0]"
    Info (17048): Logic cell "cpu:cpu0|r6[15]"
    Info (17048): Logic cell "r7[1]"
    Info (17048): Logic cell "cpu:cpu0|r7[0]"
    Info (17048): Logic cell "r7[2]"
    Info (17048): Logic cell "cpu:cpu0|r7[1]"
    Info (17048): Logic cell "r7[3]"
    Info (17048): Logic cell "cpu:cpu0|r7[2]"
    Info (17048): Logic cell "r7[4]"
    Info (17048): Logic cell "cpu:cpu0|r7[3]"
    Info (17048): Logic cell "r7[5]"
    Info (17048): Logic cell "cpu:cpu0|r7[4]"
    Info (17048): Logic cell "r7[6]"
    Info (17048): Logic cell "cpu:cpu0|r7[5]"
    Info (17048): Logic cell "r7[7]"
    Info (17048): Logic cell "cpu:cpu0|r7[6]"
    Info (17048): Logic cell "r7[8]"
    Info (17048): Logic cell "cpu:cpu0|r7[7]"
    Info (17048): Logic cell "r7[9]"
    Info (17048): Logic cell "cpu:cpu0|r7[8]"
    Info (17048): Logic cell "r7[10]"
    Info (17048): Logic cell "cpu:cpu0|r7[9]"
    Info (17048): Logic cell "r7[11]"
    Info (17048): Logic cell "cpu:cpu0|r7[10]"
    Info (17048): Logic cell "r7[12]"
    Info (17048): Logic cell "cpu:cpu0|r7[11]"
    Info (17048): Logic cell "r7[13]"
    Info (17048): Logic cell "cpu:cpu0|r7[12]"
    Info (17048): Logic cell "r7[14]"
    Info (17048): Logic cell "cpu:cpu0|r7[13]"
    Info (17048): Logic cell "r7[15]"
    Info (17048): Logic cell "cpu:cpu0|r7[14]"
    Info (17048): Logic cell "cpu:cpu0|r7[15]"
Info (144001): Generated suppressed messages file C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/DP3_Spring2015.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8509 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 8489 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 435 megabytes
    Info: Processing ended: Tue Apr 28 22:17:19 2015
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Bowei/Desktop/ECE2504/DP3/DP3_Spring2015_final_restored/DP3_Spring2015.map.smsg.


