<h1 id="Design/VerificationStatus03/13/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>Nothing to report UNOPTFLAT bugs re opened </li><li>Fixed RTL issue related to SO attribuit</li></ul></li><li>Verification<ul><li>Modified regression to use FSYS configs to unit level regressions <ul><li>Fixed issue with Tag errors without protection</li></ul></li><li>Pending<br/><ul><li>Code coverage and Functional coverage ETA  to start 03/20 (week worth of work)</li></ul></li><li>Regression 90.5% pass rate <ul><li>power management (most likely TB issue)</li><li>No known RTL issues </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/13/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>added a pipe stage in CCP where data comes out a cycle later </li><li>unoptflat fixes </li></ul></li><li>Verification<ul><li>Muffadal almost done with porting over Oskie assertions. <ul><li>need help understanding Tag bank calculation </li></ul></li><li>Regression 13% pass rate <ul><li>Pass rate fell down after pipe stage changes for timing. this is in debug most likely a sync issue. </li><li>checker race condition </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/13/2017-DMI:">DMI:</h1><ul><li>RTL<ul><li>two open bugs need to debug </li></ul></li><li>Verification<ul><li>Checker fixes in progress. </li><li>regression status<ul><li>57% pass rate only with CCP </li><li>100%pass rate without Hints (with CCP)</li><li>100% with out CCP</li></ul></li><li>in-progress<ul><li>CSR testing without CCP including single bit errors: 100% pass rate</li><li>CSR with CCP and single bit error ETA 03/13 </li></ul></li><li>Pending<ul><li>Maintenance and debug ops (Sugun) ETA 03/15</li><li>un-correctable errors pending for all cases (Satya) start ETA 03/16</li><li>power management  (Satya) start ETA 03/17</li><li>Latency and BW testing (Satya)  Start ETA 03/17<ul><li>Cache hit test case (Hint fill then MRD drain)</li><li>Read write test case (DTW allocate and MRD hit)</li></ul></li><li>TT debug</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/13/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>-49ps Ace-lite scoarboard path</li><li>pending<ul><li>resolve vcs warnings  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-2161" rel="nofollow">CONC-2161</a> in progress ETA end of today </li></ul></li><li>RTL freeze end of today! </li></ul></li><li>Verification<br/><ul><li>Regressions 99.5% pass rate<ul><li>isolation case failures   </li></ul></li><li>Code and functional coverage differed to 03/20<ul><li>code coverage; Line 93%; Condition 75%</li><li>functional coverage 73%</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/13/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Made fixes for read hit cases</li><li>need to debug latency increase for non CCP case</li><li>maintenance op testing <ul><li>pending<ul><li>flush by address ETA (03/15)</li></ul></li></ul></li><li>lint clean up in progress<ul><li>Spyglass</li><li>ACHL</li><li>VCS warnings </li></ul></li></ul><ul><li>Pending <ul><li>Number of BTT entries to generate full signal (need to change this to 2) ETA 03/13</li><li>Agent response R channel must not be dependent on write allocate partial transactions. (Fill, R channel dependency dead lock?) ETA based on performance testing   </li><li>TT debug ETA 03/14</li></ul></li><li>Work on timing fixes<ul><li>add pipe stages at input and output interface for CCP  <ul><li>need to remove the pipe on input interface after fixing internal paths</li></ul></li></ul></li></ul></li><li>Verification<ul><li>Identified TB issues with read write test cases </li><li>97% pass rate<ul><li>2 open bugs </li><li>2 TB issues </li></ul></li><li>Inprogress ETA 03/17 clean up all pending bugs<ul><li>un-correctable errors for all cases</li><li>protocol error cases</li><li>CSR testing<ul><li>14 failures of 20 in debug</li><li>error logging </li></ul></li></ul></li><li>Pending<ul><li>TT debug </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/13/2017-System">System</h1><ul><li>RTL<br/><ul><li>Hurry signal clean up pending</li><li>Synthesis <ul><li>NCB -356ps violation</li><li>DMI ~230ps violation</li><li>AIU ~49ps violation (this is a scoreboard path)</li><li>DCE clean </li><li>CCP not available yet</li></ul></li></ul></li><li>Verification<ul><li>All compiles are passing with psys long test </li><li>Regression 83% pass rate 25 test (12 configs)<br/><ul><li>Max config issues resolved will run this weekly</li><li>few heartbeat failures</li><li>DMI assertion failures 'Cache hit on RTT entry 3'  </li></ul></li><li>fsys   <ul><li>66% pass rate<ul><li>Heart-beat failures</li><li>run time issues with NCTI config     </li></ul></li></ul></li><li>Easter egg bring up in progress <ul><li>0% pass rate due to constraint solver issue </li></ul></li><li>checker: <ul><li>Fixed multiple issues </li><li>Skyrunner is clean </li><li>Hitting some DMI RTL issues. </li></ul></li></ul></li><li>Costumer TB <ul><li>Up and running without checker seeing some hart beat failures </li></ul></li></ul><h1 id="Design/VerificationStatus03/13/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>nothing to report couple of lint fixes</li></ul></li><li>Verification<ul><li>Nothing to report no open issues </li></ul></li></ul>