<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_fifo</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_fifo'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_fifo')">kv_fifo</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.89</td>
<td class="s8 cl rt"><a href="mod790.html#Line" > 84.39</a></td>
<td class="s5 cl rt"><a href="mod790.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod790.html#Toggle" > 45.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod790.html#Branch" > 69.84</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod790_0.html#inst_tag_34857"  onclick="showContent('inst_tag_34857')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.u_prf_ack_grant</a></td>
<td class="s4 cl rt"> 46.77</td>
<td class="s6 cl rt"><a href="mod790_0.html#inst_tag_34857_Line" > 69.57</a></td>
<td class="s5 cl rt"><a href="mod790_0.html#inst_tag_34857_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod790_0.html#inst_tag_34857_Toggle" > 13.33</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod790_0.html#inst_tag_34857_Branch" > 54.17</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod790_1.html#inst_tag_34861"  onclick="showContent('inst_tag_34861')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_w_arb</a></td>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"><a href="mod790_1.html#inst_tag_34861_Line" > 73.68</a></td>
<td class="s5 cl rt"><a href="mod790_1.html#inst_tag_34861_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod790_1.html#inst_tag_34861_Toggle" > 15.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod790_1.html#inst_tag_34861_Branch" > 55.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod790_1.html#inst_tag_34863"  onclick="showContent('inst_tag_34863')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_w_arb</a></td>
<td class="s4 cl rt"> 49.22</td>
<td class="s7 cl rt"><a href="mod790_1.html#inst_tag_34863_Line" > 73.68</a></td>
<td class="s5 cl rt"><a href="mod790_1.html#inst_tag_34863_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod790_1.html#inst_tag_34863_Toggle" > 18.18</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod790_1.html#inst_tag_34863_Branch" > 55.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod790_1.html#inst_tag_34862"  onclick="showContent('inst_tag_34862')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_m1_arb</a></td>
<td class="s5 cl rt"> 51.49</td>
<td class="s7 cl rt"><a href="mod790_1.html#inst_tag_34862_Line" > 73.68</a></td>
<td class="s5 cl rt"><a href="mod790_1.html#inst_tag_34862_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod790_1.html#inst_tag_34862_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod790_1.html#inst_tag_34862_Branch" > 55.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod790_0.html#inst_tag_34860"  onclick="showContent('inst_tag_34860')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_m1_arb</a></td>
<td class="s5 cl rt"> 52.36</td>
<td class="s7 cl rt"><a href="mod790_0.html#inst_tag_34860_Line" > 73.68</a></td>
<td class="s5 cl rt"><a href="mod790_0.html#inst_tag_34860_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod790_0.html#inst_tag_34860_Toggle" > 30.77</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod790_0.html#inst_tag_34860_Branch" > 55.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod790_0.html#inst_tag_34854"  onclick="showContent('inst_tag_34854')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ipipe.gen_ace_on.u_kv_ace_q</a></td>
<td class="s5 cl rt"> 54.33</td>
<td class="s6 cl rt"><a href="mod790_0.html#inst_tag_34854_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod790_0.html#inst_tag_34854_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod790_0.html#inst_tag_34854_Toggle" > 45.49</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod790_0.html#inst_tag_34854_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod790_0.html#inst_tag_34856"  onclick="showContent('inst_tag_34856')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.gen_ilm_ctrl.u_ilm_a_fifo</a></td>
<td class="s7 cl rt"> 71.53</td>
<td class="s9 cl rt"><a href="mod790_0.html#inst_tag_34856_Line" > 94.74</a></td>
<td class="s6 cl rt"><a href="mod790_0.html#inst_tag_34856_Cond" > 62.50</a></td>
<td class="s4 cl rt"><a href="mod790_0.html#inst_tag_34856_Toggle" > 48.89</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod790_0.html#inst_tag_34856_Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod790_0.html#inst_tag_34855"  onclick="showContent('inst_tag_34855')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.u_lsu_rob.u_ilm_id</a></td>
<td class="s7 cl rt"> 74.23</td>
<td class="s9 cl rt"><a href="mod790_0.html#inst_tag_34855_Line" > 90.48</a></td>
<td class="s6 cl rt"><a href="mod790_0.html#inst_tag_34855_Cond" > 62.50</a></td>
<td class="s6 cl rt"><a href="mod790_0.html#inst_tag_34855_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod790_0.html#inst_tag_34855_Branch" > 77.27</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod790_0.html#inst_tag_34858"  onclick="showContent('inst_tag_34858')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_ctl.u_cmt_null</a></td>
<td class="s7 cl rt"> 74.73</td>
<td class="s10 cl rt"><a href="mod790_0.html#inst_tag_34858_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod790_0.html#inst_tag_34858_Cond" > 62.50</a></td>
<td class="s5 cl rt"><a href="mod790_0.html#inst_tag_34858_Toggle" > 51.41</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod790_0.html#inst_tag_34858_Branch" > 85.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod790_0.html#inst_tag_34859"  onclick="showContent('inst_tag_34859')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.u_evt_ack_ptr</a></td>
<td class="s8 cl rt"> 81.45</td>
<td class="s10 cl rt"><a href="mod790_0.html#inst_tag_34859_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod790_0.html#inst_tag_34859_Cond" > 62.50</a></td>
<td class="s7 cl rt"><a href="mod790_0.html#inst_tag_34859_Toggle" > 76.92</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod790_0.html#inst_tag_34859_Branch" > 86.36</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_fifo'>
<a name="Line"></a>
Line Coverage for Module : <a name="1658786763"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=3,WIDTH=1 + DEPTH=3,WIDTH=3 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 74.23</td>
<td class="s9 cl rt"> 90.48</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34854_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.u_lsu_rob.u_ilm_id</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s8 cl rt"> 81.45</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34858_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.u_evt_ack_ptr</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>21</td><td>21</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16088</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16097</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16106</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16137</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
16087                   always @(posedge clk or negedge reset_n) begin
16088      1/1              if (!reset_n) begin
16089      1/1                  s0 &lt;= {DEPTH{1'b0}};
16090                       end
16091      1/1              else if (s2) begin
16092      1/1                  s0 &lt;= s1;
16093                       end
                        MISSING_ELSE
16094                   end
16095                   
16096                   always @(posedge clk or negedge reset_n) begin
16097      1/1              if (!reset_n) begin
16098      1/1                  s4 &lt;= {{(DEPTH - 1){1'b0}},1'b1};
16099                       end
16100      1/1              else if (s7) begin
16101      1/1                  s4 &lt;= s6;
16102                       end
                        MISSING_ELSE
16103                   end
16104                   
16105                   always @(posedge clk or negedge reset_n) begin
16106      1/1              if (!reset_n) begin
16107      1/1                  s3 &lt;= {{(DEPTH - 1){1'b0}},1'b1};
16108                       end
16109      1/1              else if (s8) begin
16110      1/1                  s3 &lt;= s5;
16111                       end
                        MISSING_ELSE
16112                   end
16113                   
16114                   assign s11 = rvalid &amp; rready;
16115                   assign s12 = wvalid &amp; wready;
16116                   assign s2 = flush | (s11 ^ s12);
16117                   assign s1 = flush ? {DEPTH{1'b0}} : s11 ? {1'b0,s0[DEPTH - 1:1]} : {s0[DEPTH - 2:0],1'b1};
16118                   assign s7 = s11 | flush;
16119                   assign s8 = s12 | flush;
16120                   assign s6 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s4[DEPTH - 2:0],s4[DEPTH - 1]};
16121                   assign s5 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s3[DEPTH - 2:0],s3[DEPTH - 1]};
16122                   assign wready = ~s0[DEPTH - 1];
16123                   assign rvalid = s0[0];
16124                   assign s10 = s3 &amp; {DEPTH{s12}};
16125                   generate
16126                       genvar i;
16127                       for (i = 0; i &lt; DEPTH; i = i + 1) begin:gen_mem
16128                           always @(posedge clk) begin
16129      1/1                      if (s10[i]) begin
16130      1/1                          s9[i] &lt;= wdata;
16131                               end
                        MISSING_ELSE
***repeat 1
16129      1/1                      if (s10[i]) begin
16130      1/1                          s9[i] &lt;= wdata;
16131                               end
                        MISSING_ELSE
***repeat 2
16129      1/1                      if (s10[i]) begin
16130      1/1                          s9[i] &lt;= wdata;
16131                               end
                        MISSING_ELSE
16132                           end
16133                   
16134                       end
16135                   endgenerate
16136                   always @* begin
16137      1/1              rdata = {WIDTH{1'b0}};
16138      1/1              for (s13 = 0; s13 &lt; DEPTH; s13 = s13 + 1) begin
16139      1/1                  rdata = rdata | ({WIDTH{s4[s13]}} &amp; s9[s13]);
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="1718999573"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=2,WIDTH=19 + DEPTH=2,WIDTH=32 + DEPTH=2,WIDTH=3 + DEPTH=2,WIDTH=2 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 71.53</td>
<td class="s9 cl rt"> 94.74</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34855_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.gen_ilm_ctrl.u_ilm_a_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s7 cl rt"> 74.73</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34857_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_ctl.u_cmt_null</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s5 cl rt"> 52.36</td>
<td class="s7 cl rt"> 73.68</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34859_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_m1_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 73.68</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34860_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_w_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s5 cl rt"> 51.49</td>
<td class="s7 cl rt"> 73.68</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34861_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_m1_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 49.22</td>
<td class="s7 cl rt"> 73.68</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34862_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_w_arb</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16088</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16097</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16106</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16137</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
16087                   always @(posedge clk or negedge reset_n) begin
16088      1/1              if (!reset_n) begin
16089      1/1                  s0 &lt;= {DEPTH{1'b0}};
16090                       end
16091      1/1              else if (s2) begin
16092      1/1                  s0 &lt;= s1;
16093                       end
                        MISSING_ELSE
16094                   end
16095                   
16096                   always @(posedge clk or negedge reset_n) begin
16097      1/1              if (!reset_n) begin
16098      1/1                  s4 &lt;= {{(DEPTH - 1){1'b0}},1'b1};
16099                       end
16100      1/1              else if (s7) begin
16101      1/1                  s4 &lt;= s6;
16102                       end
                        MISSING_ELSE
16103                   end
16104                   
16105                   always @(posedge clk or negedge reset_n) begin
16106      1/1              if (!reset_n) begin
16107      1/1                  s3 &lt;= {{(DEPTH - 1){1'b0}},1'b1};
16108                       end
16109      1/1              else if (s8) begin
16110      1/1                  s3 &lt;= s5;
16111                       end
                        MISSING_ELSE
16112                   end
16113                   
16114                   assign s11 = rvalid &amp; rready;
16115                   assign s12 = wvalid &amp; wready;
16116                   assign s2 = flush | (s11 ^ s12);
16117                   assign s1 = flush ? {DEPTH{1'b0}} : s11 ? {1'b0,s0[DEPTH - 1:1]} : {s0[DEPTH - 2:0],1'b1};
16118                   assign s7 = s11 | flush;
16119                   assign s8 = s12 | flush;
16120                   assign s6 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s4[DEPTH - 2:0],s4[DEPTH - 1]};
16121                   assign s5 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s3[DEPTH - 2:0],s3[DEPTH - 1]};
16122                   assign wready = ~s0[DEPTH - 1];
16123                   assign rvalid = s0[0];
16124                   assign s10 = s3 &amp; {DEPTH{s12}};
16125                   generate
16126                       genvar i;
16127                       for (i = 0; i &lt; DEPTH; i = i + 1) begin:gen_mem
16128                           always @(posedge clk) begin
16129      1/1                      if (s10[i]) begin
16130      1/1                          s9[i] &lt;= wdata;
16131                               end
                        MISSING_ELSE
***repeat 1
16129      1/1                      if (s10[i]) begin
16130      1/1                          s9[i] &lt;= wdata;
16131                               end
                        MISSING_ELSE
16132                           end
16133                   
16134                       end
16135                   endgenerate
16136                   always @* begin
16137      1/1              rdata = {WIDTH{1'b0}};
16138      1/1              for (s13 = 0; s13 &lt; DEPTH; s13 = s13 + 1) begin
16139      1/1                  rdata = rdata | ({WIDTH{s4[s13]}} &amp; s9[s13]);
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="1251053632"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=5,WIDTH=185 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s5 cl rt"> 54.33</td>
<td class="s6 cl rt"> 68.00</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34853_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ipipe.gen_ace_on.u_kv_ace_q</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>16088</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>16097</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>16106</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16137</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
16087                   always @(posedge clk or negedge reset_n) begin
16088      1/1              if (!reset_n) begin
16089      1/1                  s0 &lt;= {DEPTH{1'b0}};
16090                       end
16091      1/1              else if (s2) begin
16092      <font color = "red">0/1     ==>          s0 &lt;= s1;</font>
16093                       end
                        MISSING_ELSE
16094                   end
16095                   
16096                   always @(posedge clk or negedge reset_n) begin
16097      1/1              if (!reset_n) begin
16098      1/1                  s4 &lt;= {{(DEPTH - 1){1'b0}},1'b1};
16099                       end
16100      1/1              else if (s7) begin
16101      <font color = "red">0/1     ==>          s4 &lt;= s6;</font>
16102                       end
                        MISSING_ELSE
16103                   end
16104                   
16105                   always @(posedge clk or negedge reset_n) begin
16106      1/1              if (!reset_n) begin
16107      1/1                  s3 &lt;= {{(DEPTH - 1){1'b0}},1'b1};
16108                       end
16109      1/1              else if (s8) begin
16110      <font color = "red">0/1     ==>          s3 &lt;= s5;</font>
16111                       end
                        MISSING_ELSE
16112                   end
16113                   
16114                   assign s11 = rvalid &amp; rready;
16115                   assign s12 = wvalid &amp; wready;
16116                   assign s2 = flush | (s11 ^ s12);
16117                   assign s1 = flush ? {DEPTH{1'b0}} : s11 ? {1'b0,s0[DEPTH - 1:1]} : {s0[DEPTH - 2:0],1'b1};
16118                   assign s7 = s11 | flush;
16119                   assign s8 = s12 | flush;
16120                   assign s6 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s4[DEPTH - 2:0],s4[DEPTH - 1]};
16121                   assign s5 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s3[DEPTH - 2:0],s3[DEPTH - 1]};
16122                   assign wready = ~s0[DEPTH - 1];
16123                   assign rvalid = s0[0];
16124                   assign s10 = s3 &amp; {DEPTH{s12}};
16125                   generate
16126                       genvar i;
16127                       for (i = 0; i &lt; DEPTH; i = i + 1) begin:gen_mem
16128                           always @(posedge clk) begin
16129      1/1                      if (s10[i]) begin
16130      <font color = "red">0/1     ==>                  s9[i] &lt;= wdata;</font>
16131                               end
                        MISSING_ELSE
***repeat 1
16129      1/1                      if (s10[i]) begin
16130      <font color = "red">0/1     ==>                  s9[i] &lt;= wdata;</font>
16131                               end
                        MISSING_ELSE
***repeat 2
16129      1/1                      if (s10[i]) begin
16130      <font color = "red">0/1     ==>                  s9[i] &lt;= wdata;</font>
16131                               end
                        MISSING_ELSE
***repeat 3
16129      1/1                      if (s10[i]) begin
16130      <font color = "red">0/1     ==>                  s9[i] &lt;= wdata;</font>
16131                               end
                        MISSING_ELSE
***repeat 4
16129      1/1                      if (s10[i]) begin
16130      <font color = "red">0/1     ==>                  s9[i] &lt;= wdata;</font>
16131                               end
                        MISSING_ELSE
16132                           end
16133                   
16134                       end
16135                   endgenerate
16136                   always @* begin
16137      1/1              rdata = {WIDTH{1'b0}};
16138      1/1              for (s13 = 0; s13 &lt; DEPTH; s13 = s13 + 1) begin
16139      1/1                  rdata = rdata | ({WIDTH{s4[s13]}} &amp; s9[s13]);
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="1595528837"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=4,WIDTH=4 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s4 cl rt"> 46.77</td>
<td class="s6 cl rt"> 69.57</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34856_Line" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.u_prf_ack_grant</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>23</td><td>16</td><td>69.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>16088</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>16097</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>16106</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>16129</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16137</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
16087                   always @(posedge clk or negedge reset_n) begin
16088      1/1              if (!reset_n) begin
16089      1/1                  s0 &lt;= {DEPTH{1'b0}};
16090                       end
16091      1/1              else if (s2) begin
16092      <font color = "red">0/1     ==>          s0 &lt;= s1;</font>
16093                       end
                        MISSING_ELSE
16094                   end
16095                   
16096                   always @(posedge clk or negedge reset_n) begin
16097      1/1              if (!reset_n) begin
16098      1/1                  s4 &lt;= {{(DEPTH - 1){1'b0}},1'b1};
16099                       end
16100      1/1              else if (s7) begin
16101      <font color = "red">0/1     ==>          s4 &lt;= s6;</font>
16102                       end
                        MISSING_ELSE
16103                   end
16104                   
16105                   always @(posedge clk or negedge reset_n) begin
16106      1/1              if (!reset_n) begin
16107      1/1                  s3 &lt;= {{(DEPTH - 1){1'b0}},1'b1};
16108                       end
16109      1/1              else if (s8) begin
16110      <font color = "red">0/1     ==>          s3 &lt;= s5;</font>
16111                       end
                        MISSING_ELSE
16112                   end
16113                   
16114                   assign s11 = rvalid &amp; rready;
16115                   assign s12 = wvalid &amp; wready;
16116                   assign s2 = flush | (s11 ^ s12);
16117                   assign s1 = flush ? {DEPTH{1'b0}} : s11 ? {1'b0,s0[DEPTH - 1:1]} : {s0[DEPTH - 2:0],1'b1};
16118                   assign s7 = s11 | flush;
16119                   assign s8 = s12 | flush;
16120                   assign s6 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s4[DEPTH - 2:0],s4[DEPTH - 1]};
16121                   assign s5 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s3[DEPTH - 2:0],s3[DEPTH - 1]};
16122                   assign wready = ~s0[DEPTH - 1];
16123                   assign rvalid = s0[0];
16124                   assign s10 = s3 &amp; {DEPTH{s12}};
16125                   generate
16126                       genvar i;
16127                       for (i = 0; i &lt; DEPTH; i = i + 1) begin:gen_mem
16128                           always @(posedge clk) begin
16129      1/1                      if (s10[i]) begin
16130      <font color = "red">0/1     ==>                  s9[i] &lt;= wdata;</font>
16131                               end
                        MISSING_ELSE
***repeat 1
16129      1/1                      if (s10[i]) begin
16130      <font color = "red">0/1     ==>                  s9[i] &lt;= wdata;</font>
16131                               end
                        MISSING_ELSE
***repeat 2
16129      1/1                      if (s10[i]) begin
16130      <font color = "red">0/1     ==>                  s9[i] &lt;= wdata;</font>
16131                               end
                        MISSING_ELSE
***repeat 3
16129      1/1                      if (s10[i]) begin
16130      <font color = "red">0/1     ==>                  s9[i] &lt;= wdata;</font>
16131                               end
                        MISSING_ELSE
16132                           end
16133                   
16134                       end
16135                   endgenerate
16136                   always @* begin
16137      1/1              rdata = {WIDTH{1'b0}};
16138      1/1              for (s13 = 0; s13 &lt; DEPTH; s13 = s13 + 1) begin
16139      1/1                  rdata = rdata | ({WIDTH{s4[s13]}} &amp; s9[s13]);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1658786763"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=3,WIDTH=1 + DEPTH=3,WIDTH=3 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 74.23</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34854_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.u_lsu_rob.u_ilm_id</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 81.45</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34858_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.u_evt_ack_ptr</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16117
 EXPRESSION (flush ? ({DEPTH {1'b0}}) : (s11 ? ({1'b0, s0[(DEPTH - 1):1]}) : ({s0[(DEPTH - 2):0], 1'b1})))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16117
 SUB-EXPRESSION (s11 ? ({1'b0, s0[(DEPTH - 1):1]}) : ({s0[(DEPTH - 2):0], 1'b1}))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16120
 EXPRESSION (flush ? ({{(DEPTH - 1) {1'b0}}, 1'b1}) : ({s4[(DEPTH - 2):0], s4[(DEPTH - 1)]}))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16121
 EXPRESSION (flush ? ({{(DEPTH - 1) {1'b0}}, 1'b1}) : ({s3[(DEPTH - 2):0], s3[(DEPTH - 1)]}))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1718999573"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=2,WIDTH=19 + DEPTH=2,WIDTH=32 + DEPTH=2,WIDTH=3 + DEPTH=2,WIDTH=2 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 71.53</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34855_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.gen_ilm_ctrl.u_ilm_a_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 74.73</td>
<td class="s6 cl rt"> 62.50</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34857_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_ctl.u_cmt_null</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 52.36</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34859_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_m1_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34860_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_w_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 51.49</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34861_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_m1_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 49.22</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34862_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_w_arb</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16117
 EXPRESSION (flush ? ({DEPTH {1'b0}}) : (s11 ? ({1'b0, s0[1]}) : ({s0[0], 1'b1})))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16117
 SUB-EXPRESSION (s11 ? ({1'b0, s0[1]}) : ({s0[0], 1'b1}))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16120
 EXPRESSION (flush ? ({{(DEPTH - 1) {1'b0}}, 1'b1}) : ({s4[0], s4[(DEPTH - 1)]}))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16121
 EXPRESSION (flush ? ({{(DEPTH - 1) {1'b0}}, 1'b1}) : ({s3[0], s3[(DEPTH - 1)]}))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1251053632"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=5,WIDTH=185 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 54.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34853_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ipipe.gen_ace_on.u_kv_ace_q</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16117
 EXPRESSION (flush ? ({DEPTH {1'b0}}) : (s11 ? ({1'b0, s0[(DEPTH - 1):1]}) : ({s0[(DEPTH - 2):0], 1'b1})))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16117
 SUB-EXPRESSION (s11 ? ({1'b0, s0[(DEPTH - 1):1]}) : ({s0[(DEPTH - 2):0], 1'b1}))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16120
 EXPRESSION (flush ? ({{(DEPTH - 1) {1'b0}}, 1'b1}) : ({s4[(DEPTH - 2):0], s4[(DEPTH - 1)]}))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16121
 EXPRESSION (flush ? ({{(DEPTH - 1) {1'b0}}, 1'b1}) : ({s3[(DEPTH - 2):0], s3[(DEPTH - 1)]}))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1595528837"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=4,WIDTH=4 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s4 cl rt"> 46.77</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34856_Cond" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.u_prf_ack_grant</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16117
 EXPRESSION (flush ? ({DEPTH {1'b0}}) : (s11 ? ({1'b0, s0[(DEPTH - 1):1]}) : ({s0[(DEPTH - 2):0], 1'b1})))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16117
 SUB-EXPRESSION (s11 ? ({1'b0, s0[(DEPTH - 1):1]}) : ({s0[(DEPTH - 2):0], 1'b1}))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16120
 EXPRESSION (flush ? ({{(DEPTH - 1) {1'b0}}, 1'b1}) : ({s4[(DEPTH - 2):0], s4[(DEPTH - 1)]}))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16121
 EXPRESSION (flush ? ({{(DEPTH - 1) {1'b0}}, 1'b1}) : ({s3[(DEPTH - 2):0], s3[(DEPTH - 1)]}))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1595528837"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=4,WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.77</td>
<td class="s1 cl rt"> 13.33</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34856_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.u_prf_ack_grant</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">4</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1926175202"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=2,WIDTH=32 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.73</td>
<td class="s5 cl rt"> 51.41</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34857_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_ctl.u_cmt_null</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">142</td>
<td class="rt">73</td>
<td class="rt">51.41 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">71</td>
<td class="rt">36</td>
<td class="rt">50.70 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">71</td>
<td class="rt">37</td>
<td class="rt">52.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">142</td>
<td class="rt">73</td>
<td class="rt">51.41 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">71</td>
<td class="rt">36</td>
<td class="rt">50.70 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">71</td>
<td class="rt">37</td>
<td class="rt">52.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[12:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[27:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[28]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[9:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[24:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[26:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="247560575"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=3,WIDTH=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.23</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34854_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.u_lsu_rob.u_ilm_id</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="2053180094"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=2,WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.36</td>
<td class="s3 cl rt"> 30.77</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34859_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_m1_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s1 cl rt"> 15.38</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34860_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_w_arb</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">8</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">8</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">4</td>
<td class="rt">30.77 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="516306305"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=2,WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 51.49</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34861_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_m1_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 49.22</td>
<td class="s1 cl rt"> 18.18</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34862_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_w_arb</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">3</td>
<td class="rt">27.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="314969803"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=2,WIDTH=19 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.53</td>
<td class="s4 cl rt"> 48.89</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34855_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.gen_ilm_ctrl.u_ilm_a_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">90</td>
<td class="rt">44</td>
<td class="rt">48.89 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">22</td>
<td class="rt">48.89 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">22</td>
<td class="rt">48.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">4</td>
<td class="rt">44.44 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">90</td>
<td class="rt">44</td>
<td class="rt">48.89 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">45</td>
<td class="rt">22</td>
<td class="rt">48.89 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">45</td>
<td class="rt">22</td>
<td class="rt">48.89 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[18:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1251053632"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=5,WIDTH=185 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 54.33</td>
<td class="s4 cl rt"> 45.49</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34853_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ipipe.gen_ace_on.u_kv_ace_q</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">754</td>
<td class="rt">343</td>
<td class="rt">45.49 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">377</td>
<td class="rt">172</td>
<td class="rt">45.62 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">377</td>
<td class="rt">171</td>
<td class="rt">45.36 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">2</td>
<td class="rt">22.22 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">754</td>
<td class="rt">343</td>
<td class="rt">45.49 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">377</td>
<td class="rt">172</td>
<td class="rt">45.62 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">377</td>
<td class="rt">171</td>
<td class="rt">45.36 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[13:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[30:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[184:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[184:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1091566077"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=3,WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 81.45</td>
<td class="s7 cl rt"> 76.92</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34858_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.u_evt_ack_ptr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">20</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">20</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdata[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1718999573"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=2,WIDTH=19 + DEPTH=2,WIDTH=32 + DEPTH=2,WIDTH=3 + DEPTH=2,WIDTH=2 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 71.53</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34855_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.gen_ilm_ctrl.u_ilm_a_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 74.73</td>
<td class="s8 cl rt"> 85.00</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34857_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_ctl.u_cmt_null</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 52.36</td>
<td class="s5 cl rt"> 55.00</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34859_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_m1_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s5 cl rt"> 55.00</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34860_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_ilm.u_ilm.u_ilm_arb.u_w_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 51.49</td>
<td class="s5 cl rt"> 55.00</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34861_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_m1_arb</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 49.22</td>
<td class="s5 cl rt"> 55.00</td>
</tr></table>
<span class=inst><a href="mod790_1.html#inst_tag_34862_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dlm.u_dlm.u_dlm_arb0.u_w_arb</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">20</td>
<td class="rt">17</td>
<td class="rt">85.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">16117</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">16120</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">16121</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16088</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16097</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16106</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16117      assign s1 = flush ? {DEPTH{1'b0}} : s11 ? {1'b0,s0[DEPTH - 1:1]} : {s0[DEPTH - 2:0],1'b1};
                             <font color = "red">-1-</font>                   <font color = "green">-2-</font>   
                             <font color = "red">==></font>                   <font color = "green">==></font>   
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16120      assign s6 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s4[DEPTH - 2:0],s4[DEPTH - 1]};
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16121      assign s5 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s3[DEPTH - 2:0],s3[DEPTH - 1]};
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16088          if (!reset_n) begin
               <font color = "green">-1-</font>  
16089              s0 <= {DEPTH{1'b0}};
           <font color = "green">        ==></font>
16090          end
16091          else if (s2) begin
                    <font color = "green">-2-</font>  
16092              s0 <= s1;
           <font color = "green">        ==></font>
16093          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16097          if (!reset_n) begin
               <font color = "green">-1-</font>  
16098              s4 <= {{(DEPTH - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
16099          end
16100          else if (s7) begin
                    <font color = "green">-2-</font>  
16101              s4 <= s6;
           <font color = "green">        ==></font>
16102          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16106          if (!reset_n) begin
               <font color = "green">-1-</font>  
16107              s3 <= {{(DEPTH - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
16108          end
16109          else if (s8) begin
                    <font color = "green">-2-</font>  
16110              s3 <= s5;
           <font color = "green">        ==></font>
16111          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "green">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "green">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "green">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "green">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1658786763"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=3,WIDTH=1 + DEPTH=3,WIDTH=3 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s7 cl rt"> 74.23</td>
<td class="s7 cl rt"> 77.27</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34854_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lspipe.u_lsu_rob.u_ilm_id</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 81.45</td>
<td class="s8 cl rt"> 86.36</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34858_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_evb.u_evt_ack_ptr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">19</td>
<td class="rt">86.36 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">16117</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">16120</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">16121</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16088</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16097</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16106</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16117      assign s1 = flush ? {DEPTH{1'b0}} : s11 ? {1'b0,s0[DEPTH - 1:1]} : {s0[DEPTH - 2:0],1'b1};
                             <font color = "red">-1-</font>                   <font color = "green">-2-</font>   
                             <font color = "red">==></font>                   <font color = "green">==></font>   
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16120      assign s6 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s4[DEPTH - 2:0],s4[DEPTH - 1]};
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16121      assign s5 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s3[DEPTH - 2:0],s3[DEPTH - 1]};
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16088          if (!reset_n) begin
               <font color = "green">-1-</font>  
16089              s0 <= {DEPTH{1'b0}};
           <font color = "green">        ==></font>
16090          end
16091          else if (s2) begin
                    <font color = "green">-2-</font>  
16092              s0 <= s1;
           <font color = "green">        ==></font>
16093          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16097          if (!reset_n) begin
               <font color = "green">-1-</font>  
16098              s4 <= {{(DEPTH - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
16099          end
16100          else if (s7) begin
                    <font color = "green">-2-</font>  
16101              s4 <= s6;
           <font color = "green">        ==></font>
16102          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16106          if (!reset_n) begin
               <font color = "green">-1-</font>  
16107              s3 <= {{(DEPTH - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
16108          end
16109          else if (s8) begin
                    <font color = "green">-2-</font>  
16110              s3 <= s5;
           <font color = "green">        ==></font>
16111          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "green">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "green">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "green">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "green">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "green">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "green">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1251053632"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=5,WIDTH=185 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 54.33</td>
<td class="s5 cl rt"> 53.85</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34853_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_ipipe.gen_ace_on.u_kv_ace_q</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">14</td>
<td class="rt">53.85 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">16117</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">16120</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">16121</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">16088</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">16097</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">16106</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16117      assign s1 = flush ? {DEPTH{1'b0}} : s11 ? {1'b0,s0[DEPTH - 1:1]} : {s0[DEPTH - 2:0],1'b1};
                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                             <font color = "red">==></font>                   <font color = "red">==></font>   
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16120      assign s6 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s4[DEPTH - 2:0],s4[DEPTH - 1]};
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16121      assign s5 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s3[DEPTH - 2:0],s3[DEPTH - 1]};
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16088          if (!reset_n) begin
               <font color = "green">-1-</font>  
16089              s0 <= {DEPTH{1'b0}};
           <font color = "green">        ==></font>
16090          end
16091          else if (s2) begin
                    <font color = "red">-2-</font>  
16092              s0 <= s1;
           <font color = "red">        ==></font>
16093          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16097          if (!reset_n) begin
               <font color = "green">-1-</font>  
16098              s4 <= {{(DEPTH - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
16099          end
16100          else if (s7) begin
                    <font color = "red">-2-</font>  
16101              s4 <= s6;
           <font color = "red">        ==></font>
16102          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16106          if (!reset_n) begin
               <font color = "green">-1-</font>  
16107              s3 <= {{(DEPTH - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
16108          end
16109          else if (s8) begin
                    <font color = "red">-2-</font>  
16110              s3 <= s5;
           <font color = "red">        ==></font>
16111          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "red">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "red">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "red">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "red">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "red">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "red">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "red">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "red">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "red">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "red">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1595528837"></a>
<a href="mod790.html" >kv_fifo ( parameter DEPTH=4,WIDTH=4 ) </a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 46.77</td>
<td class="s5 cl rt"> 54.17</td>
</tr></table>
<span class=inst><a href="mod790_0.html#inst_tag_34856_Branch" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.gen_rpt.u_lsu_rpt.u_prf_ack_grant</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">16117</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">16120</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">16121</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">16088</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">16097</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">16106</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">16129</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16117      assign s1 = flush ? {DEPTH{1'b0}} : s11 ? {1'b0,s0[DEPTH - 1:1]} : {s0[DEPTH - 2:0],1'b1};
                             <font color = "red">-1-</font>                   <font color = "red">-2-</font>   
                             <font color = "red">==></font>                   <font color = "red">==></font>   
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16120      assign s6 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s4[DEPTH - 2:0],s4[DEPTH - 1]};
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16121      assign s5 = flush ? {{(DEPTH - 1){1'b0}},1'b1} : {s3[DEPTH - 2:0],s3[DEPTH - 1]};
                             <font color = "red">-1-</font>  
                             <font color = "red">==></font>  
                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16088          if (!reset_n) begin
               <font color = "green">-1-</font>  
16089              s0 <= {DEPTH{1'b0}};
           <font color = "green">        ==></font>
16090          end
16091          else if (s2) begin
                    <font color = "red">-2-</font>  
16092              s0 <= s1;
           <font color = "red">        ==></font>
16093          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16097          if (!reset_n) begin
               <font color = "green">-1-</font>  
16098              s4 <= {{(DEPTH - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
16099          end
16100          else if (s7) begin
                    <font color = "red">-2-</font>  
16101              s4 <= s6;
           <font color = "red">        ==></font>
16102          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16106          if (!reset_n) begin
               <font color = "green">-1-</font>  
16107              s3 <= {{(DEPTH - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
16108          end
16109          else if (s8) begin
                    <font color = "red">-2-</font>  
16110              s3 <= s5;
           <font color = "red">        ==></font>
16111          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "red">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "red">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "red">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "red">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "red">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "red">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16129                  if (s10[i]) begin
                       <font color = "red">-1-</font>  
16130                      s9[i] <= wdata;
           <font color = "red">                ==></font>
16131                  end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
