Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b1d205e009fb43a388ed201dc5a6eb08 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot multi_cycle_fib_wrapper_behav xil_defaultlib.multi_cycle_fib_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nowi74/cpuex2020_1/fib/core/src/rams_sp_rf.v" Line 3. Module rams_sp_rf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nowi74/cpuex2020_1/fib/core/src/multi_control_unit.v" Line 3. Module multi_control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nowi74/cpuex2020_1/fib/core/src/multi_control_unit.v" Line 37. Module multi_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nowi74/cpuex2020_1/fib/core/src/multi_control_unit.v" Line 318. Module multi_ALU_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nowi74/cpuex2020_1/fib/core/src/rams_dp_wf.v" Line 3. Module rams_dp_wf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nowi74/cpuex2020_1/fib/core/src/rams_dp_wf.v" Line 3. Module rams_dp_wf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nowi74/cpuex2020_1/fib/core/src/alu.v" Line 2. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rams_sp_rf
Compiling module xil_defaultlib.multi_main_decoder
Compiling module xil_defaultlib.multi_ALU_decoder
Compiling module xil_defaultlib.multi_control_unit
Compiling module xil_defaultlib.rams_dp_wf
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multicycle_cpu
Compiling module xil_defaultlib.multi_cycle_fib_multicycle_cpu_0...
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=100.0,I...
Compiling module xil_defaultlib.multi_cycle_fib_sim_clk_gen_0_0
Compiling module xil_defaultlib.multi_cycle_fib
Compiling module xil_defaultlib.multi_cycle_fib_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_cycle_fib_wrapper_behav
