INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/jay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__IDLE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/mem.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/mem.sv:11]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/mem.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jay__tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol l1_to_mem__addr, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol l1_to_mem__wr_data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:19]
INFO: [VRFC 10-2458] undeclared symbol l1_to_mem__rd_data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:20]
INFO: [VRFC 10-2458] undeclared symbol l1_to_mem__en, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol l1_to_mem__we, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:22]
INFO: [VRFC 10-2458] undeclared symbol addr, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:32]
INFO: [VRFC 10-2458] undeclared symbol wr_data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:33]
INFO: [VRFC 10-2458] undeclared symbol rd_data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:34]
INFO: [VRFC 10-2458] undeclared symbol en, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:35]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:36]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:40]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:41]
WARNING: [VRFC 10-2938] 'l1_to_mem__addr' is already implicitly declared on line 18 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:42]
WARNING: [VRFC 10-2938] 'l1_to_mem__wr_data' is already implicitly declared on line 19 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:43]
WARNING: [VRFC 10-2938] 'l1_to_mem__rd_data' is already implicitly declared on line 20 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:44]
WARNING: [VRFC 10-2938] 'l1_to_mem__en' is already implicitly declared on line 21 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:45]
WARNING: [VRFC 10-2938] 'l1_to_mem__we' is already implicitly declared on line 22 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:46]
WARNING: [VRFC 10-2938] 'addr' is already implicitly declared on line 32 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:49]
WARNING: [VRFC 10-2938] 'wr_data' is already implicitly declared on line 33 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:50]
WARNING: [VRFC 10-2938] 'rd_data' is already implicitly declared on line 34 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:51]
WARNING: [VRFC 10-2938] 'en' is already implicitly declared on line 35 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:52]
WARNING: [VRFC 10-2938] 'we' is already implicitly declared on line 36 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/jay__tb.sv:53]
