Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "uni9000_ver" -lib "aim_ver" -lib "cpld_ver" -lib "xilinxcorelib_ver" -o "D:/Xilinx/project/final_project/data/queue_tb_isim_beh.exe" -prj "D:/Xilinx/project/final_project/data/queue_tb_beh.prj" "work.queue_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/project/final_project/data/../queue.v" into library work
WARNING:HDLCompiler:1383 - "D:/Xilinx/project/final_project/data/../queue.v" Line 58: Empty loop variable assignment statement violates IEEE 1800 syntax
Analyzing Verilog file "D:/Xilinx/project/final_project/data/../queue_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module queue
Compiling module queue_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Xilinx/project/final_project/data/queue_tb_isim_beh.exe
Fuse Memory Usage: 31480 KB
Fuse CPU Usage: 358 ms
