From 08c27b1475faf763b5d5c5d9d0578908401e5881 Mon Sep 17 00:00:00 2001
From: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Date: Mon, 23 Jul 2018 14:51:37 -0500
Subject: [PATCH 1361/1626] ASoC: SOF: Intel: shim.h: harden macro parameters

make checkpatch happy

Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
---
 sound/soc/sof/intel/shim.h | 10 +++++-----
 1 file changed, 5 insertions(+), 5 deletions(-)

diff --git a/sound/soc/sof/intel/shim.h b/sound/soc/sof/intel/shim.h
index 5124413..b6481fc 100644
--- a/sound/soc/sof/intel/shim.h
+++ b/sound/soc/sof/intel/shim.h
@@ -46,7 +46,7 @@
 #define SHIM_CSR_RST		(0x1 << 1)
 #define SHIM_CSR_SBCS0		(0x1 << 2)
 #define SHIM_CSR_SBCS1		(0x1 << 3)
-#define SHIM_CSR_DCS(x)		(x << 4)
+#define SHIM_CSR_DCS(x)		((x) << 4)
 #define SHIM_CSR_DCS_MASK	(0x7 << 4)
 #define SHIM_CSR_STALL		(0x1 << 10)
 #define SHIM_CSR_S0IOCS		(0x1 << 21)
@@ -95,7 +95,7 @@
 #define SHIM_BYT_IPCD_BUSY	((u64)0x1 << 63)
 
 /* CLKCTL */
-#define SHIM_CLKCTL_SMOS(x)	(x << 24)
+#define SHIM_CLKCTL_SMOS(x)	((x) << 24)
 #define SHIM_CLKCTL_MASK	(3 << 24)
 #define SHIM_CLKCTL_DCPLCG	BIT(18)
 #define SHIM_CLKCTL_SCOE1	BIT(17)
@@ -106,11 +106,11 @@
 #define SHIM_CSR2_SDFD_SSP1	BIT(2)
 
 /* LTRC */
-#define SHIM_LTRC_VAL(x)	(x << 0)
+#define SHIM_LTRC_VAL(x)	((x) << 0)
 
 /* HMDC */
-#define SHIM_HMDC_HDDA0(x)	(x << 0)
-#define SHIM_HMDC_HDDA1(x)	(x << 7)
+#define SHIM_HMDC_HDDA0(x)	((x) << 0)
+#define SHIM_HMDC_HDDA1(x)	((x) << 7)
 #define SHIM_HMDC_HDDA_E0_CH0	1
 #define SHIM_HMDC_HDDA_E0_CH1	2
 #define SHIM_HMDC_HDDA_E0_CH2	4
-- 
2.7.4

