
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shred_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019f0 <.init>:
  4019f0:	stp	x29, x30, [sp, #-16]!
  4019f4:	mov	x29, sp
  4019f8:	bl	401f80 <__fxstatat@plt+0x60>
  4019fc:	ldp	x29, x30, [sp], #16
  401a00:	ret

Disassembly of section .plt:

0000000000401a10 <mbrtowc@plt-0x20>:
  401a10:	stp	x16, x30, [sp, #-16]!
  401a14:	adrp	x16, 420000 <__fxstatat@plt+0x1e0e0>
  401a18:	ldr	x17, [x16, #4088]
  401a1c:	add	x16, x16, #0xff8
  401a20:	br	x17
  401a24:	nop
  401a28:	nop
  401a2c:	nop

0000000000401a30 <mbrtowc@plt>:
  401a30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401a34:	ldr	x17, [x16]
  401a38:	add	x16, x16, #0x0
  401a3c:	br	x17

0000000000401a40 <memcpy@plt>:
  401a40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401a44:	ldr	x17, [x16, #8]
  401a48:	add	x16, x16, #0x8
  401a4c:	br	x17

0000000000401a50 <memmove@plt>:
  401a50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401a54:	ldr	x17, [x16, #16]
  401a58:	add	x16, x16, #0x10
  401a5c:	br	x17

0000000000401a60 <_exit@plt>:
  401a60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401a64:	ldr	x17, [x16, #24]
  401a68:	add	x16, x16, #0x18
  401a6c:	br	x17

0000000000401a70 <strlen@plt>:
  401a70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401a74:	ldr	x17, [x16, #32]
  401a78:	add	x16, x16, #0x20
  401a7c:	br	x17

0000000000401a80 <fputs@plt>:
  401a80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401a84:	ldr	x17, [x16, #40]
  401a88:	add	x16, x16, #0x28
  401a8c:	br	x17

0000000000401a90 <exit@plt>:
  401a90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401a94:	ldr	x17, [x16, #48]
  401a98:	add	x16, x16, #0x30
  401a9c:	br	x17

0000000000401aa0 <error@plt>:
  401aa0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401aa4:	ldr	x17, [x16, #56]
  401aa8:	add	x16, x16, #0x38
  401aac:	br	x17

0000000000401ab0 <fdatasync@plt>:
  401ab0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ab4:	ldr	x17, [x16, #64]
  401ab8:	add	x16, x16, #0x40
  401abc:	br	x17

0000000000401ac0 <ferror_unlocked@plt>:
  401ac0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ac4:	ldr	x17, [x16, #72]
  401ac8:	add	x16, x16, #0x48
  401acc:	br	x17

0000000000401ad0 <sprintf@plt>:
  401ad0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ad4:	ldr	x17, [x16, #80]
  401ad8:	add	x16, x16, #0x50
  401adc:	br	x17

0000000000401ae0 <getuid@plt>:
  401ae0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ae4:	ldr	x17, [x16, #88]
  401ae8:	add	x16, x16, #0x58
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401af4:	ldr	x17, [x16, #96]
  401af8:	add	x16, x16, #0x60
  401afc:	br	x17

0000000000401b00 <setvbuf@plt>:
  401b00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b04:	ldr	x17, [x16, #104]
  401b08:	add	x16, x16, #0x68
  401b0c:	br	x17

0000000000401b10 <lseek@plt>:
  401b10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b14:	ldr	x17, [x16, #112]
  401b18:	add	x16, x16, #0x70
  401b1c:	br	x17

0000000000401b20 <__fpending@plt>:
  401b20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b24:	ldr	x17, [x16, #120]
  401b28:	add	x16, x16, #0x78
  401b2c:	br	x17

0000000000401b30 <localeconv@plt>:
  401b30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b34:	ldr	x17, [x16, #128]
  401b38:	add	x16, x16, #0x80
  401b3c:	br	x17

0000000000401b40 <fileno@plt>:
  401b40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b44:	ldr	x17, [x16, #136]
  401b48:	add	x16, x16, #0x88
  401b4c:	br	x17

0000000000401b50 <putc_unlocked@plt>:
  401b50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b54:	ldr	x17, [x16, #144]
  401b58:	add	x16, x16, #0x90
  401b5c:	br	x17

0000000000401b60 <fclose@plt>:
  401b60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b64:	ldr	x17, [x16, #152]
  401b68:	add	x16, x16, #0x98
  401b6c:	br	x17

0000000000401b70 <fsync@plt>:
  401b70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b74:	ldr	x17, [x16, #160]
  401b78:	add	x16, x16, #0xa0
  401b7c:	br	x17

0000000000401b80 <getpid@plt>:
  401b80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b84:	ldr	x17, [x16, #168]
  401b88:	add	x16, x16, #0xa8
  401b8c:	br	x17

0000000000401b90 <nl_langinfo@plt>:
  401b90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401b94:	ldr	x17, [x16, #176]
  401b98:	add	x16, x16, #0xb0
  401b9c:	br	x17

0000000000401ba0 <fopen@plt>:
  401ba0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ba4:	ldr	x17, [x16, #184]
  401ba8:	add	x16, x16, #0xb8
  401bac:	br	x17

0000000000401bb0 <time@plt>:
  401bb0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401bb4:	ldr	x17, [x16, #192]
  401bb8:	add	x16, x16, #0xc0
  401bbc:	br	x17

0000000000401bc0 <malloc@plt>:
  401bc0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401bc4:	ldr	x17, [x16, #200]
  401bc8:	add	x16, x16, #0xc8
  401bcc:	br	x17

0000000000401bd0 <chmod@plt>:
  401bd0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401bd4:	ldr	x17, [x16, #208]
  401bd8:	add	x16, x16, #0xd0
  401bdc:	br	x17

0000000000401be0 <open@plt>:
  401be0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401be4:	ldr	x17, [x16, #216]
  401be8:	add	x16, x16, #0xd8
  401bec:	br	x17

0000000000401bf0 <getppid@plt>:
  401bf0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401bf4:	ldr	x17, [x16, #224]
  401bf8:	add	x16, x16, #0xe0
  401bfc:	br	x17

0000000000401c00 <strncmp@plt>:
  401c00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c04:	ldr	x17, [x16, #232]
  401c08:	add	x16, x16, #0xe8
  401c0c:	br	x17

0000000000401c10 <bindtextdomain@plt>:
  401c10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c14:	ldr	x17, [x16, #240]
  401c18:	add	x16, x16, #0xf0
  401c1c:	br	x17

0000000000401c20 <__libc_start_main@plt>:
  401c20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c24:	ldr	x17, [x16, #248]
  401c28:	add	x16, x16, #0xf8
  401c2c:	br	x17

0000000000401c30 <memset@plt>:
  401c30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c34:	ldr	x17, [x16, #256]
  401c38:	add	x16, x16, #0x100
  401c3c:	br	x17

0000000000401c40 <fdopen@plt>:
  401c40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c44:	ldr	x17, [x16, #264]
  401c48:	add	x16, x16, #0x108
  401c4c:	br	x17

0000000000401c50 <gettimeofday@plt>:
  401c50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c54:	ldr	x17, [x16, #272]
  401c58:	add	x16, x16, #0x110
  401c5c:	br	x17

0000000000401c60 <calloc@plt>:
  401c60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c64:	ldr	x17, [x16, #280]
  401c68:	add	x16, x16, #0x118
  401c6c:	br	x17

0000000000401c70 <realloc@plt>:
  401c70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c74:	ldr	x17, [x16, #288]
  401c78:	add	x16, x16, #0x120
  401c7c:	br	x17

0000000000401c80 <getpagesize@plt>:
  401c80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c84:	ldr	x17, [x16, #296]
  401c88:	add	x16, x16, #0x128
  401c8c:	br	x17

0000000000401c90 <close@plt>:
  401c90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401c94:	ldr	x17, [x16, #304]
  401c98:	add	x16, x16, #0x130
  401c9c:	br	x17

0000000000401ca0 <strrchr@plt>:
  401ca0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ca4:	ldr	x17, [x16, #312]
  401ca8:	add	x16, x16, #0x138
  401cac:	br	x17

0000000000401cb0 <__gmon_start__@plt>:
  401cb0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401cb4:	ldr	x17, [x16, #320]
  401cb8:	add	x16, x16, #0x140
  401cbc:	br	x17

0000000000401cc0 <write@plt>:
  401cc0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401cc4:	ldr	x17, [x16, #328]
  401cc8:	add	x16, x16, #0x148
  401ccc:	br	x17

0000000000401cd0 <strtoumax@plt>:
  401cd0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401cd4:	ldr	x17, [x16, #336]
  401cd8:	add	x16, x16, #0x150
  401cdc:	br	x17

0000000000401ce0 <abort@plt>:
  401ce0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ce4:	ldr	x17, [x16, #344]
  401ce8:	add	x16, x16, #0x158
  401cec:	br	x17

0000000000401cf0 <mbsinit@plt>:
  401cf0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401cf4:	ldr	x17, [x16, #352]
  401cf8:	add	x16, x16, #0x160
  401cfc:	br	x17

0000000000401d00 <fread_unlocked@plt>:
  401d00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d04:	ldr	x17, [x16, #360]
  401d08:	add	x16, x16, #0x168
  401d0c:	br	x17

0000000000401d10 <memcmp@plt>:
  401d10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d14:	ldr	x17, [x16, #368]
  401d18:	add	x16, x16, #0x170
  401d1c:	br	x17

0000000000401d20 <textdomain@plt>:
  401d20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d24:	ldr	x17, [x16, #376]
  401d28:	add	x16, x16, #0x178
  401d2c:	br	x17

0000000000401d30 <getopt_long@plt>:
  401d30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d34:	ldr	x17, [x16, #384]
  401d38:	add	x16, x16, #0x180
  401d3c:	br	x17

0000000000401d40 <strcmp@plt>:
  401d40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d44:	ldr	x17, [x16, #392]
  401d48:	add	x16, x16, #0x188
  401d4c:	br	x17

0000000000401d50 <__ctype_b_loc@plt>:
  401d50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d54:	ldr	x17, [x16, #400]
  401d58:	add	x16, x16, #0x190
  401d5c:	br	x17

0000000000401d60 <fseeko@plt>:
  401d60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d64:	ldr	x17, [x16, #408]
  401d68:	add	x16, x16, #0x198
  401d6c:	br	x17

0000000000401d70 <free@plt>:
  401d70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d74:	ldr	x17, [x16, #416]
  401d78:	add	x16, x16, #0x1a0
  401d7c:	br	x17

0000000000401d80 <sync@plt>:
  401d80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d84:	ldr	x17, [x16, #424]
  401d88:	add	x16, x16, #0x1a8
  401d8c:	br	x17

0000000000401d90 <renameat2@plt>:
  401d90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401d94:	ldr	x17, [x16, #432]
  401d98:	add	x16, x16, #0x1b0
  401d9c:	br	x17

0000000000401da0 <__ctype_get_mb_cur_max@plt>:
  401da0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401da4:	ldr	x17, [x16, #440]
  401da8:	add	x16, x16, #0x1b8
  401dac:	br	x17

0000000000401db0 <getgid@plt>:
  401db0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401db4:	ldr	x17, [x16, #448]
  401db8:	add	x16, x16, #0x1c0
  401dbc:	br	x17

0000000000401dc0 <renameat@plt>:
  401dc0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401dc4:	ldr	x17, [x16, #456]
  401dc8:	add	x16, x16, #0x1c8
  401dcc:	br	x17

0000000000401dd0 <strchr@plt>:
  401dd0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401dd4:	ldr	x17, [x16, #464]
  401dd8:	add	x16, x16, #0x1d0
  401ddc:	br	x17

0000000000401de0 <fcntl@plt>:
  401de0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401de4:	ldr	x17, [x16, #472]
  401de8:	add	x16, x16, #0x1d8
  401dec:	br	x17

0000000000401df0 <fflush@plt>:
  401df0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401df4:	ldr	x17, [x16, #480]
  401df8:	add	x16, x16, #0x1e0
  401dfc:	br	x17

0000000000401e00 <strcpy@plt>:
  401e00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e04:	ldr	x17, [x16, #488]
  401e08:	add	x16, x16, #0x1e8
  401e0c:	br	x17

0000000000401e10 <read@plt>:
  401e10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e14:	ldr	x17, [x16, #496]
  401e18:	add	x16, x16, #0x1f0
  401e1c:	br	x17

0000000000401e20 <isatty@plt>:
  401e20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e24:	ldr	x17, [x16, #504]
  401e28:	add	x16, x16, #0x1f8
  401e2c:	br	x17

0000000000401e30 <__fxstat@plt>:
  401e30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e34:	ldr	x17, [x16, #512]
  401e38:	add	x16, x16, #0x200
  401e3c:	br	x17

0000000000401e40 <explicit_bzero@plt>:
  401e40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e44:	ldr	x17, [x16, #520]
  401e48:	add	x16, x16, #0x208
  401e4c:	br	x17

0000000000401e50 <fputs_unlocked@plt>:
  401e50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e54:	ldr	x17, [x16, #528]
  401e58:	add	x16, x16, #0x210
  401e5c:	br	x17

0000000000401e60 <__freading@plt>:
  401e60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e64:	ldr	x17, [x16, #536]
  401e68:	add	x16, x16, #0x218
  401e6c:	br	x17

0000000000401e70 <ftruncate@plt>:
  401e70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e74:	ldr	x17, [x16, #544]
  401e78:	add	x16, x16, #0x220
  401e7c:	br	x17

0000000000401e80 <iswprint@plt>:
  401e80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e84:	ldr	x17, [x16, #552]
  401e88:	add	x16, x16, #0x228
  401e8c:	br	x17

0000000000401e90 <printf@plt>:
  401e90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401e94:	ldr	x17, [x16, #560]
  401e98:	add	x16, x16, #0x230
  401e9c:	br	x17

0000000000401ea0 <__assert_fail@plt>:
  401ea0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ea4:	ldr	x17, [x16, #568]
  401ea8:	add	x16, x16, #0x238
  401eac:	br	x17

0000000000401eb0 <__errno_location@plt>:
  401eb0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401eb4:	ldr	x17, [x16, #576]
  401eb8:	add	x16, x16, #0x240
  401ebc:	br	x17

0000000000401ec0 <getenv@plt>:
  401ec0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ec4:	ldr	x17, [x16, #584]
  401ec8:	add	x16, x16, #0x248
  401ecc:	br	x17

0000000000401ed0 <unlink@plt>:
  401ed0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ed4:	ldr	x17, [x16, #592]
  401ed8:	add	x16, x16, #0x250
  401edc:	br	x17

0000000000401ee0 <gettext@plt>:
  401ee0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ee4:	ldr	x17, [x16, #600]
  401ee8:	add	x16, x16, #0x258
  401eec:	br	x17

0000000000401ef0 <fprintf@plt>:
  401ef0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401ef4:	ldr	x17, [x16, #608]
  401ef8:	add	x16, x16, #0x260
  401efc:	br	x17

0000000000401f00 <ioctl@plt>:
  401f00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401f04:	ldr	x17, [x16, #616]
  401f08:	add	x16, x16, #0x268
  401f0c:	br	x17

0000000000401f10 <setlocale@plt>:
  401f10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401f14:	ldr	x17, [x16, #624]
  401f18:	add	x16, x16, #0x270
  401f1c:	br	x17

0000000000401f20 <__fxstatat@plt>:
  401f20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0e0>
  401f24:	ldr	x17, [x16, #632]
  401f28:	add	x16, x16, #0x278
  401f2c:	br	x17

Disassembly of section .text:

0000000000401f30 <.text>:
  401f30:	mov	x29, #0x0                   	// #0
  401f34:	mov	x30, #0x0                   	// #0
  401f38:	mov	x5, x0
  401f3c:	ldr	x1, [sp]
  401f40:	add	x2, sp, #0x8
  401f44:	mov	x6, sp
  401f48:	movz	x0, #0x0, lsl #48
  401f4c:	movk	x0, #0x0, lsl #32
  401f50:	movk	x0, #0x40, lsl #16
  401f54:	movk	x0, #0x23dc
  401f58:	movz	x3, #0x0, lsl #48
  401f5c:	movk	x3, #0x0, lsl #32
  401f60:	movk	x3, #0x40, lsl #16
  401f64:	movk	x3, #0xddc0
  401f68:	movz	x4, #0x0, lsl #48
  401f6c:	movk	x4, #0x0, lsl #32
  401f70:	movk	x4, #0x40, lsl #16
  401f74:	movk	x4, #0xde40
  401f78:	bl	401c20 <__libc_start_main@plt>
  401f7c:	bl	401ce0 <abort@plt>
  401f80:	adrp	x0, 420000 <__fxstatat@plt+0x1e0e0>
  401f84:	ldr	x0, [x0, #4064]
  401f88:	cbz	x0, 401f90 <__fxstatat@plt+0x70>
  401f8c:	b	401cb0 <__gmon_start__@plt>
  401f90:	ret
  401f94:	nop
  401f98:	adrp	x0, 421000 <__fxstatat@plt+0x1f0e0>
  401f9c:	add	x0, x0, #0x300
  401fa0:	adrp	x1, 421000 <__fxstatat@plt+0x1f0e0>
  401fa4:	add	x1, x1, #0x300
  401fa8:	cmp	x1, x0
  401fac:	b.eq	401fc4 <__fxstatat@plt+0xa4>  // b.none
  401fb0:	adrp	x1, 40d000 <__fxstatat@plt+0xb0e0>
  401fb4:	ldr	x1, [x1, #3752]
  401fb8:	cbz	x1, 401fc4 <__fxstatat@plt+0xa4>
  401fbc:	mov	x16, x1
  401fc0:	br	x16
  401fc4:	ret
  401fc8:	adrp	x0, 421000 <__fxstatat@plt+0x1f0e0>
  401fcc:	add	x0, x0, #0x300
  401fd0:	adrp	x1, 421000 <__fxstatat@plt+0x1f0e0>
  401fd4:	add	x1, x1, #0x300
  401fd8:	sub	x1, x1, x0
  401fdc:	lsr	x2, x1, #63
  401fe0:	add	x1, x2, x1, asr #3
  401fe4:	cmp	xzr, x1, asr #1
  401fe8:	asr	x1, x1, #1
  401fec:	b.eq	402004 <__fxstatat@plt+0xe4>  // b.none
  401ff0:	adrp	x2, 40d000 <__fxstatat@plt+0xb0e0>
  401ff4:	ldr	x2, [x2, #3760]
  401ff8:	cbz	x2, 402004 <__fxstatat@plt+0xe4>
  401ffc:	mov	x16, x2
  402000:	br	x16
  402004:	ret
  402008:	stp	x29, x30, [sp, #-32]!
  40200c:	mov	x29, sp
  402010:	str	x19, [sp, #16]
  402014:	adrp	x19, 421000 <__fxstatat@plt+0x1f0e0>
  402018:	ldrb	w0, [x19, #816]
  40201c:	cbnz	w0, 40202c <__fxstatat@plt+0x10c>
  402020:	bl	401f98 <__fxstatat@plt+0x78>
  402024:	mov	w0, #0x1                   	// #1
  402028:	strb	w0, [x19, #816]
  40202c:	ldr	x19, [sp, #16]
  402030:	ldp	x29, x30, [sp], #32
  402034:	ret
  402038:	b	401fc8 <__fxstatat@plt+0xa8>
  40203c:	sub	sp, sp, #0x30
  402040:	stp	x29, x30, [sp, #32]
  402044:	add	x29, sp, #0x20
  402048:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  40204c:	add	x8, x8, #0x320
  402050:	stur	w0, [x29, #-4]
  402054:	ldur	w9, [x29, #-4]
  402058:	str	x8, [sp, #16]
  40205c:	cbz	w9, 4020a4 <__fxstatat@plt+0x184>
  402060:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  402064:	add	x8, x8, #0x308
  402068:	ldr	x0, [x8]
  40206c:	adrp	x8, 40d000 <__fxstatat@plt+0xb0e0>
  402070:	add	x8, x8, #0xeb8
  402074:	str	x0, [sp, #8]
  402078:	mov	x0, x8
  40207c:	bl	401ee0 <gettext@plt>
  402080:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  402084:	add	x8, x8, #0x350
  402088:	ldr	x2, [x8]
  40208c:	ldr	x8, [sp, #8]
  402090:	str	x0, [sp]
  402094:	mov	x0, x8
  402098:	ldr	x1, [sp]
  40209c:	bl	401ef0 <fprintf@plt>
  4020a0:	b	402220 <__fxstatat@plt+0x300>
  4020a4:	adrp	x0, 40d000 <__fxstatat@plt+0xb0e0>
  4020a8:	add	x0, x0, #0xedf
  4020ac:	bl	401ee0 <gettext@plt>
  4020b0:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  4020b4:	add	x8, x8, #0x350
  4020b8:	ldr	x1, [x8]
  4020bc:	bl	401e90 <printf@plt>
  4020c0:	adrp	x8, 40d000 <__fxstatat@plt+0xb0e0>
  4020c4:	add	x8, x8, #0xefe
  4020c8:	mov	x0, x8
  4020cc:	bl	401ee0 <gettext@plt>
  4020d0:	ldr	x8, [sp, #16]
  4020d4:	ldr	x1, [x8]
  4020d8:	bl	401e50 <fputs_unlocked@plt>
  4020dc:	adrp	x8, 40d000 <__fxstatat@plt+0xb0e0>
  4020e0:	add	x8, x8, #0xf84
  4020e4:	mov	x0, x8
  4020e8:	bl	401ee0 <gettext@plt>
  4020ec:	ldr	x8, [sp, #16]
  4020f0:	ldr	x1, [x8]
  4020f4:	bl	401e50 <fputs_unlocked@plt>
  4020f8:	bl	402228 <__fxstatat@plt+0x308>
  4020fc:	adrp	x8, 40d000 <__fxstatat@plt+0xb0e0>
  402100:	add	x8, x8, #0xfab
  402104:	mov	x0, x8
  402108:	bl	401ee0 <gettext@plt>
  40210c:	mov	w1, #0x3                   	// #3
  402110:	bl	401e90 <printf@plt>
  402114:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  402118:	add	x8, x8, #0xb1
  40211c:	mov	x0, x8
  402120:	bl	401ee0 <gettext@plt>
  402124:	ldr	x8, [sp, #16]
  402128:	ldr	x1, [x8]
  40212c:	bl	401e50 <fputs_unlocked@plt>
  402130:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  402134:	add	x8, x8, #0x220
  402138:	mov	x0, x8
  40213c:	bl	401ee0 <gettext@plt>
  402140:	ldr	x8, [sp, #16]
  402144:	ldr	x1, [x8]
  402148:	bl	401e50 <fputs_unlocked@plt>
  40214c:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  402150:	add	x8, x8, #0x24d
  402154:	mov	x0, x8
  402158:	bl	401ee0 <gettext@plt>
  40215c:	ldr	x8, [sp, #16]
  402160:	ldr	x1, [x8]
  402164:	bl	401e50 <fputs_unlocked@plt>
  402168:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  40216c:	add	x8, x8, #0x283
  402170:	mov	x0, x8
  402174:	bl	401ee0 <gettext@plt>
  402178:	ldr	x8, [sp, #16]
  40217c:	ldr	x1, [x8]
  402180:	bl	401e50 <fputs_unlocked@plt>
  402184:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  402188:	add	x8, x8, #0x45e
  40218c:	mov	x0, x8
  402190:	bl	401ee0 <gettext@plt>
  402194:	ldr	x8, [sp, #16]
  402198:	ldr	x1, [x8]
  40219c:	bl	401e50 <fputs_unlocked@plt>
  4021a0:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  4021a4:	add	x8, x8, #0x5ca
  4021a8:	mov	x0, x8
  4021ac:	bl	401ee0 <gettext@plt>
  4021b0:	ldr	x8, [sp, #16]
  4021b4:	ldr	x1, [x8]
  4021b8:	bl	401e50 <fputs_unlocked@plt>
  4021bc:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  4021c0:	add	x8, x8, #0x706
  4021c4:	mov	x0, x8
  4021c8:	bl	401ee0 <gettext@plt>
  4021cc:	ldr	x8, [sp, #16]
  4021d0:	ldr	x1, [x8]
  4021d4:	bl	401e50 <fputs_unlocked@plt>
  4021d8:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  4021dc:	add	x8, x8, #0x773
  4021e0:	mov	x0, x8
  4021e4:	bl	401ee0 <gettext@plt>
  4021e8:	ldr	x8, [sp, #16]
  4021ec:	ldr	x1, [x8]
  4021f0:	bl	401e50 <fputs_unlocked@plt>
  4021f4:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  4021f8:	add	x8, x8, #0x94b
  4021fc:	mov	x0, x8
  402200:	bl	401ee0 <gettext@plt>
  402204:	ldr	x8, [sp, #16]
  402208:	ldr	x1, [x8]
  40220c:	bl	401e50 <fputs_unlocked@plt>
  402210:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  402214:	add	x8, x8, #0x9f2
  402218:	mov	x0, x8
  40221c:	bl	402264 <__fxstatat@plt+0x344>
  402220:	ldur	w0, [x29, #-4]
  402224:	bl	401a90 <exit@plt>
  402228:	sub	sp, sp, #0x20
  40222c:	stp	x29, x30, [sp, #16]
  402230:	add	x29, sp, #0x10
  402234:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402238:	add	x0, x0, #0xaa7
  40223c:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  402240:	add	x8, x8, #0x320
  402244:	str	x8, [sp, #8]
  402248:	bl	401ee0 <gettext@plt>
  40224c:	ldr	x8, [sp, #8]
  402250:	ldr	x1, [x8]
  402254:	bl	401e50 <fputs_unlocked@plt>
  402258:	ldp	x29, x30, [sp, #16]
  40225c:	add	sp, sp, #0x20
  402260:	ret
  402264:	sub	sp, sp, #0xb0
  402268:	stp	x29, x30, [sp, #160]
  40226c:	add	x29, sp, #0xa0
  402270:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  402274:	add	x1, x1, #0x20
  402278:	mov	x2, #0x70                  	// #112
  40227c:	add	x8, sp, #0x28
  402280:	stur	x0, [x29, #-8]
  402284:	mov	x0, x8
  402288:	str	x8, [sp, #8]
  40228c:	bl	401a40 <memcpy@plt>
  402290:	ldur	x8, [x29, #-8]
  402294:	str	x8, [sp, #32]
  402298:	ldr	x8, [sp, #8]
  40229c:	str	x8, [sp, #24]
  4022a0:	ldr	x8, [sp, #24]
  4022a4:	ldr	x8, [x8]
  4022a8:	mov	w9, #0x0                   	// #0
  4022ac:	str	w9, [sp, #4]
  4022b0:	cbz	x8, 4022d4 <__fxstatat@plt+0x3b4>
  4022b4:	ldur	x0, [x29, #-8]
  4022b8:	ldr	x8, [sp, #24]
  4022bc:	ldr	x1, [x8]
  4022c0:	bl	401d40 <strcmp@plt>
  4022c4:	cmp	w0, #0x0
  4022c8:	cset	w9, eq  // eq = none
  4022cc:	eor	w9, w9, #0x1
  4022d0:	str	w9, [sp, #4]
  4022d4:	ldr	w8, [sp, #4]
  4022d8:	tbnz	w8, #0, 4022e0 <__fxstatat@plt+0x3c0>
  4022dc:	b	4022f0 <__fxstatat@plt+0x3d0>
  4022e0:	ldr	x8, [sp, #24]
  4022e4:	add	x8, x8, #0x10
  4022e8:	str	x8, [sp, #24]
  4022ec:	b	4022a0 <__fxstatat@plt+0x380>
  4022f0:	ldr	x8, [sp, #24]
  4022f4:	ldr	x8, [x8, #8]
  4022f8:	cbz	x8, 402308 <__fxstatat@plt+0x3e8>
  4022fc:	ldr	x8, [sp, #24]
  402300:	ldr	x8, [x8, #8]
  402304:	str	x8, [sp, #32]
  402308:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  40230c:	add	x0, x0, #0xb51
  402310:	bl	401ee0 <gettext@plt>
  402314:	adrp	x1, 40e000 <__fxstatat@plt+0xc0e0>
  402318:	add	x1, x1, #0xa78
  40231c:	adrp	x2, 40e000 <__fxstatat@plt+0xc0e0>
  402320:	add	x2, x2, #0xb68
  402324:	bl	401e90 <printf@plt>
  402328:	mov	w8, #0x5                   	// #5
  40232c:	mov	w0, w8
  402330:	mov	x9, xzr
  402334:	mov	x1, x9
  402338:	bl	401f10 <setlocale@plt>
  40233c:	str	x0, [sp, #16]
  402340:	ldr	x9, [sp, #16]
  402344:	cbz	x9, 40237c <__fxstatat@plt+0x45c>
  402348:	ldr	x0, [sp, #16]
  40234c:	adrp	x1, 40e000 <__fxstatat@plt+0xc0e0>
  402350:	add	x1, x1, #0xb90
  402354:	mov	x2, #0x3                   	// #3
  402358:	bl	401c00 <strncmp@plt>
  40235c:	cbz	w0, 40237c <__fxstatat@plt+0x45c>
  402360:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402364:	add	x0, x0, #0xb94
  402368:	bl	401ee0 <gettext@plt>
  40236c:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  402370:	add	x8, x8, #0x320
  402374:	ldr	x1, [x8]
  402378:	bl	401e50 <fputs_unlocked@plt>
  40237c:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402380:	add	x0, x0, #0xbdb
  402384:	bl	401ee0 <gettext@plt>
  402388:	ldur	x2, [x29, #-8]
  40238c:	adrp	x1, 40e000 <__fxstatat@plt+0xc0e0>
  402390:	add	x1, x1, #0xb68
  402394:	bl	401e90 <printf@plt>
  402398:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  40239c:	add	x8, x8, #0xbf6
  4023a0:	mov	x0, x8
  4023a4:	bl	401ee0 <gettext@plt>
  4023a8:	ldr	x1, [sp, #32]
  4023ac:	ldr	x8, [sp, #32]
  4023b0:	ldur	x9, [x29, #-8]
  4023b4:	adrp	x10, 40e000 <__fxstatat@plt+0xc0e0>
  4023b8:	add	x10, x10, #0x94a
  4023bc:	adrp	x11, 40e000 <__fxstatat@plt+0xc0e0>
  4023c0:	add	x11, x11, #0xb0e
  4023c4:	cmp	x8, x9
  4023c8:	csel	x2, x11, x10, eq  // eq = none
  4023cc:	bl	401e90 <printf@plt>
  4023d0:	ldp	x29, x30, [sp, #160]
  4023d4:	add	sp, sp, #0xb0
  4023d8:	ret
  4023dc:	sub	sp, sp, #0x130
  4023e0:	stp	x29, x30, [sp, #272]
  4023e4:	str	x28, [sp, #288]
  4023e8:	add	x29, sp, #0x110
  4023ec:	mov	w8, wzr
  4023f0:	mov	w9, #0x1                   	// #1
  4023f4:	mov	x2, #0x20                  	// #32
  4023f8:	mov	x10, xzr
  4023fc:	mov	w11, #0x6                   	// #6
  402400:	adrp	x12, 40e000 <__fxstatat@plt+0xc0e0>
  402404:	add	x12, x12, #0x94a
  402408:	adrp	x13, 40e000 <__fxstatat@plt+0xc0e0>
  40240c:	add	x13, x13, #0xa7c
  402410:	adrp	x14, 40e000 <__fxstatat@plt+0xc0e0>
  402414:	add	x14, x14, #0x9f8
  402418:	adrp	x15, 404000 <__fxstatat@plt+0x20e0>
  40241c:	add	x15, x15, #0xd74
  402420:	mov	x16, #0x3                   	// #3
  402424:	mov	x17, #0xffffffffffffffff    	// #-1
  402428:	adrp	x18, 421000 <__fxstatat@plt+0x1f0e0>
  40242c:	add	x18, x18, #0x338
  402430:	adrp	x3, 421000 <__fxstatat@plt+0x1f0e0>
  402434:	add	x3, x3, #0x310
  402438:	sub	x4, x29, #0x40
  40243c:	stur	wzr, [x29, #-4]
  402440:	stur	w0, [x29, #-8]
  402444:	stur	x1, [x29, #-16]
  402448:	sturb	w9, [x29, #-17]
  40244c:	mov	x0, x4
  402450:	mov	w1, w8
  402454:	stur	x10, [x29, #-112]
  402458:	stur	w11, [x29, #-116]
  40245c:	stur	x12, [x29, #-128]
  402460:	str	x13, [sp, #136]
  402464:	str	x14, [sp, #128]
  402468:	str	x15, [sp, #120]
  40246c:	str	x16, [sp, #112]
  402470:	str	x17, [sp, #104]
  402474:	str	x18, [sp, #96]
  402478:	str	x3, [sp, #88]
  40247c:	bl	401c30 <memset@plt>
  402480:	ldur	x10, [x29, #-112]
  402484:	stur	x10, [x29, #-96]
  402488:	ldur	x12, [x29, #-16]
  40248c:	ldr	x0, [x12]
  402490:	bl	4062d0 <__fxstatat@plt+0x43b0>
  402494:	ldur	w0, [x29, #-116]
  402498:	ldur	x1, [x29, #-128]
  40249c:	bl	401f10 <setlocale@plt>
  4024a0:	ldr	x10, [sp, #136]
  4024a4:	mov	x0, x10
  4024a8:	ldr	x1, [sp, #128]
  4024ac:	bl	401c10 <bindtextdomain@plt>
  4024b0:	ldr	x10, [sp, #136]
  4024b4:	mov	x0, x10
  4024b8:	bl	401d20 <textdomain@plt>
  4024bc:	ldr	x10, [sp, #120]
  4024c0:	mov	x0, x10
  4024c4:	bl	40de48 <__fxstatat@plt+0xbf28>
  4024c8:	ldr	x10, [sp, #112]
  4024cc:	stur	x10, [x29, #-56]
  4024d0:	ldr	x12, [sp, #104]
  4024d4:	stur	x12, [x29, #-48]
  4024d8:	ldur	w0, [x29, #-8]
  4024dc:	ldur	x1, [x29, #-16]
  4024e0:	adrp	x2, 40e000 <__fxstatat@plt+0xc0e0>
  4024e4:	add	x2, x2, #0xa0a
  4024e8:	adrp	x3, 40e000 <__fxstatat@plt+0xc0e0>
  4024ec:	add	x3, x3, #0xe90
  4024f0:	mov	x8, xzr
  4024f4:	mov	x4, x8
  4024f8:	bl	401d30 <getopt_long@plt>
  4024fc:	stur	w0, [x29, #-80]
  402500:	mov	w9, #0xffffffff            	// #-1
  402504:	cmp	w0, w9
  402508:	b.eq	4027b8 <__fxstatat@plt+0x898>  // b.none
  40250c:	ldur	w8, [x29, #-80]
  402510:	mov	w9, #0xfffffffd            	// #-3
  402514:	cmp	w8, w9
  402518:	str	w8, [sp, #84]
  40251c:	b.eq	402764 <__fxstatat@plt+0x844>  // b.none
  402520:	b	402524 <__fxstatat@plt+0x604>
  402524:	mov	w8, #0xfffffffe            	// #-2
  402528:	ldr	w9, [sp, #84]
  40252c:	cmp	w9, w8
  402530:	b.eq	402758 <__fxstatat@plt+0x838>  // b.none
  402534:	b	402538 <__fxstatat@plt+0x618>
  402538:	ldr	w8, [sp, #84]
  40253c:	cmp	w8, #0x66
  402540:	b.eq	4025b8 <__fxstatat@plt+0x698>  // b.none
  402544:	b	402548 <__fxstatat@plt+0x628>
  402548:	ldr	w8, [sp, #84]
  40254c:	cmp	w8, #0x6e
  402550:	b.eq	4025c4 <__fxstatat@plt+0x6a4>  // b.none
  402554:	b	402558 <__fxstatat@plt+0x638>
  402558:	ldr	w8, [sp, #84]
  40255c:	cmp	w8, #0x73
  402560:	b.eq	4026d0 <__fxstatat@plt+0x7b0>  // b.none
  402564:	b	402568 <__fxstatat@plt+0x648>
  402568:	ldr	w8, [sp, #84]
  40256c:	cmp	w8, #0x75
  402570:	b.eq	40266c <__fxstatat@plt+0x74c>  // b.none
  402574:	b	402578 <__fxstatat@plt+0x658>
  402578:	ldr	w8, [sp, #84]
  40257c:	cmp	w8, #0x76
  402580:	b.eq	402728 <__fxstatat@plt+0x808>  // b.none
  402584:	b	402588 <__fxstatat@plt+0x668>
  402588:	ldr	w8, [sp, #84]
  40258c:	cmp	w8, #0x78
  402590:	b.eq	402738 <__fxstatat@plt+0x818>  // b.none
  402594:	b	402598 <__fxstatat@plt+0x678>
  402598:	ldr	w8, [sp, #84]
  40259c:	cmp	w8, #0x7a
  4025a0:	b.eq	402748 <__fxstatat@plt+0x828>  // b.none
  4025a4:	b	4025a8 <__fxstatat@plt+0x688>
  4025a8:	ldr	w8, [sp, #84]
  4025ac:	cmp	w8, #0x100
  4025b0:	b.eq	402618 <__fxstatat@plt+0x6f8>  // b.none
  4025b4:	b	4027ac <__fxstatat@plt+0x88c>
  4025b8:	mov	w8, #0x1                   	// #1
  4025bc:	sturb	w8, [x29, #-64]
  4025c0:	b	4027b4 <__fxstatat@plt+0x894>
  4025c4:	ldr	x8, [sp, #88]
  4025c8:	ldr	x0, [x8]
  4025cc:	adrp	x9, 40e000 <__fxstatat@plt+0xc0e0>
  4025d0:	add	x9, x9, #0xa14
  4025d4:	str	x0, [sp, #72]
  4025d8:	mov	x0, x9
  4025dc:	bl	401ee0 <gettext@plt>
  4025e0:	ldr	x8, [sp, #72]
  4025e4:	str	x0, [sp, #64]
  4025e8:	mov	x0, x8
  4025ec:	mov	x9, xzr
  4025f0:	mov	x1, x9
  4025f4:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  4025f8:	adrp	x3, 40e000 <__fxstatat@plt+0xc0e0>
  4025fc:	add	x3, x3, #0x94a
  402600:	ldr	x4, [sp, #64]
  402604:	mov	w10, wzr
  402608:	mov	w5, w10
  40260c:	bl	40b068 <__fxstatat@plt+0x9148>
  402610:	stur	x0, [x29, #-56]
  402614:	b	4027b4 <__fxstatat@plt+0x894>
  402618:	ldur	x8, [x29, #-96]
  40261c:	cbz	x8, 40265c <__fxstatat@plt+0x73c>
  402620:	ldur	x0, [x29, #-96]
  402624:	ldr	x8, [sp, #88]
  402628:	ldr	x1, [x8]
  40262c:	bl	401d40 <strcmp@plt>
  402630:	cbz	w0, 40265c <__fxstatat@plt+0x73c>
  402634:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402638:	add	x0, x0, #0xa2d
  40263c:	bl	401ee0 <gettext@plt>
  402640:	mov	w8, #0x1                   	// #1
  402644:	str	x0, [sp, #56]
  402648:	mov	w0, w8
  40264c:	mov	w8, wzr
  402650:	mov	w1, w8
  402654:	ldr	x2, [sp, #56]
  402658:	bl	401aa0 <error@plt>
  40265c:	ldr	x8, [sp, #88]
  402660:	ldr	x9, [x8]
  402664:	stur	x9, [x29, #-96]
  402668:	b	4027b4 <__fxstatat@plt+0x894>
  40266c:	ldr	x8, [sp, #88]
  402670:	ldr	x9, [x8]
  402674:	cbnz	x9, 402684 <__fxstatat@plt+0x764>
  402678:	mov	w8, #0x3                   	// #3
  40267c:	stur	w8, [x29, #-40]
  402680:	b	4026cc <__fxstatat@plt+0x7ac>
  402684:	ldr	x8, [sp, #88]
  402688:	ldr	x1, [x8]
  40268c:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  402690:	add	x9, x9, #0x298
  402694:	ldr	x5, [x9]
  402698:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  40269c:	add	x0, x0, #0xa4f
  4026a0:	adrp	x2, 40f000 <__fxstatat@plt+0xd0e0>
  4026a4:	add	x2, x2, #0x0
  4026a8:	adrp	x9, 40e000 <__fxstatat@plt+0xc0e0>
  4026ac:	add	x9, x9, #0xff0
  4026b0:	mov	x3, x9
  4026b4:	mov	x4, #0x4                   	// #4
  4026b8:	str	x9, [sp, #48]
  4026bc:	bl	404be8 <__fxstatat@plt+0x2cc8>
  4026c0:	ldr	x8, [sp, #48]
  4026c4:	ldr	w10, [x8, x0, lsl #2]
  4026c8:	stur	w10, [x29, #-40]
  4026cc:	b	4027b4 <__fxstatat@plt+0x894>
  4026d0:	ldr	x8, [sp, #88]
  4026d4:	ldr	x0, [x8]
  4026d8:	adrp	x9, 40e000 <__fxstatat@plt+0xc0e0>
  4026dc:	add	x9, x9, #0xa66
  4026e0:	str	x0, [sp, #40]
  4026e4:	mov	x0, x9
  4026e8:	bl	401ee0 <gettext@plt>
  4026ec:	ldr	x8, [sp, #40]
  4026f0:	str	x0, [sp, #32]
  4026f4:	mov	x0, x8
  4026f8:	mov	w10, wzr
  4026fc:	mov	w1, w10
  402700:	mov	x9, xzr
  402704:	mov	x2, x9
  402708:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  40270c:	adrp	x4, 40e000 <__fxstatat@plt+0xc0e0>
  402710:	add	x4, x4, #0xa58
  402714:	ldr	x5, [sp, #32]
  402718:	mov	w6, w10
  40271c:	bl	40aeec <__fxstatat@plt+0x8fcc>
  402720:	stur	x0, [x29, #-48]
  402724:	b	4027b4 <__fxstatat@plt+0x894>
  402728:	sub	x8, x29, #0x40
  40272c:	mov	w9, #0x1                   	// #1
  402730:	strb	w9, [x8, #28]
  402734:	b	4027b4 <__fxstatat@plt+0x894>
  402738:	sub	x8, x29, #0x40
  40273c:	mov	w9, #0x1                   	// #1
  402740:	strb	w9, [x8, #29]
  402744:	b	4027b4 <__fxstatat@plt+0x894>
  402748:	sub	x8, x29, #0x40
  40274c:	mov	w9, #0x1                   	// #1
  402750:	strb	w9, [x8, #30]
  402754:	b	4027b4 <__fxstatat@plt+0x894>
  402758:	mov	w8, wzr
  40275c:	mov	w0, w8
  402760:	bl	40203c <__fxstatat@plt+0x11c>
  402764:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  402768:	add	x8, x8, #0x320
  40276c:	ldr	x0, [x8]
  402770:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  402774:	add	x8, x8, #0x290
  402778:	ldr	x3, [x8]
  40277c:	adrp	x1, 40e000 <__fxstatat@plt+0xc0e0>
  402780:	add	x1, x1, #0x9f2
  402784:	adrp	x2, 40e000 <__fxstatat@plt+0xc0e0>
  402788:	add	x2, x2, #0xa78
  40278c:	adrp	x4, 40e000 <__fxstatat@plt+0xc0e0>
  402790:	add	x4, x4, #0xa86
  402794:	mov	x8, xzr
  402798:	mov	x5, x8
  40279c:	bl	40a998 <__fxstatat@plt+0x8a78>
  4027a0:	mov	w9, wzr
  4027a4:	mov	w0, w9
  4027a8:	bl	401a90 <exit@plt>
  4027ac:	mov	w0, #0x1                   	// #1
  4027b0:	bl	40203c <__fxstatat@plt+0x11c>
  4027b4:	b	4024d8 <__fxstatat@plt+0x5b8>
  4027b8:	ldur	x8, [x29, #-16]
  4027bc:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  4027c0:	add	x9, x9, #0x318
  4027c4:	ldrsw	x10, [x9]
  4027c8:	mov	x11, #0x8                   	// #8
  4027cc:	mul	x10, x11, x10
  4027d0:	add	x8, x8, x10
  4027d4:	stur	x8, [x29, #-72]
  4027d8:	ldur	w12, [x29, #-8]
  4027dc:	ldr	w13, [x9]
  4027e0:	subs	w12, w12, w13
  4027e4:	stur	w12, [x29, #-76]
  4027e8:	ldur	w12, [x29, #-76]
  4027ec:	cbnz	w12, 40281c <__fxstatat@plt+0x8fc>
  4027f0:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  4027f4:	add	x0, x0, #0xa92
  4027f8:	bl	401ee0 <gettext@plt>
  4027fc:	mov	w8, wzr
  402800:	str	x0, [sp, #24]
  402804:	mov	w0, w8
  402808:	mov	w1, w8
  40280c:	ldr	x2, [sp, #24]
  402810:	bl	401aa0 <error@plt>
  402814:	mov	w0, #0x1                   	// #1
  402818:	bl	40203c <__fxstatat@plt+0x11c>
  40281c:	ldur	x0, [x29, #-96]
  402820:	mov	x1, #0xffffffffffffffff    	// #-1
  402824:	bl	408614 <__fxstatat@plt+0x66f4>
  402828:	ldr	x8, [sp, #96]
  40282c:	str	x0, [x8]
  402830:	ldr	x9, [x8]
  402834:	cbnz	x9, 40287c <__fxstatat@plt+0x95c>
  402838:	bl	401eb0 <__errno_location@plt>
  40283c:	ldr	w1, [x0]
  402840:	ldur	x2, [x29, #-96]
  402844:	mov	w8, wzr
  402848:	mov	w0, w8
  40284c:	mov	w8, #0x3                   	// #3
  402850:	str	w1, [sp, #20]
  402854:	mov	w1, w8
  402858:	bl	40824c <__fxstatat@plt+0x632c>
  40285c:	mov	w8, #0x1                   	// #1
  402860:	str	x0, [sp, #8]
  402864:	mov	w0, w8
  402868:	ldr	w1, [sp, #20]
  40286c:	adrp	x2, 40f000 <__fxstatat@plt+0xd0e0>
  402870:	add	x2, x2, #0x209
  402874:	ldr	x3, [sp, #8]
  402878:	bl	401aa0 <error@plt>
  40287c:	adrp	x0, 402000 <__fxstatat@plt+0xe0>
  402880:	add	x0, x0, #0x9bc
  402884:	bl	40de48 <__fxstatat@plt+0xbf28>
  402888:	stur	wzr, [x29, #-84]
  40288c:	ldur	w8, [x29, #-84]
  402890:	ldur	w9, [x29, #-76]
  402894:	cmp	w8, w9
  402898:	b.ge	402998 <__fxstatat@plt+0xa78>  // b.tcont
  40289c:	ldur	x8, [x29, #-72]
  4028a0:	ldursw	x9, [x29, #-84]
  4028a4:	mov	x10, #0x8                   	// #8
  4028a8:	mul	x9, x10, x9
  4028ac:	add	x8, x8, x9
  4028b0:	ldr	x2, [x8]
  4028b4:	mov	w11, wzr
  4028b8:	mov	w0, w11
  4028bc:	mov	w1, #0x3                   	// #3
  4028c0:	str	x10, [sp]
  4028c4:	bl	40824c <__fxstatat@plt+0x632c>
  4028c8:	bl	40ae54 <__fxstatat@plt+0x8f34>
  4028cc:	stur	x0, [x29, #-104]
  4028d0:	ldur	x8, [x29, #-72]
  4028d4:	ldursw	x9, [x29, #-84]
  4028d8:	ldr	x10, [sp]
  4028dc:	mul	x9, x10, x9
  4028e0:	add	x8, x8, x9
  4028e4:	ldr	x0, [x8]
  4028e8:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  4028ec:	add	x1, x1, #0x31a
  4028f0:	bl	401d40 <strcmp@plt>
  4028f4:	cbnz	w0, 402934 <__fxstatat@plt+0xa14>
  4028f8:	ldur	x1, [x29, #-104]
  4028fc:	ldr	x8, [sp, #96]
  402900:	ldr	x2, [x8]
  402904:	mov	w0, #0x1                   	// #1
  402908:	sub	x3, x29, #0x40
  40290c:	bl	4029dc <__fxstatat@plt+0xabc>
  402910:	mov	w9, #0x1                   	// #1
  402914:	and	w10, w0, #0x1
  402918:	ldurb	w11, [x29, #-17]
  40291c:	and	w11, w11, #0x1
  402920:	tst	w11, w10
  402924:	cset	w10, ne  // ne = any
  402928:	and	w9, w10, w9
  40292c:	sturb	w9, [x29, #-17]
  402930:	b	402980 <__fxstatat@plt+0xa60>
  402934:	ldur	x8, [x29, #-72]
  402938:	ldursw	x9, [x29, #-84]
  40293c:	mov	x10, #0x8                   	// #8
  402940:	mul	x9, x10, x9
  402944:	add	x8, x8, x9
  402948:	ldr	x0, [x8]
  40294c:	ldur	x1, [x29, #-104]
  402950:	ldr	x8, [sp, #96]
  402954:	ldr	x2, [x8]
  402958:	sub	x3, x29, #0x40
  40295c:	bl	402ad4 <__fxstatat@plt+0xbb4>
  402960:	mov	w11, #0x1                   	// #1
  402964:	and	w12, w0, #0x1
  402968:	ldurb	w13, [x29, #-17]
  40296c:	and	w13, w13, #0x1
  402970:	tst	w13, w12
  402974:	cset	w12, ne  // ne = any
  402978:	and	w11, w12, w11
  40297c:	sturb	w11, [x29, #-17]
  402980:	ldur	x0, [x29, #-104]
  402984:	bl	401d70 <free@plt>
  402988:	ldur	w8, [x29, #-84]
  40298c:	add	w8, w8, #0x1
  402990:	stur	w8, [x29, #-84]
  402994:	b	40288c <__fxstatat@plt+0x96c>
  402998:	ldurb	w8, [x29, #-17]
  40299c:	mov	w9, #0x1                   	// #1
  4029a0:	mov	w10, wzr
  4029a4:	tst	w8, #0x1
  4029a8:	csel	w0, w10, w9, ne  // ne = any
  4029ac:	ldr	x28, [sp, #288]
  4029b0:	ldp	x29, x30, [sp, #272]
  4029b4:	add	sp, sp, #0x130
  4029b8:	ret
  4029bc:	stp	x29, x30, [sp, #-16]!
  4029c0:	mov	x29, sp
  4029c4:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  4029c8:	add	x8, x8, #0x338
  4029cc:	ldr	x0, [x8]
  4029d0:	bl	4088a0 <__fxstatat@plt+0x6980>
  4029d4:	ldp	x29, x30, [sp], #16
  4029d8:	ret
  4029dc:	sub	sp, sp, #0x50
  4029e0:	stp	x29, x30, [sp, #64]
  4029e4:	add	x29, sp, #0x40
  4029e8:	mov	w8, #0x3                   	// #3
  4029ec:	stur	w0, [x29, #-8]
  4029f0:	stur	x1, [x29, #-16]
  4029f4:	stur	x2, [x29, #-24]
  4029f8:	str	x3, [sp, #32]
  4029fc:	ldur	w0, [x29, #-8]
  402a00:	mov	w1, w8
  402a04:	bl	40b768 <__fxstatat@plt+0x9848>
  402a08:	str	w0, [sp, #28]
  402a0c:	ldr	w8, [sp, #28]
  402a10:	cmp	w8, #0x0
  402a14:	cset	w8, ge  // ge = tcont
  402a18:	tbnz	w8, #0, 402a60 <__fxstatat@plt+0xb40>
  402a1c:	bl	401eb0 <__errno_location@plt>
  402a20:	ldr	w1, [x0]
  402a24:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402a28:	add	x0, x0, #0xc7d
  402a2c:	str	w1, [sp, #24]
  402a30:	bl	401ee0 <gettext@plt>
  402a34:	ldur	x3, [x29, #-16]
  402a38:	mov	w8, wzr
  402a3c:	str	x0, [sp, #16]
  402a40:	mov	w0, w8
  402a44:	ldr	w1, [sp, #24]
  402a48:	ldr	x2, [sp, #16]
  402a4c:	bl	401aa0 <error@plt>
  402a50:	mov	w8, wzr
  402a54:	and	w8, w8, #0x1
  402a58:	sturb	w8, [x29, #-1]
  402a5c:	b	402ac0 <__fxstatat@plt+0xba0>
  402a60:	ldr	w8, [sp, #28]
  402a64:	and	w8, w8, #0x400
  402a68:	cbz	w8, 402aa4 <__fxstatat@plt+0xb84>
  402a6c:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402a70:	add	x0, x0, #0xc8e
  402a74:	bl	401ee0 <gettext@plt>
  402a78:	ldur	x3, [x29, #-16]
  402a7c:	mov	w8, wzr
  402a80:	str	x0, [sp, #8]
  402a84:	mov	w0, w8
  402a88:	mov	w1, w8
  402a8c:	ldr	x2, [sp, #8]
  402a90:	bl	401aa0 <error@plt>
  402a94:	mov	w8, wzr
  402a98:	and	w8, w8, #0x1
  402a9c:	sturb	w8, [x29, #-1]
  402aa0:	b	402ac0 <__fxstatat@plt+0xba0>
  402aa4:	ldur	w0, [x29, #-8]
  402aa8:	ldur	x1, [x29, #-16]
  402aac:	ldur	x2, [x29, #-24]
  402ab0:	ldr	x3, [sp, #32]
  402ab4:	bl	402c5c <__fxstatat@plt+0xd3c>
  402ab8:	and	w8, w0, #0x1
  402abc:	sturb	w8, [x29, #-1]
  402ac0:	ldurb	w8, [x29, #-1]
  402ac4:	and	w0, w8, #0x1
  402ac8:	ldp	x29, x30, [sp, #64]
  402acc:	add	sp, sp, #0x50
  402ad0:	ret
  402ad4:	sub	sp, sp, #0x60
  402ad8:	stp	x29, x30, [sp, #80]
  402adc:	add	x29, sp, #0x50
  402ae0:	mov	w8, #0x101                 	// #257
  402ae4:	stur	x0, [x29, #-16]
  402ae8:	stur	x1, [x29, #-24]
  402aec:	stur	x2, [x29, #-32]
  402af0:	str	x3, [sp, #40]
  402af4:	ldur	x0, [x29, #-16]
  402af8:	mov	w1, w8
  402afc:	bl	405160 <__fxstatat@plt+0x3240>
  402b00:	str	w0, [sp, #32]
  402b04:	ldr	w8, [sp, #32]
  402b08:	cmp	w8, #0x0
  402b0c:	cset	w8, ge  // ge = tcont
  402b10:	tbnz	w8, #0, 402b54 <__fxstatat@plt+0xc34>
  402b14:	bl	401eb0 <__errno_location@plt>
  402b18:	ldr	w8, [x0]
  402b1c:	cmp	w8, #0xd
  402b20:	b.ne	402b54 <__fxstatat@plt+0xc34>  // b.any
  402b24:	ldr	x8, [sp, #40]
  402b28:	ldrb	w9, [x8]
  402b2c:	tbnz	w9, #0, 402b34 <__fxstatat@plt+0xc14>
  402b30:	b	402b54 <__fxstatat@plt+0xc34>
  402b34:	ldur	x0, [x29, #-16]
  402b38:	mov	w1, #0x80                  	// #128
  402b3c:	bl	401bd0 <chmod@plt>
  402b40:	cbnz	w0, 402b54 <__fxstatat@plt+0xc34>
  402b44:	ldur	x0, [x29, #-16]
  402b48:	mov	w1, #0x101                 	// #257
  402b4c:	bl	405160 <__fxstatat@plt+0x3240>
  402b50:	str	w0, [sp, #32]
  402b54:	ldr	w8, [sp, #32]
  402b58:	cmp	w8, #0x0
  402b5c:	cset	w8, ge  // ge = tcont
  402b60:	tbnz	w8, #0, 402ba8 <__fxstatat@plt+0xc88>
  402b64:	bl	401eb0 <__errno_location@plt>
  402b68:	ldr	w1, [x0]
  402b6c:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402b70:	add	x0, x0, #0xdf1
  402b74:	str	w1, [sp, #28]
  402b78:	bl	401ee0 <gettext@plt>
  402b7c:	ldur	x3, [x29, #-24]
  402b80:	mov	w8, wzr
  402b84:	str	x0, [sp, #16]
  402b88:	mov	w0, w8
  402b8c:	ldr	w1, [sp, #28]
  402b90:	ldr	x2, [sp, #16]
  402b94:	bl	401aa0 <error@plt>
  402b98:	mov	w8, wzr
  402b9c:	and	w8, w8, #0x1
  402ba0:	sturb	w8, [x29, #-1]
  402ba4:	b	402c48 <__fxstatat@plt+0xd28>
  402ba8:	ldr	w0, [sp, #32]
  402bac:	ldur	x1, [x29, #-24]
  402bb0:	ldur	x2, [x29, #-32]
  402bb4:	ldr	x3, [sp, #40]
  402bb8:	bl	402c5c <__fxstatat@plt+0xd3c>
  402bbc:	and	w8, w0, #0x1
  402bc0:	strb	w8, [sp, #39]
  402bc4:	ldr	w0, [sp, #32]
  402bc8:	bl	401c90 <close@plt>
  402bcc:	cbz	w0, 402c0c <__fxstatat@plt+0xcec>
  402bd0:	bl	401eb0 <__errno_location@plt>
  402bd4:	ldr	w1, [x0]
  402bd8:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402bdc:	add	x0, x0, #0xe10
  402be0:	str	w1, [sp, #12]
  402be4:	bl	401ee0 <gettext@plt>
  402be8:	ldur	x3, [x29, #-24]
  402bec:	mov	w8, wzr
  402bf0:	str	x0, [sp]
  402bf4:	mov	w0, w8
  402bf8:	ldr	w1, [sp, #12]
  402bfc:	ldr	x2, [sp]
  402c00:	bl	401aa0 <error@plt>
  402c04:	mov	w8, #0x0                   	// #0
  402c08:	strb	w8, [sp, #39]
  402c0c:	ldrb	w8, [sp, #39]
  402c10:	tbnz	w8, #0, 402c18 <__fxstatat@plt+0xcf8>
  402c14:	b	402c3c <__fxstatat@plt+0xd1c>
  402c18:	ldr	x8, [sp, #40]
  402c1c:	ldr	w9, [x8, #24]
  402c20:	cbz	w9, 402c3c <__fxstatat@plt+0xd1c>
  402c24:	ldur	x0, [x29, #-16]
  402c28:	ldur	x1, [x29, #-24]
  402c2c:	ldr	x2, [sp, #40]
  402c30:	bl	4043d8 <__fxstatat@plt+0x24b8>
  402c34:	and	w8, w0, #0x1
  402c38:	strb	w8, [sp, #39]
  402c3c:	ldrb	w8, [sp, #39]
  402c40:	and	w8, w8, #0x1
  402c44:	sturb	w8, [x29, #-1]
  402c48:	ldurb	w8, [x29, #-1]
  402c4c:	and	w0, w8, #0x1
  402c50:	ldp	x29, x30, [sp, #80]
  402c54:	add	sp, sp, #0x60
  402c58:	ret
  402c5c:	sub	sp, sp, #0x190
  402c60:	stp	x29, x30, [sp, #368]
  402c64:	str	x28, [sp, #384]
  402c68:	add	x29, sp, #0x170
  402c6c:	mov	w8, #0x1                   	// #1
  402c70:	stur	w0, [x29, #-8]
  402c74:	stur	x1, [x29, #-16]
  402c78:	stur	x2, [x29, #-24]
  402c7c:	stur	x3, [x29, #-32]
  402c80:	str	xzr, [sp, #184]
  402c84:	strb	w8, [sp, #167]
  402c88:	str	xzr, [sp, #176]
  402c8c:	ldur	x9, [x29, #-32]
  402c90:	ldrb	w8, [x9, #28]
  402c94:	tbnz	w8, #0, 402c9c <__fxstatat@plt+0xd7c>
  402c98:	b	402cbc <__fxstatat@plt+0xd9c>
  402c9c:	ldur	x8, [x29, #-32]
  402ca0:	ldr	x8, [x8, #8]
  402ca4:	ldur	x9, [x29, #-32]
  402ca8:	ldrb	w10, [x9, #30]
  402cac:	mov	w0, w10
  402cb0:	and	x9, x0, #0x1
  402cb4:	add	x8, x8, x9
  402cb8:	str	x8, [sp, #176]
  402cbc:	ldur	w0, [x29, #-8]
  402cc0:	sub	x1, x29, #0xa8
  402cc4:	bl	40de58 <__fxstatat@plt+0xbf38>
  402cc8:	cbz	w0, 402d10 <__fxstatat@plt+0xdf0>
  402ccc:	bl	401eb0 <__errno_location@plt>
  402cd0:	ldr	w1, [x0]
  402cd4:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402cd8:	add	x0, x0, #0xcbb
  402cdc:	str	w1, [sp, #108]
  402ce0:	bl	401ee0 <gettext@plt>
  402ce4:	ldur	x3, [x29, #-16]
  402ce8:	mov	w8, wzr
  402cec:	str	x0, [sp, #96]
  402cf0:	mov	w0, w8
  402cf4:	ldr	w1, [sp, #108]
  402cf8:	ldr	x2, [sp, #96]
  402cfc:	bl	401aa0 <error@plt>
  402d00:	mov	w8, wzr
  402d04:	and	w8, w8, #0x1
  402d08:	sturb	w8, [x29, #-1]
  402d0c:	b	403260 <__fxstatat@plt+0x1340>
  402d10:	ldur	w8, [x29, #-152]
  402d14:	and	w8, w8, #0xf000
  402d18:	cmp	w8, #0x2, lsl #12
  402d1c:	b.ne	402d2c <__fxstatat@plt+0xe0c>  // b.any
  402d20:	ldur	w0, [x29, #-8]
  402d24:	bl	401e20 <isatty@plt>
  402d28:	cbnz	w0, 402d4c <__fxstatat@plt+0xe2c>
  402d2c:	ldur	w8, [x29, #-152]
  402d30:	and	w8, w8, #0xf000
  402d34:	cmp	w8, #0x1, lsl #12
  402d38:	b.eq	402d4c <__fxstatat@plt+0xe2c>  // b.none
  402d3c:	ldur	w8, [x29, #-152]
  402d40:	and	w8, w8, #0xf000
  402d44:	cmp	w8, #0xc, lsl #12
  402d48:	b.ne	402d84 <__fxstatat@plt+0xe64>  // b.any
  402d4c:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402d50:	add	x0, x0, #0xccc
  402d54:	bl	401ee0 <gettext@plt>
  402d58:	ldur	x3, [x29, #-16]
  402d5c:	mov	w8, wzr
  402d60:	str	x0, [sp, #88]
  402d64:	mov	w0, w8
  402d68:	mov	w1, w8
  402d6c:	ldr	x2, [sp, #88]
  402d70:	bl	401aa0 <error@plt>
  402d74:	mov	w8, wzr
  402d78:	and	w8, w8, #0x1
  402d7c:	sturb	w8, [x29, #-1]
  402d80:	b	403260 <__fxstatat@plt+0x1340>
  402d84:	ldur	w8, [x29, #-152]
  402d88:	and	w8, w8, #0xf000
  402d8c:	cmp	w8, #0x8, lsl #12
  402d90:	b.ne	402ddc <__fxstatat@plt+0xebc>  // b.any
  402d94:	ldur	x8, [x29, #-120]
  402d98:	cmp	x8, #0x0
  402d9c:	cset	w9, ge  // ge = tcont
  402da0:	tbnz	w9, #0, 402ddc <__fxstatat@plt+0xebc>
  402da4:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  402da8:	add	x0, x0, #0xce2
  402dac:	bl	401ee0 <gettext@plt>
  402db0:	ldur	x3, [x29, #-16]
  402db4:	mov	w8, wzr
  402db8:	str	x0, [sp, #80]
  402dbc:	mov	w0, w8
  402dc0:	mov	w1, w8
  402dc4:	ldr	x2, [sp, #80]
  402dc8:	bl	401aa0 <error@plt>
  402dcc:	mov	w8, wzr
  402dd0:	and	w8, w8, #0x1
  402dd4:	sturb	w8, [x29, #-1]
  402dd8:	b	403260 <__fxstatat@plt+0x1340>
  402ddc:	ldur	x8, [x29, #-32]
  402de0:	ldr	x0, [x8, #8]
  402de4:	mov	x1, #0x4                   	// #4
  402de8:	bl	40aaf4 <__fxstatat@plt+0x8bd4>
  402dec:	str	x0, [sp, #168]
  402df0:	ldur	x8, [x29, #-32]
  402df4:	ldr	x8, [x8, #16]
  402df8:	stur	x8, [x29, #-176]
  402dfc:	ldur	x8, [x29, #-176]
  402e00:	mov	x9, #0xffffffffffffffff    	// #-1
  402e04:	cmp	x8, x9
  402e08:	b.ne	402fcc <__fxstatat@plt+0x10ac>  // b.any
  402e0c:	ldur	w8, [x29, #-152]
  402e10:	and	w8, w8, #0xf000
  402e14:	cmp	w8, #0x8, lsl #12
  402e18:	b.ne	402f98 <__fxstatat@plt+0x1078>  // b.any
  402e1c:	ldur	x8, [x29, #-120]
  402e20:	stur	x8, [x29, #-176]
  402e24:	ldur	x8, [x29, #-32]
  402e28:	ldrb	w9, [x8, #29]
  402e2c:	tbnz	w9, #0, 402f94 <__fxstatat@plt+0x1074>
  402e30:	ldur	x8, [x29, #-176]
  402e34:	ldur	w9, [x29, #-112]
  402e38:	mov	w10, wzr
  402e3c:	cmp	w10, w9
  402e40:	cset	w9, ge  // ge = tcont
  402e44:	str	x8, [sp, #72]
  402e48:	tbnz	w9, #0, 402e68 <__fxstatat@plt+0xf48>
  402e4c:	ldursw	x8, [x29, #-112]
  402e50:	mov	x9, #0x2000000000000000    	// #2305843009213693952
  402e54:	cmp	x8, x9
  402e58:	b.hi	402e68 <__fxstatat@plt+0xf48>  // b.pmore
  402e5c:	ldur	w8, [x29, #-112]
  402e60:	str	w8, [sp, #68]
  402e64:	b	402e70 <__fxstatat@plt+0xf50>
  402e68:	mov	w8, #0x200                 	// #512
  402e6c:	str	w8, [sp, #68]
  402e70:	ldr	w8, [sp, #68]
  402e74:	mov	w0, w8
  402e78:	sxtw	x9, w0
  402e7c:	ldr	x10, [sp, #72]
  402e80:	sdiv	x11, x10, x9
  402e84:	mul	x9, x11, x9
  402e88:	subs	x9, x10, x9
  402e8c:	str	x9, [sp, #144]
  402e90:	ldur	x9, [x29, #-176]
  402e94:	cbz	x9, 402ef8 <__fxstatat@plt+0xfd8>
  402e98:	ldur	x8, [x29, #-176]
  402e9c:	ldur	w9, [x29, #-112]
  402ea0:	mov	w10, wzr
  402ea4:	cmp	w10, w9
  402ea8:	cset	w9, ge  // ge = tcont
  402eac:	str	x8, [sp, #56]
  402eb0:	tbnz	w9, #0, 402ed0 <__fxstatat@plt+0xfb0>
  402eb4:	ldursw	x8, [x29, #-112]
  402eb8:	mov	x9, #0x2000000000000000    	// #2305843009213693952
  402ebc:	cmp	x8, x9
  402ec0:	b.hi	402ed0 <__fxstatat@plt+0xfb0>  // b.pmore
  402ec4:	ldur	w8, [x29, #-112]
  402ec8:	str	w8, [sp, #52]
  402ecc:	b	402ed8 <__fxstatat@plt+0xfb8>
  402ed0:	mov	w8, #0x200                 	// #512
  402ed4:	str	w8, [sp, #52]
  402ed8:	ldr	w8, [sp, #52]
  402edc:	mov	w0, w8
  402ee0:	sxtw	x9, w0
  402ee4:	ldr	x10, [sp, #56]
  402ee8:	cmp	x10, x9
  402eec:	b.ge	402ef8 <__fxstatat@plt+0xfd8>  // b.tcont
  402ef0:	ldur	x8, [x29, #-176]
  402ef4:	str	x8, [sp, #184]
  402ef8:	ldr	x8, [sp, #144]
  402efc:	cbz	x8, 402f94 <__fxstatat@plt+0x1074>
  402f00:	ldur	w8, [x29, #-112]
  402f04:	mov	w9, wzr
  402f08:	cmp	w9, w8
  402f0c:	cset	w8, ge  // ge = tcont
  402f10:	tbnz	w8, #0, 402f30 <__fxstatat@plt+0x1010>
  402f14:	ldursw	x8, [x29, #-112]
  402f18:	mov	x9, #0x2000000000000000    	// #2305843009213693952
  402f1c:	cmp	x8, x9
  402f20:	b.hi	402f30 <__fxstatat@plt+0x1010>  // b.pmore
  402f24:	ldur	w8, [x29, #-112]
  402f28:	str	w8, [sp, #48]
  402f2c:	b	402f38 <__fxstatat@plt+0x1018>
  402f30:	mov	w8, #0x200                 	// #512
  402f34:	str	w8, [sp, #48]
  402f38:	ldr	w8, [sp, #48]
  402f3c:	mov	w0, w8
  402f40:	sxtw	x9, w0
  402f44:	ldr	x10, [sp, #144]
  402f48:	subs	x9, x9, x10
  402f4c:	str	x9, [sp, #136]
  402f50:	ldr	x9, [sp, #136]
  402f54:	ldur	x10, [x29, #-176]
  402f58:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  402f5c:	subs	x10, x11, x10
  402f60:	cmp	x9, x10
  402f64:	b.ge	402f74 <__fxstatat@plt+0x1054>  // b.tcont
  402f68:	ldr	x8, [sp, #136]
  402f6c:	str	x8, [sp, #40]
  402f70:	b	402f84 <__fxstatat@plt+0x1064>
  402f74:	ldur	x8, [x29, #-176]
  402f78:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  402f7c:	subs	x8, x9, x8
  402f80:	str	x8, [sp, #40]
  402f84:	ldr	x8, [sp, #40]
  402f88:	ldur	x9, [x29, #-176]
  402f8c:	add	x8, x9, x8
  402f90:	stur	x8, [x29, #-176]
  402f94:	b	402fc8 <__fxstatat@plt+0x10a8>
  402f98:	ldur	w0, [x29, #-8]
  402f9c:	mov	x8, xzr
  402fa0:	mov	x1, x8
  402fa4:	mov	w2, #0x2                   	// #2
  402fa8:	bl	401b10 <lseek@plt>
  402fac:	stur	x0, [x29, #-176]
  402fb0:	ldur	x8, [x29, #-176]
  402fb4:	cmp	x8, #0x0
  402fb8:	cset	w9, gt
  402fbc:	tbnz	w9, #0, 402fc8 <__fxstatat@plt+0x10a8>
  402fc0:	mov	x8, #0xffffffffffffffff    	// #-1
  402fc4:	stur	x8, [x29, #-176]
  402fc8:	b	4030a0 <__fxstatat@plt+0x1180>
  402fcc:	ldur	w8, [x29, #-152]
  402fd0:	and	w8, w8, #0xf000
  402fd4:	cmp	w8, #0x8, lsl #12
  402fd8:	b.ne	4030a0 <__fxstatat@plt+0x1180>  // b.any
  402fdc:	ldur	x8, [x29, #-120]
  402fe0:	ldur	w9, [x29, #-112]
  402fe4:	mov	w10, wzr
  402fe8:	cmp	w10, w9
  402fec:	cset	w9, ge  // ge = tcont
  402ff0:	str	x8, [sp, #32]
  402ff4:	tbnz	w9, #0, 403014 <__fxstatat@plt+0x10f4>
  402ff8:	ldursw	x8, [x29, #-112]
  402ffc:	mov	x9, #0x2000000000000000    	// #2305843009213693952
  403000:	cmp	x8, x9
  403004:	b.hi	403014 <__fxstatat@plt+0x10f4>  // b.pmore
  403008:	ldur	w8, [x29, #-112]
  40300c:	str	w8, [sp, #28]
  403010:	b	40301c <__fxstatat@plt+0x10fc>
  403014:	mov	w8, #0x200                 	// #512
  403018:	str	w8, [sp, #28]
  40301c:	ldr	w8, [sp, #28]
  403020:	mov	w0, w8
  403024:	sxtw	x9, w0
  403028:	ldur	x10, [x29, #-176]
  40302c:	cmp	x9, x10
  403030:	b.ge	403080 <__fxstatat@plt+0x1160>  // b.tcont
  403034:	ldur	w8, [x29, #-112]
  403038:	mov	w9, wzr
  40303c:	cmp	w9, w8
  403040:	cset	w8, ge  // ge = tcont
  403044:	tbnz	w8, #0, 403064 <__fxstatat@plt+0x1144>
  403048:	ldursw	x8, [x29, #-112]
  40304c:	mov	x9, #0x2000000000000000    	// #2305843009213693952
  403050:	cmp	x8, x9
  403054:	b.hi	403064 <__fxstatat@plt+0x1144>  // b.pmore
  403058:	ldur	w8, [x29, #-112]
  40305c:	str	w8, [sp, #24]
  403060:	b	40306c <__fxstatat@plt+0x114c>
  403064:	mov	w8, #0x200                 	// #512
  403068:	str	w8, [sp, #24]
  40306c:	ldr	w8, [sp, #24]
  403070:	mov	w0, w8
  403074:	sxtw	x9, w0
  403078:	str	x9, [sp, #16]
  40307c:	b	403088 <__fxstatat@plt+0x1168>
  403080:	ldur	x8, [x29, #-176]
  403084:	str	x8, [sp, #16]
  403088:	ldr	x8, [sp, #16]
  40308c:	ldr	x9, [sp, #32]
  403090:	cmp	x9, x8
  403094:	b.ge	4030a0 <__fxstatat@plt+0x1180>  // b.tcont
  403098:	ldur	x8, [x29, #-120]
  40309c:	str	x8, [sp, #184]
  4030a0:	ldr	x0, [sp, #168]
  4030a4:	ldur	x8, [x29, #-32]
  4030a8:	ldr	x1, [x8, #8]
  4030ac:	ldur	x2, [x29, #-24]
  4030b0:	bl	403278 <__fxstatat@plt+0x1358>
  4030b4:	ldur	x0, [x29, #-24]
  4030b8:	bl	40866c <__fxstatat@plt+0x674c>
  4030bc:	str	x0, [sp, #152]
  4030c0:	ldr	x8, [sp, #176]
  4030c4:	str	x8, [sp, #120]
  4030c8:	ldr	x8, [sp, #184]
  4030cc:	cbz	x8, 4030e4 <__fxstatat@plt+0x11c4>
  4030d0:	ldr	x8, [sp, #184]
  4030d4:	str	x8, [sp, #128]
  4030d8:	str	xzr, [sp, #184]
  4030dc:	str	xzr, [sp, #120]
  4030e0:	b	403100 <__fxstatat@plt+0x11e0>
  4030e4:	ldur	x8, [x29, #-176]
  4030e8:	cbz	x8, 4030fc <__fxstatat@plt+0x11dc>
  4030ec:	ldur	x8, [x29, #-176]
  4030f0:	str	x8, [sp, #128]
  4030f4:	stur	xzr, [x29, #-176]
  4030f8:	b	403100 <__fxstatat@plt+0x11e0>
  4030fc:	b	4031cc <__fxstatat@plt+0x12ac>
  403100:	stur	xzr, [x29, #-40]
  403104:	ldur	x8, [x29, #-40]
  403108:	ldur	x9, [x29, #-32]
  40310c:	ldr	x9, [x9, #8]
  403110:	ldur	x10, [x29, #-32]
  403114:	ldrb	w11, [x10, #30]
  403118:	mov	w0, w11
  40311c:	and	x10, x0, #0x1
  403120:	add	x9, x9, x10
  403124:	cmp	x8, x9
  403128:	b.cs	4031c8 <__fxstatat@plt+0x12a8>  // b.hs, b.nlast
  40312c:	str	wzr, [sp, #116]
  403130:	ldur	x8, [x29, #-40]
  403134:	ldur	x9, [x29, #-32]
  403138:	ldr	x9, [x9, #8]
  40313c:	cmp	x8, x9
  403140:	b.cs	403158 <__fxstatat@plt+0x1238>  // b.hs, b.nlast
  403144:	ldr	x8, [sp, #168]
  403148:	ldur	x9, [x29, #-40]
  40314c:	ldr	w10, [x8, x9, lsl #2]
  403150:	str	w10, [sp, #12]
  403154:	b	403160 <__fxstatat@plt+0x1240>
  403158:	mov	w8, wzr
  40315c:	str	w8, [sp, #12]
  403160:	ldr	w8, [sp, #12]
  403164:	str	w8, [sp, #112]
  403168:	ldur	w0, [x29, #-8]
  40316c:	ldur	x2, [x29, #-16]
  403170:	ldr	w4, [sp, #112]
  403174:	ldr	x5, [sp, #152]
  403178:	ldur	x9, [x29, #-40]
  40317c:	add	x6, x9, #0x1
  403180:	ldr	x7, [sp, #120]
  403184:	sub	x1, x29, #0xa8
  403188:	add	x3, sp, #0x80
  40318c:	bl	403580 <__fxstatat@plt+0x1660>
  403190:	str	w0, [sp, #116]
  403194:	ldr	w8, [sp, #116]
  403198:	cbz	w8, 4031b8 <__fxstatat@plt+0x1298>
  40319c:	mov	w8, #0x0                   	// #0
  4031a0:	strb	w8, [sp, #167]
  4031a4:	ldr	w8, [sp, #116]
  4031a8:	cmp	w8, #0x0
  4031ac:	cset	w8, ge  // ge = tcont
  4031b0:	tbnz	w8, #0, 4031b8 <__fxstatat@plt+0x1298>
  4031b4:	b	40324c <__fxstatat@plt+0x132c>
  4031b8:	ldur	x8, [x29, #-40]
  4031bc:	add	x8, x8, #0x1
  4031c0:	stur	x8, [x29, #-40]
  4031c4:	b	403104 <__fxstatat@plt+0x11e4>
  4031c8:	b	4030c0 <__fxstatat@plt+0x11a0>
  4031cc:	ldur	x8, [x29, #-32]
  4031d0:	ldr	w9, [x8, #24]
  4031d4:	cbz	w9, 40324c <__fxstatat@plt+0x132c>
  4031d8:	ldur	w0, [x29, #-8]
  4031dc:	mov	x8, xzr
  4031e0:	mov	x1, x8
  4031e4:	bl	401e70 <ftruncate@plt>
  4031e8:	cbz	w0, 40324c <__fxstatat@plt+0x132c>
  4031ec:	ldur	w8, [x29, #-152]
  4031f0:	and	w8, w8, #0xf000
  4031f4:	cmp	w8, #0x8, lsl #12
  4031f8:	b.eq	40320c <__fxstatat@plt+0x12ec>  // b.none
  4031fc:	ldur	w8, [x29, #-152]
  403200:	ldur	w9, [x29, #-152]
  403204:	subs	w8, w8, w9
  403208:	cbz	w8, 40324c <__fxstatat@plt+0x132c>
  40320c:	bl	401eb0 <__errno_location@plt>
  403210:	ldr	w1, [x0]
  403214:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  403218:	add	x0, x0, #0xcfd
  40321c:	str	w1, [sp, #8]
  403220:	bl	401ee0 <gettext@plt>
  403224:	ldur	x3, [x29, #-16]
  403228:	mov	w8, wzr
  40322c:	str	x0, [sp]
  403230:	mov	w0, w8
  403234:	ldr	w1, [sp, #8]
  403238:	ldr	x2, [sp]
  40323c:	bl	401aa0 <error@plt>
  403240:	mov	w8, #0x0                   	// #0
  403244:	strb	w8, [sp, #167]
  403248:	b	40324c <__fxstatat@plt+0x132c>
  40324c:	ldr	x0, [sp, #168]
  403250:	bl	401d70 <free@plt>
  403254:	ldrb	w8, [sp, #167]
  403258:	and	w8, w8, #0x1
  40325c:	sturb	w8, [x29, #-1]
  403260:	ldurb	w8, [x29, #-1]
  403264:	and	w0, w8, #0x1
  403268:	ldr	x28, [sp, #384]
  40326c:	ldp	x29, x30, [sp, #368]
  403270:	add	sp, sp, #0x190
  403274:	ret
  403278:	sub	sp, sp, #0x70
  40327c:	stp	x29, x30, [sp, #96]
  403280:	add	x29, sp, #0x60
  403284:	stur	x0, [x29, #-8]
  403288:	stur	x1, [x29, #-16]
  40328c:	stur	x2, [x29, #-24]
  403290:	ldur	x8, [x29, #-16]
  403294:	cbnz	x8, 40329c <__fxstatat@plt+0x137c>
  403298:	b	403574 <__fxstatat@plt+0x1654>
  40329c:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  4032a0:	add	x8, x8, #0x90
  4032a4:	stur	x8, [x29, #-40]
  4032a8:	stur	xzr, [x29, #-32]
  4032ac:	ldur	x8, [x29, #-8]
  4032b0:	str	x8, [sp, #48]
  4032b4:	ldur	x8, [x29, #-16]
  4032b8:	str	x8, [sp, #40]
  4032bc:	ldur	x8, [x29, #-40]
  4032c0:	add	x9, x8, #0x4
  4032c4:	stur	x9, [x29, #-40]
  4032c8:	ldr	w10, [x8]
  4032cc:	str	w10, [sp, #12]
  4032d0:	ldr	w10, [sp, #12]
  4032d4:	cbnz	w10, 4032e8 <__fxstatat@plt+0x13c8>
  4032d8:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  4032dc:	add	x8, x8, #0x90
  4032e0:	stur	x8, [x29, #-40]
  4032e4:	b	403460 <__fxstatat@plt+0x1540>
  4032e8:	ldr	w8, [sp, #12]
  4032ec:	cmp	w8, #0x0
  4032f0:	cset	w8, ge  // ge = tcont
  4032f4:	tbnz	w8, #0, 403350 <__fxstatat@plt+0x1430>
  4032f8:	ldr	w8, [sp, #12]
  4032fc:	mov	w9, wzr
  403300:	subs	w8, w9, w8
  403304:	str	w8, [sp, #12]
  403308:	ldrsw	x10, [sp, #12]
  40330c:	ldr	x11, [sp, #40]
  403310:	cmp	x10, x11
  403314:	b.cc	40332c <__fxstatat@plt+0x140c>  // b.lo, b.ul, b.last
  403318:	ldr	x8, [sp, #40]
  40331c:	ldur	x9, [x29, #-32]
  403320:	add	x8, x9, x8
  403324:	stur	x8, [x29, #-32]
  403328:	b	403464 <__fxstatat@plt+0x1544>
  40332c:	ldrsw	x8, [sp, #12]
  403330:	ldur	x9, [x29, #-32]
  403334:	add	x8, x9, x8
  403338:	stur	x8, [x29, #-32]
  40333c:	ldrsw	x8, [sp, #12]
  403340:	ldr	x9, [sp, #40]
  403344:	subs	x8, x9, x8
  403348:	str	x8, [sp, #40]
  40334c:	b	403460 <__fxstatat@plt+0x1540>
  403350:	ldrsw	x8, [sp, #12]
  403354:	ldr	x9, [sp, #40]
  403358:	cmp	x8, x9
  40335c:	b.hi	4033b8 <__fxstatat@plt+0x1498>  // b.pmore
  403360:	ldr	x0, [sp, #48]
  403364:	ldur	x1, [x29, #-40]
  403368:	ldrsw	x8, [sp, #12]
  40336c:	mov	x9, #0x4                   	// #4
  403370:	mul	x2, x8, x9
  403374:	bl	401a40 <memcpy@plt>
  403378:	ldrsw	x8, [sp, #12]
  40337c:	ldur	x9, [x29, #-40]
  403380:	mov	x10, #0x4                   	// #4
  403384:	mul	x8, x10, x8
  403388:	add	x8, x9, x8
  40338c:	stur	x8, [x29, #-40]
  403390:	ldrsw	x8, [sp, #12]
  403394:	ldr	x9, [sp, #48]
  403398:	mul	x8, x10, x8
  40339c:	add	x8, x9, x8
  4033a0:	str	x8, [sp, #48]
  4033a4:	ldrsw	x8, [sp, #12]
  4033a8:	ldr	x9, [sp, #40]
  4033ac:	subs	x8, x9, x8
  4033b0:	str	x8, [sp, #40]
  4033b4:	b	403460 <__fxstatat@plt+0x1540>
  4033b8:	ldr	x8, [sp, #40]
  4033bc:	cmp	x8, #0x2
  4033c0:	b.cc	4033dc <__fxstatat@plt+0x14bc>  // b.lo, b.ul, b.last
  4033c4:	ldr	x8, [sp, #40]
  4033c8:	mov	x9, #0x3                   	// #3
  4033cc:	mul	x8, x9, x8
  4033d0:	ldrsw	x9, [sp, #12]
  4033d4:	cmp	x8, x9
  4033d8:	b.cs	4033f0 <__fxstatat@plt+0x14d0>  // b.hs, b.nlast
  4033dc:	ldr	x8, [sp, #40]
  4033e0:	ldur	x9, [x29, #-32]
  4033e4:	add	x8, x9, x8
  4033e8:	stur	x8, [x29, #-32]
  4033ec:	b	403464 <__fxstatat@plt+0x1544>
  4033f0:	ldr	x8, [sp, #40]
  4033f4:	ldrsw	x9, [sp, #12]
  4033f8:	cmp	x8, x9
  4033fc:	b.eq	403418 <__fxstatat@plt+0x14f8>  // b.none
  403400:	ldur	x0, [x29, #-24]
  403404:	ldrsw	x1, [sp, #12]
  403408:	bl	403de4 <__fxstatat@plt+0x1ec4>
  40340c:	ldr	x8, [sp, #40]
  403410:	cmp	x0, x8
  403414:	b.cs	40343c <__fxstatat@plt+0x151c>  // b.hs, b.nlast
  403418:	ldur	x8, [x29, #-40]
  40341c:	ldr	w9, [x8]
  403420:	ldr	x8, [sp, #48]
  403424:	add	x10, x8, #0x4
  403428:	str	x10, [sp, #48]
  40342c:	str	w9, [x8]
  403430:	ldr	x8, [sp, #40]
  403434:	subs	x8, x8, #0x1
  403438:	str	x8, [sp, #40]
  40343c:	ldur	x8, [x29, #-40]
  403440:	add	x8, x8, #0x4
  403444:	stur	x8, [x29, #-40]
  403448:	ldr	w9, [sp, #12]
  40344c:	subs	w9, w9, #0x1
  403450:	str	w9, [sp, #12]
  403454:	ldr	x8, [sp, #40]
  403458:	cbnz	x8, 4033f0 <__fxstatat@plt+0x14d0>
  40345c:	b	403464 <__fxstatat@plt+0x1544>
  403460:	b	4032bc <__fxstatat@plt+0x139c>
  403464:	ldur	x8, [x29, #-16]
  403468:	ldur	x9, [x29, #-32]
  40346c:	subs	x8, x8, x9
  403470:	str	x8, [sp, #24]
  403474:	ldur	x8, [x29, #-32]
  403478:	subs	x8, x8, #0x1
  40347c:	stur	x8, [x29, #-32]
  403480:	ldur	x8, [x29, #-32]
  403484:	str	x8, [sp, #32]
  403488:	str	xzr, [sp, #40]
  40348c:	ldr	x8, [sp, #40]
  403490:	ldur	x9, [x29, #-16]
  403494:	cmp	x8, x9
  403498:	b.cs	403574 <__fxstatat@plt+0x1654>  // b.hs, b.nlast
  40349c:	ldr	x8, [sp, #32]
  4034a0:	ldur	x9, [x29, #-32]
  4034a4:	cmp	x8, x9
  4034a8:	b.hi	4034f4 <__fxstatat@plt+0x15d4>  // b.pmore
  4034ac:	ldur	x8, [x29, #-16]
  4034b0:	subs	x8, x8, #0x1
  4034b4:	ldr	x9, [sp, #32]
  4034b8:	add	x8, x9, x8
  4034bc:	str	x8, [sp, #32]
  4034c0:	ldur	x8, [x29, #-8]
  4034c4:	ldr	x9, [sp, #40]
  4034c8:	ldr	w10, [x8, x9, lsl #2]
  4034cc:	ldur	x8, [x29, #-8]
  4034d0:	ldr	x9, [sp, #24]
  4034d4:	add	x11, x9, #0x1
  4034d8:	str	x11, [sp, #24]
  4034dc:	str	w10, [x8, x9, lsl #2]
  4034e0:	ldur	x8, [x29, #-8]
  4034e4:	ldr	x9, [sp, #40]
  4034e8:	mov	w10, #0xffffffff            	// #-1
  4034ec:	str	w10, [x8, x9, lsl #2]
  4034f0:	b	403554 <__fxstatat@plt+0x1634>
  4034f4:	ldr	x8, [sp, #40]
  4034f8:	ldur	x0, [x29, #-24]
  4034fc:	ldr	x9, [sp, #24]
  403500:	ldr	x10, [sp, #40]
  403504:	subs	x1, x9, x10
  403508:	str	x8, [sp]
  40350c:	bl	403de4 <__fxstatat@plt+0x1ec4>
  403510:	ldr	x8, [sp]
  403514:	add	x9, x8, x0
  403518:	str	x9, [sp, #16]
  40351c:	ldur	x9, [x29, #-8]
  403520:	ldr	x10, [sp, #40]
  403524:	ldr	w11, [x9, x10, lsl #2]
  403528:	str	w11, [sp, #12]
  40352c:	ldur	x9, [x29, #-8]
  403530:	ldr	x10, [sp, #16]
  403534:	ldr	w11, [x9, x10, lsl #2]
  403538:	ldur	x9, [x29, #-8]
  40353c:	ldr	x10, [sp, #40]
  403540:	str	w11, [x9, x10, lsl #2]
  403544:	ldr	w11, [sp, #12]
  403548:	ldur	x9, [x29, #-8]
  40354c:	ldr	x10, [sp, #16]
  403550:	str	w11, [x9, x10, lsl #2]
  403554:	ldur	x8, [x29, #-32]
  403558:	ldr	x9, [sp, #32]
  40355c:	subs	x8, x9, x8
  403560:	str	x8, [sp, #32]
  403564:	ldr	x8, [sp, #40]
  403568:	add	x8, x8, #0x1
  40356c:	str	x8, [sp, #40]
  403570:	b	40348c <__fxstatat@plt+0x156c>
  403574:	ldp	x29, x30, [sp, #96]
  403578:	add	sp, sp, #0x70
  40357c:	ret
  403580:	stp	x29, x30, [sp, #-32]!
  403584:	str	x28, [sp, #16]
  403588:	mov	x29, sp
  40358c:	sub	sp, sp, #0x960
  403590:	mov	x8, xzr
  403594:	mov	w9, #0xf000                	// #61440
  403598:	mov	w10, #0x10000               	// #65536
  40359c:	mov	x11, #0x3                   	// #3
  4035a0:	mov	w12, #0x0                   	// #0
  4035a4:	stur	w0, [x29, #-4]
  4035a8:	stur	x1, [x29, #-16]
  4035ac:	stur	x2, [x29, #-24]
  4035b0:	stur	x3, [x29, #-32]
  4035b4:	stur	w4, [x29, #-36]
  4035b8:	stur	x5, [x29, #-48]
  4035bc:	stur	x6, [x29, #-56]
  4035c0:	stur	x7, [x29, #-64]
  4035c4:	ldur	x13, [x29, #-32]
  4035c8:	ldr	x13, [x13]
  4035cc:	stur	x13, [x29, #-72]
  4035d0:	stur	xzr, [x29, #-96]
  4035d4:	str	x8, [sp, #184]
  4035d8:	str	w9, [sp, #180]
  4035dc:	str	w10, [sp, #176]
  4035e0:	str	x11, [sp, #168]
  4035e4:	str	w12, [sp, #164]
  4035e8:	bl	401c80 <getpagesize@plt>
  4035ec:	mov	w1, w0
  4035f0:	sxtw	x8, w1
  4035f4:	stur	x8, [x29, #-128]
  4035f8:	ldur	w0, [x29, #-36]
  4035fc:	bl	403e14 <__fxstatat@plt+0x1ef4>
  403600:	tst	w0, #0x1
  403604:	ldr	w9, [sp, #180]
  403608:	ldr	w10, [sp, #176]
  40360c:	csel	w12, w9, w10, ne  // ne = any
  403610:	mov	w1, w12
  403614:	sxtw	x8, w1
  403618:	stur	x8, [x29, #-136]
  40361c:	ldur	x8, [x29, #-128]
  403620:	subs	x8, x8, #0x1
  403624:	ldur	x11, [x29, #-136]
  403628:	add	x11, x11, #0x2
  40362c:	ldr	x13, [sp, #168]
  403630:	udiv	x11, x11, x13
  403634:	mul	x11, x11, x13
  403638:	add	x0, x8, x11
  40363c:	bl	40ab40 <__fxstatat@plt+0x8c20>
  403640:	stur	x0, [x29, #-144]
  403644:	ldur	x0, [x29, #-144]
  403648:	ldur	x1, [x29, #-128]
  40364c:	bl	403ed0 <__fxstatat@plt+0x1fb0>
  403650:	stur	x0, [x29, #-152]
  403654:	ldr	w9, [sp, #164]
  403658:	sturb	w9, [x29, #-160]
  40365c:	sturb	w9, [x29, #-161]
  403660:	ldur	x8, [x29, #-72]
  403664:	ldr	x11, [sp, #184]
  403668:	cmp	x11, x8
  40366c:	cset	w10, ge  // ge = tcont
  403670:	mov	w12, #0x0                   	// #0
  403674:	str	w12, [sp, #160]
  403678:	tbnz	w10, #0, 403690 <__fxstatat@plt+0x1770>
  40367c:	ldur	x8, [x29, #-72]
  403680:	ldur	x9, [x29, #-136]
  403684:	cmp	x8, x9
  403688:	cset	w10, cc  // cc = lo, ul, last
  40368c:	str	w10, [sp, #160]
  403690:	ldr	w8, [sp, #160]
  403694:	and	w8, w8, #0x1
  403698:	strb	w8, [sp, #1575]
  40369c:	ldrb	w8, [sp, #1575]
  4036a0:	tbnz	w8, #0, 4036b4 <__fxstatat@plt+0x1794>
  4036a4:	ldur	w0, [x29, #-4]
  4036a8:	mov	w8, #0x1                   	// #1
  4036ac:	and	w1, w8, #0x1
  4036b0:	bl	403f28 <__fxstatat@plt+0x2008>
  4036b4:	ldur	w0, [x29, #-4]
  4036b8:	ldur	x1, [x29, #-16]
  4036bc:	bl	403fcc <__fxstatat@plt+0x20ac>
  4036c0:	tbnz	w0, #0, 403704 <__fxstatat@plt+0x17e4>
  4036c4:	bl	401eb0 <__errno_location@plt>
  4036c8:	ldr	w1, [x0]
  4036cc:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  4036d0:	add	x0, x0, #0xd12
  4036d4:	str	w1, [sp, #156]
  4036d8:	bl	401ee0 <gettext@plt>
  4036dc:	ldur	x3, [x29, #-24]
  4036e0:	mov	w8, wzr
  4036e4:	str	x0, [sp, #144]
  4036e8:	mov	w0, w8
  4036ec:	ldr	w1, [sp, #156]
  4036f0:	ldr	x2, [sp, #144]
  4036f4:	bl	401aa0 <error@plt>
  4036f8:	mov	w8, #0x1                   	// #1
  4036fc:	sturb	w8, [x29, #-161]
  403700:	b	403da0 <__fxstatat@plt+0x1e80>
  403704:	ldur	w8, [x29, #-36]
  403708:	cmp	w8, #0x0
  40370c:	cset	w8, lt  // lt = tstop
  403710:	tbnz	w8, #0, 403790 <__fxstatat@plt+0x1870>
  403714:	ldur	x0, [x29, #-72]
  403718:	bl	404094 <__fxstatat@plt+0x2174>
  40371c:	tbnz	w0, #0, 403724 <__fxstatat@plt+0x1804>
  403720:	b	403750 <__fxstatat@plt+0x1830>
  403724:	ldur	x8, [x29, #-72]
  403728:	ldur	x9, [x29, #-136]
  40372c:	add	x9, x9, #0x2
  403730:	mov	x10, #0x3                   	// #3
  403734:	udiv	x9, x9, x10
  403738:	mul	x9, x9, x10
  40373c:	cmp	x8, x9
  403740:	b.cs	403750 <__fxstatat@plt+0x1830>  // b.hs, b.nlast
  403744:	ldur	x8, [x29, #-72]
  403748:	str	x8, [sp, #136]
  40374c:	b	403768 <__fxstatat@plt+0x1848>
  403750:	ldur	x8, [x29, #-136]
  403754:	add	x8, x8, #0x2
  403758:	mov	x9, #0x3                   	// #3
  40375c:	udiv	x8, x8, x9
  403760:	mul	x8, x8, x9
  403764:	str	x8, [sp, #136]
  403768:	ldr	x8, [sp, #136]
  40376c:	stur	x8, [x29, #-104]
  403770:	ldur	w0, [x29, #-36]
  403774:	ldur	x1, [x29, #-152]
  403778:	ldur	x2, [x29, #-104]
  40377c:	bl	4040b8 <__fxstatat@plt+0x2198>
  403780:	ldur	x0, [x29, #-152]
  403784:	sub	x1, x29, #0x9f
  403788:	bl	4041f4 <__fxstatat@plt+0x22d4>
  40378c:	b	4037a0 <__fxstatat@plt+0x1880>
  403790:	mov	x8, xzr
  403794:	mov	x0, x8
  403798:	sub	x1, x29, #0x9f
  40379c:	bl	4041f4 <__fxstatat@plt+0x22d4>
  4037a0:	ldur	x8, [x29, #-64]
  4037a4:	cbz	x8, 4037fc <__fxstatat@plt+0x18dc>
  4037a8:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  4037ac:	add	x0, x0, #0xd24
  4037b0:	bl	401ee0 <gettext@plt>
  4037b4:	ldur	x3, [x29, #-24]
  4037b8:	ldur	x4, [x29, #-56]
  4037bc:	ldur	x5, [x29, #-64]
  4037c0:	mov	w8, wzr
  4037c4:	str	x0, [sp, #128]
  4037c8:	mov	w0, w8
  4037cc:	mov	w1, w8
  4037d0:	ldr	x2, [sp, #128]
  4037d4:	sub	x6, x29, #0x9f
  4037d8:	bl	401aa0 <error@plt>
  4037dc:	mov	x9, xzr
  4037e0:	mov	x0, x9
  4037e4:	bl	401bb0 <time@plt>
  4037e8:	add	x9, x0, #0x5
  4037ec:	stur	x9, [x29, #-88]
  4037f0:	adrp	x9, 40e000 <__fxstatat@plt+0xc0e0>
  4037f4:	add	x9, x9, #0x94a
  4037f8:	str	x9, [sp, #1576]
  4037fc:	stur	xzr, [x29, #-80]
  403800:	ldur	x8, [x29, #-136]
  403804:	stur	x8, [x29, #-104]
  403808:	ldur	x0, [x29, #-72]
  40380c:	bl	404094 <__fxstatat@plt+0x2174>
  403810:	tbnz	w0, #0, 403818 <__fxstatat@plt+0x18f8>
  403814:	b	403860 <__fxstatat@plt+0x1940>
  403818:	ldur	x8, [x29, #-72]
  40381c:	ldur	x9, [x29, #-80]
  403820:	subs	x8, x8, x9
  403824:	ldur	x9, [x29, #-136]
  403828:	cmp	x8, x9
  40382c:	b.cs	403860 <__fxstatat@plt+0x1940>  // b.hs, b.nlast
  403830:	ldur	x8, [x29, #-72]
  403834:	ldur	x9, [x29, #-80]
  403838:	cmp	x8, x9
  40383c:	b.ge	403844 <__fxstatat@plt+0x1924>  // b.tcont
  403840:	b	403d6c <__fxstatat@plt+0x1e4c>
  403844:	ldur	x8, [x29, #-72]
  403848:	ldur	x9, [x29, #-80]
  40384c:	subs	x8, x8, x9
  403850:	stur	x8, [x29, #-104]
  403854:	ldur	x8, [x29, #-104]
  403858:	cbnz	x8, 403860 <__fxstatat@plt+0x1940>
  40385c:	b	403d6c <__fxstatat@plt+0x1e4c>
  403860:	ldur	w8, [x29, #-36]
  403864:	cmp	w8, #0x0
  403868:	cset	w8, ge  // ge = tcont
  40386c:	tbnz	w8, #0, 403880 <__fxstatat@plt+0x1960>
  403870:	ldur	x0, [x29, #-48]
  403874:	ldur	x1, [x29, #-152]
  403878:	ldur	x2, [x29, #-104]
  40387c:	bl	408e00 <__fxstatat@plt+0x6ee0>
  403880:	stur	xzr, [x29, #-112]
  403884:	ldur	x8, [x29, #-112]
  403888:	ldur	x9, [x29, #-104]
  40388c:	cmp	x8, x9
  403890:	b.cs	403ab8 <__fxstatat@plt+0x1b98>  // b.hs, b.nlast
  403894:	ldur	w0, [x29, #-4]
  403898:	ldur	x8, [x29, #-152]
  40389c:	ldur	x9, [x29, #-112]
  4038a0:	add	x1, x8, x9
  4038a4:	ldur	x8, [x29, #-104]
  4038a8:	ldur	x9, [x29, #-112]
  4038ac:	subs	x2, x8, x9
  4038b0:	bl	401cc0 <write@plt>
  4038b4:	stur	x0, [x29, #-120]
  4038b8:	ldur	x8, [x29, #-120]
  4038bc:	mov	x9, xzr
  4038c0:	cmp	x9, x8
  4038c4:	cset	w10, ge  // ge = tcont
  4038c8:	tbnz	w10, #0, 4038ec <__fxstatat@plt+0x19cc>
  4038cc:	ldur	x8, [x29, #-120]
  4038d0:	ldur	x9, [x29, #-104]
  4038d4:	ldur	x10, [x29, #-112]
  4038d8:	subs	x9, x9, x10
  4038dc:	cmp	x8, x9
  4038e0:	b.hi	4038e8 <__fxstatat@plt+0x19c8>  // b.pmore
  4038e4:	b	4038e8 <__fxstatat@plt+0x19c8>
  4038e8:	b	403aa4 <__fxstatat@plt+0x1b84>
  4038ec:	ldur	x0, [x29, #-72]
  4038f0:	bl	404094 <__fxstatat@plt+0x2174>
  4038f4:	tbnz	w0, #0, 403944 <__fxstatat@plt+0x1a24>
  4038f8:	ldur	x8, [x29, #-120]
  4038fc:	cbz	x8, 403910 <__fxstatat@plt+0x19f0>
  403900:	bl	401eb0 <__errno_location@plt>
  403904:	ldr	w8, [x0]
  403908:	cmp	w8, #0x1c
  40390c:	b.ne	403944 <__fxstatat@plt+0x1a24>  // b.any
  403910:	ldur	x8, [x29, #-112]
  403914:	ldur	x9, [x29, #-80]
  403918:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  40391c:	subs	x9, x10, x9
  403920:	cmp	x8, x9
  403924:	b.hi	403940 <__fxstatat@plt+0x1a20>  // b.pmore
  403928:	ldur	x8, [x29, #-80]
  40392c:	ldur	x9, [x29, #-112]
  403930:	add	x8, x8, x9
  403934:	stur	x8, [x29, #-72]
  403938:	ldur	x9, [x29, #-32]
  40393c:	str	x8, [x9]
  403940:	b	403ab8 <__fxstatat@plt+0x1b98>
  403944:	bl	401eb0 <__errno_location@plt>
  403948:	ldr	w8, [x0]
  40394c:	str	w8, [sp, #1568]
  403950:	ldrb	w8, [sp, #1575]
  403954:	tbnz	w8, #0, 403988 <__fxstatat@plt+0x1a68>
  403958:	bl	401eb0 <__errno_location@plt>
  40395c:	ldr	w8, [x0]
  403960:	cmp	w8, #0x16
  403964:	b.ne	403988 <__fxstatat@plt+0x1a68>  // b.any
  403968:	ldur	w0, [x29, #-4]
  40396c:	mov	w8, wzr
  403970:	and	w1, w8, #0x1
  403974:	bl	403f28 <__fxstatat@plt+0x2008>
  403978:	stur	xzr, [x29, #-120]
  40397c:	mov	w8, #0x1                   	// #1
  403980:	strb	w8, [sp, #1575]
  403984:	b	403aa4 <__fxstatat@plt+0x1b84>
  403988:	ldr	w1, [sp, #1568]
  40398c:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  403990:	add	x0, x0, #0xd3d
  403994:	str	w1, [sp, #124]
  403998:	bl	401ee0 <gettext@plt>
  40399c:	ldur	x3, [x29, #-24]
  4039a0:	ldur	x8, [x29, #-80]
  4039a4:	ldur	x9, [x29, #-112]
  4039a8:	add	x8, x8, x9
  4039ac:	str	x0, [sp, #112]
  4039b0:	mov	x0, x8
  4039b4:	add	x1, sp, #0x60b
  4039b8:	str	x3, [sp, #104]
  4039bc:	bl	4061f0 <__fxstatat@plt+0x42d0>
  4039c0:	mov	w10, wzr
  4039c4:	str	x0, [sp, #96]
  4039c8:	mov	w0, w10
  4039cc:	ldr	w1, [sp, #124]
  4039d0:	ldr	x2, [sp, #112]
  4039d4:	ldr	x3, [sp, #104]
  4039d8:	ldr	x4, [sp, #96]
  4039dc:	bl	401aa0 <error@plt>
  4039e0:	ldr	w10, [sp, #1568]
  4039e4:	cmp	w10, #0x5
  4039e8:	b.ne	403a98 <__fxstatat@plt+0x1b78>  // b.any
  4039ec:	ldur	x0, [x29, #-72]
  4039f0:	bl	404094 <__fxstatat@plt+0x2174>
  4039f4:	tbnz	w0, #0, 4039fc <__fxstatat@plt+0x1adc>
  4039f8:	b	403a98 <__fxstatat@plt+0x1b78>
  4039fc:	ldur	x8, [x29, #-112]
  403a00:	orr	x8, x8, #0x1ff
  403a04:	ldur	x9, [x29, #-104]
  403a08:	cmp	x8, x9
  403a0c:	b.cs	403a98 <__fxstatat@plt+0x1b78>  // b.hs, b.nlast
  403a10:	ldur	x8, [x29, #-112]
  403a14:	orr	x8, x8, #0x1ff
  403a18:	add	x8, x8, #0x1
  403a1c:	str	x8, [sp, #1536]
  403a20:	ldur	w0, [x29, #-4]
  403a24:	ldur	x8, [x29, #-80]
  403a28:	ldr	x9, [sp, #1536]
  403a2c:	add	x1, x8, x9
  403a30:	mov	w10, wzr
  403a34:	mov	w2, w10
  403a38:	bl	401b10 <lseek@plt>
  403a3c:	mov	x8, #0xffffffffffffffff    	// #-1
  403a40:	cmp	x0, x8
  403a44:	b.eq	403a64 <__fxstatat@plt+0x1b44>  // b.none
  403a48:	ldr	x8, [sp, #1536]
  403a4c:	ldur	x9, [x29, #-112]
  403a50:	subs	x8, x8, x9
  403a54:	stur	x8, [x29, #-120]
  403a58:	mov	w10, #0x1                   	// #1
  403a5c:	sturb	w10, [x29, #-160]
  403a60:	b	403aa4 <__fxstatat@plt+0x1b84>
  403a64:	bl	401eb0 <__errno_location@plt>
  403a68:	ldr	w1, [x0]
  403a6c:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  403a70:	add	x0, x0, #0xd5c
  403a74:	str	w1, [sp, #92]
  403a78:	bl	401ee0 <gettext@plt>
  403a7c:	ldur	x3, [x29, #-24]
  403a80:	mov	w8, wzr
  403a84:	str	x0, [sp, #80]
  403a88:	mov	w0, w8
  403a8c:	ldr	w1, [sp, #92]
  403a90:	ldr	x2, [sp, #80]
  403a94:	bl	401aa0 <error@plt>
  403a98:	mov	w8, #0x1                   	// #1
  403a9c:	sturb	w8, [x29, #-161]
  403aa0:	b	403da0 <__fxstatat@plt+0x1e80>
  403aa4:	ldur	x8, [x29, #-120]
  403aa8:	ldur	x9, [x29, #-112]
  403aac:	add	x8, x9, x8
  403ab0:	stur	x8, [x29, #-112]
  403ab4:	b	403884 <__fxstatat@plt+0x1964>
  403ab8:	ldur	x8, [x29, #-80]
  403abc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  403ac0:	subs	x8, x9, x8
  403ac4:	ldur	x9, [x29, #-112]
  403ac8:	cmp	x8, x9
  403acc:	b.cs	403b04 <__fxstatat@plt+0x1be4>  // b.hs, b.nlast
  403ad0:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  403ad4:	add	x0, x0, #0xd6d
  403ad8:	bl	401ee0 <gettext@plt>
  403adc:	ldur	x3, [x29, #-24]
  403ae0:	mov	w8, wzr
  403ae4:	str	x0, [sp, #72]
  403ae8:	mov	w0, w8
  403aec:	mov	w1, w8
  403af0:	ldr	x2, [sp, #72]
  403af4:	bl	401aa0 <error@plt>
  403af8:	mov	w8, #0x1                   	// #1
  403afc:	sturb	w8, [x29, #-161]
  403b00:	b	403da0 <__fxstatat@plt+0x1e80>
  403b04:	ldur	x8, [x29, #-112]
  403b08:	ldur	x9, [x29, #-80]
  403b0c:	add	x8, x9, x8
  403b10:	stur	x8, [x29, #-80]
  403b14:	ldur	x8, [x29, #-80]
  403b18:	ldur	x9, [x29, #-72]
  403b1c:	cmp	x8, x9
  403b20:	cset	w10, eq  // eq = none
  403b24:	and	w10, w10, #0x1
  403b28:	strb	w10, [sp, #1535]
  403b2c:	ldur	x8, [x29, #-64]
  403b30:	cbz	x8, 403d68 <__fxstatat@plt+0x1e48>
  403b34:	ldrb	w8, [sp, #1535]
  403b38:	tbnz	w8, #0, 403b40 <__fxstatat@plt+0x1c20>
  403b3c:	b	403b4c <__fxstatat@plt+0x1c2c>
  403b40:	ldr	x8, [sp, #1576]
  403b44:	ldrb	w9, [x8]
  403b48:	cbnz	w9, 403b70 <__fxstatat@plt+0x1c50>
  403b4c:	ldur	x8, [x29, #-88]
  403b50:	mov	x9, xzr
  403b54:	mov	x0, x9
  403b58:	str	x8, [sp, #64]
  403b5c:	bl	401bb0 <time@plt>
  403b60:	stur	x0, [x29, #-96]
  403b64:	ldr	x8, [sp, #64]
  403b68:	cmp	x8, x0
  403b6c:	b.gt	403d68 <__fxstatat@plt+0x1e48>
  403b70:	mov	w8, #0x1b0                 	// #432
  403b74:	str	w8, [sp, #224]
  403b78:	ldur	x0, [x29, #-80]
  403b7c:	ldr	w8, [sp, #224]
  403b80:	mov	w9, #0x2                   	// #2
  403b84:	orr	w2, w9, w8
  403b88:	add	x1, sp, #0x373
  403b8c:	mov	x10, #0x1                   	// #1
  403b90:	mov	x3, x10
  403b94:	mov	x4, x10
  403b98:	bl	40528c <__fxstatat@plt+0x336c>
  403b9c:	str	x0, [sp, #216]
  403ba0:	ldrb	w8, [sp, #1535]
  403ba4:	tbnz	w8, #0, 403bb8 <__fxstatat@plt+0x1c98>
  403ba8:	ldr	x0, [sp, #1576]
  403bac:	ldr	x1, [sp, #216]
  403bb0:	bl	401d40 <strcmp@plt>
  403bb4:	cbz	w0, 403d68 <__fxstatat@plt+0x1e48>
  403bb8:	ldur	x0, [x29, #-72]
  403bbc:	bl	404094 <__fxstatat@plt+0x2174>
  403bc0:	tbnz	w0, #0, 403c00 <__fxstatat@plt+0x1ce0>
  403bc4:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  403bc8:	add	x0, x0, #0xd80
  403bcc:	bl	401ee0 <gettext@plt>
  403bd0:	ldur	x3, [x29, #-24]
  403bd4:	ldur	x4, [x29, #-56]
  403bd8:	ldur	x5, [x29, #-64]
  403bdc:	ldr	x7, [sp, #216]
  403be0:	mov	w8, wzr
  403be4:	str	x0, [sp, #56]
  403be8:	mov	w0, w8
  403bec:	mov	w1, w8
  403bf0:	ldr	x2, [sp, #56]
  403bf4:	sub	x6, x29, #0x9f
  403bf8:	bl	401aa0 <error@plt>
  403bfc:	b	403d08 <__fxstatat@plt+0x1de8>
  403c00:	ldur	x8, [x29, #-80]
  403c04:	str	x8, [sp, #208]
  403c08:	ldur	x8, [x29, #-72]
  403c0c:	cbnz	x8, 403c1c <__fxstatat@plt+0x1cfc>
  403c10:	mov	x8, #0x64                  	// #100
  403c14:	str	x8, [sp, #48]
  403c18:	b	403c74 <__fxstatat@plt+0x1d54>
  403c1c:	ldr	x8, [sp, #208]
  403c20:	mov	x9, #0x8f5c                	// #36700
  403c24:	movk	x9, #0xf5c2, lsl #16
  403c28:	movk	x9, #0x5c28, lsl #32
  403c2c:	movk	x9, #0x28f, lsl #48
  403c30:	cmp	x8, x9
  403c34:	b.hi	403c54 <__fxstatat@plt+0x1d34>  // b.pmore
  403c38:	ldr	x8, [sp, #208]
  403c3c:	mov	x9, #0x64                  	// #100
  403c40:	mul	x8, x8, x9
  403c44:	ldur	x9, [x29, #-72]
  403c48:	udiv	x8, x8, x9
  403c4c:	str	x8, [sp, #40]
  403c50:	b	403c6c <__fxstatat@plt+0x1d4c>
  403c54:	ldr	x8, [sp, #208]
  403c58:	ldur	x9, [x29, #-72]
  403c5c:	mov	x10, #0x64                  	// #100
  403c60:	sdiv	x9, x9, x10
  403c64:	udiv	x8, x8, x9
  403c68:	str	x8, [sp, #40]
  403c6c:	ldr	x8, [sp, #40]
  403c70:	str	x8, [sp, #48]
  403c74:	ldr	x8, [sp, #48]
  403c78:	str	w8, [sp, #204]
  403c7c:	ldur	x0, [x29, #-72]
  403c80:	ldr	w8, [sp, #224]
  403c84:	mov	w9, wzr
  403c88:	orr	w2, w9, w8
  403c8c:	add	x1, sp, #0xe7
  403c90:	mov	x10, #0x1                   	// #1
  403c94:	mov	x3, x10
  403c98:	mov	x4, x10
  403c9c:	bl	40528c <__fxstatat@plt+0x336c>
  403ca0:	str	x0, [sp, #192]
  403ca4:	ldrb	w8, [sp, #1535]
  403ca8:	tbnz	w8, #0, 403cb0 <__fxstatat@plt+0x1d90>
  403cac:	b	403cb8 <__fxstatat@plt+0x1d98>
  403cb0:	ldr	x8, [sp, #192]
  403cb4:	str	x8, [sp, #216]
  403cb8:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  403cbc:	add	x0, x0, #0xd9b
  403cc0:	bl	401ee0 <gettext@plt>
  403cc4:	ldur	x3, [x29, #-24]
  403cc8:	ldur	x4, [x29, #-56]
  403ccc:	ldur	x5, [x29, #-64]
  403cd0:	ldr	x7, [sp, #216]
  403cd4:	ldr	x8, [sp, #192]
  403cd8:	ldr	w9, [sp, #204]
  403cdc:	mov	w10, wzr
  403ce0:	str	x0, [sp, #32]
  403ce4:	mov	w0, w10
  403ce8:	mov	w1, w10
  403cec:	ldr	x2, [sp, #32]
  403cf0:	sub	x6, x29, #0x9f
  403cf4:	mov	x11, sp
  403cf8:	str	x8, [x11]
  403cfc:	mov	x8, sp
  403d00:	str	w9, [x8, #8]
  403d04:	bl	401aa0 <error@plt>
  403d08:	ldr	x1, [sp, #216]
  403d0c:	add	x8, sp, #0x633
  403d10:	mov	x0, x8
  403d14:	str	x8, [sp, #24]
  403d18:	bl	401e00 <strcpy@plt>
  403d1c:	ldr	x8, [sp, #24]
  403d20:	str	x8, [sp, #1576]
  403d24:	ldur	x9, [x29, #-96]
  403d28:	add	x9, x9, #0x5
  403d2c:	stur	x9, [x29, #-88]
  403d30:	ldur	w10, [x29, #-4]
  403d34:	ldur	x1, [x29, #-24]
  403d38:	mov	w0, w10
  403d3c:	bl	404264 <__fxstatat@plt+0x2344>
  403d40:	cbz	w0, 403d68 <__fxstatat@plt+0x1e48>
  403d44:	bl	401eb0 <__errno_location@plt>
  403d48:	ldr	w8, [x0]
  403d4c:	cmp	w8, #0x5
  403d50:	b.eq	403d60 <__fxstatat@plt+0x1e40>  // b.none
  403d54:	mov	w8, #0x1                   	// #1
  403d58:	sturb	w8, [x29, #-161]
  403d5c:	b	403da0 <__fxstatat@plt+0x1e80>
  403d60:	mov	w8, #0x1                   	// #1
  403d64:	sturb	w8, [x29, #-160]
  403d68:	b	403800 <__fxstatat@plt+0x18e0>
  403d6c:	ldur	w0, [x29, #-4]
  403d70:	ldur	x1, [x29, #-24]
  403d74:	bl	404264 <__fxstatat@plt+0x2344>
  403d78:	cbz	w0, 403da0 <__fxstatat@plt+0x1e80>
  403d7c:	bl	401eb0 <__errno_location@plt>
  403d80:	ldr	w8, [x0]
  403d84:	cmp	w8, #0x5
  403d88:	b.eq	403d98 <__fxstatat@plt+0x1e78>  // b.none
  403d8c:	mov	w8, #0x1                   	// #1
  403d90:	sturb	w8, [x29, #-161]
  403d94:	b	403da0 <__fxstatat@plt+0x1e80>
  403d98:	mov	w8, #0x1                   	// #1
  403d9c:	sturb	w8, [x29, #-160]
  403da0:	ldur	x0, [x29, #-144]
  403da4:	bl	401d70 <free@plt>
  403da8:	ldurb	w8, [x29, #-161]
  403dac:	tbnz	w8, #0, 403db4 <__fxstatat@plt+0x1e94>
  403db0:	b	403dc0 <__fxstatat@plt+0x1ea0>
  403db4:	mov	w8, #0xffffffff            	// #-1
  403db8:	str	w8, [sp, #20]
  403dbc:	b	403dcc <__fxstatat@plt+0x1eac>
  403dc0:	ldurb	w8, [x29, #-160]
  403dc4:	and	w8, w8, #0x1
  403dc8:	str	w8, [sp, #20]
  403dcc:	ldr	w8, [sp, #20]
  403dd0:	mov	w0, w8
  403dd4:	add	sp, sp, #0x960
  403dd8:	ldr	x28, [sp, #16]
  403ddc:	ldp	x29, x30, [sp], #32
  403de0:	ret
  403de4:	sub	sp, sp, #0x20
  403de8:	stp	x29, x30, [sp, #16]
  403dec:	add	x29, sp, #0x10
  403df0:	str	x0, [sp, #8]
  403df4:	str	x1, [sp]
  403df8:	ldr	x0, [sp, #8]
  403dfc:	ldr	x8, [sp]
  403e00:	subs	x1, x8, #0x1
  403e04:	bl	408684 <__fxstatat@plt+0x6764>
  403e08:	ldp	x29, x30, [sp, #16]
  403e0c:	add	sp, sp, #0x20
  403e10:	ret
  403e14:	sub	sp, sp, #0x20
  403e18:	str	w0, [sp, #24]
  403e1c:	ldr	w8, [sp, #24]
  403e20:	cmp	w8, #0x0
  403e24:	cset	w8, gt
  403e28:	tbnz	w8, #0, 403e3c <__fxstatat@plt+0x1f1c>
  403e2c:	mov	w8, wzr
  403e30:	and	w8, w8, #0x1
  403e34:	strb	w8, [sp, #31]
  403e38:	b	403ec0 <__fxstatat@plt+0x1fa0>
  403e3c:	ldr	w8, [sp, #24]
  403e40:	and	w8, w8, #0xfff
  403e44:	str	w8, [sp, #16]
  403e48:	ldr	w8, [sp, #16]
  403e4c:	ldr	w9, [sp, #16]
  403e50:	orr	w8, w9, w8, lsl #12
  403e54:	str	w8, [sp, #16]
  403e58:	ldr	w8, [sp, #16]
  403e5c:	lsr	w8, w8, #4
  403e60:	and	w8, w8, #0xff
  403e64:	add	x10, sp, #0x15
  403e68:	strb	w8, [sp, #21]
  403e6c:	ldr	w8, [sp, #16]
  403e70:	lsr	w8, w8, #8
  403e74:	and	w8, w8, #0xff
  403e78:	strb	w8, [x10, #1]
  403e7c:	ldr	w8, [sp, #16]
  403e80:	and	w8, w8, #0xff
  403e84:	strb	w8, [x10, #2]
  403e88:	ldrb	w8, [sp, #21]
  403e8c:	ldrb	w9, [sp, #22]
  403e90:	mov	w11, #0x1                   	// #1
  403e94:	cmp	w8, w9
  403e98:	str	w11, [sp, #12]
  403e9c:	b.ne	403eb4 <__fxstatat@plt+0x1f94>  // b.any
  403ea0:	ldrb	w8, [sp, #21]
  403ea4:	ldrb	w9, [sp, #23]
  403ea8:	cmp	w8, w9
  403eac:	cset	w8, ne  // ne = any
  403eb0:	str	w8, [sp, #12]
  403eb4:	ldr	w8, [sp, #12]
  403eb8:	and	w8, w8, #0x1
  403ebc:	strb	w8, [sp, #31]
  403ec0:	ldrb	w8, [sp, #31]
  403ec4:	and	w0, w8, #0x1
  403ec8:	add	sp, sp, #0x20
  403ecc:	ret
  403ed0:	sub	sp, sp, #0x20
  403ed4:	mov	x8, xzr
  403ed8:	str	x0, [sp, #24]
  403edc:	str	x1, [sp, #16]
  403ee0:	ldr	x9, [sp, #24]
  403ee4:	str	x9, [sp, #8]
  403ee8:	ldr	x9, [sp, #8]
  403eec:	ldr	x10, [sp, #16]
  403ef0:	add	x9, x9, x10
  403ef4:	mov	x10, #0xffffffffffffffff    	// #-1
  403ef8:	add	x9, x9, x10
  403efc:	str	x9, [sp]
  403f00:	ldr	x9, [sp]
  403f04:	ldr	x10, [sp]
  403f08:	ldr	x11, [sp, #16]
  403f0c:	udiv	x12, x10, x11
  403f10:	mul	x11, x12, x11
  403f14:	subs	x10, x10, x11
  403f18:	subs	x8, x8, x10
  403f1c:	add	x0, x9, x8
  403f20:	add	sp, sp, #0x20
  403f24:	ret
  403f28:	sub	sp, sp, #0x30
  403f2c:	stp	x29, x30, [sp, #32]
  403f30:	add	x29, sp, #0x20
  403f34:	mov	w8, #0x3                   	// #3
  403f38:	mov	w9, wzr
  403f3c:	stur	w0, [x29, #-4]
  403f40:	and	w10, w1, #0x1
  403f44:	sturb	w10, [x29, #-5]
  403f48:	ldur	w0, [x29, #-4]
  403f4c:	mov	w1, w8
  403f50:	str	w9, [sp, #12]
  403f54:	bl	40b768 <__fxstatat@plt+0x9848>
  403f58:	stur	w0, [x29, #-12]
  403f5c:	ldur	w8, [x29, #-12]
  403f60:	ldr	w9, [sp, #12]
  403f64:	cmp	w9, w8
  403f68:	cset	w8, ge  // ge = tcont
  403f6c:	tbnz	w8, #0, 403fc0 <__fxstatat@plt+0x20a0>
  403f70:	ldurb	w8, [x29, #-5]
  403f74:	tbnz	w8, #0, 403f7c <__fxstatat@plt+0x205c>
  403f78:	b	403f8c <__fxstatat@plt+0x206c>
  403f7c:	ldur	w8, [x29, #-12]
  403f80:	orr	w8, w8, #0x10000
  403f84:	str	w8, [sp, #8]
  403f88:	b	403f98 <__fxstatat@plt+0x2078>
  403f8c:	ldur	w8, [x29, #-12]
  403f90:	and	w8, w8, #0xfffeffff
  403f94:	str	w8, [sp, #8]
  403f98:	ldr	w8, [sp, #8]
  403f9c:	str	w8, [sp, #16]
  403fa0:	ldr	w8, [sp, #16]
  403fa4:	ldur	w9, [x29, #-12]
  403fa8:	cmp	w8, w9
  403fac:	b.eq	403fc0 <__fxstatat@plt+0x20a0>  // b.none
  403fb0:	ldur	w0, [x29, #-4]
  403fb4:	ldr	w2, [sp, #16]
  403fb8:	mov	w1, #0x4                   	// #4
  403fbc:	bl	40b768 <__fxstatat@plt+0x9848>
  403fc0:	ldp	x29, x30, [sp, #32]
  403fc4:	add	sp, sp, #0x30
  403fc8:	ret
  403fcc:	sub	sp, sp, #0x40
  403fd0:	stp	x29, x30, [sp, #48]
  403fd4:	add	x29, sp, #0x30
  403fd8:	stur	w0, [x29, #-8]
  403fdc:	stur	x1, [x29, #-16]
  403fe0:	ldur	x8, [x29, #-16]
  403fe4:	ldr	w9, [x8, #16]
  403fe8:	and	w9, w9, #0xf000
  403fec:	cmp	w9, #0x2, lsl #12
  403ff0:	b.ne	40402c <__fxstatat@plt+0x210c>  // b.any
  403ff4:	add	x2, sp, #0x18
  403ff8:	mov	w8, #0x6                   	// #6
  403ffc:	strh	w8, [sp, #24]
  404000:	mov	w8, #0x1                   	// #1
  404004:	str	w8, [sp, #28]
  404008:	ldur	w0, [x29, #-8]
  40400c:	mov	x1, #0x6d01                	// #27905
  404010:	movk	x1, #0x4008, lsl #16
  404014:	bl	401f00 <ioctl@plt>
  404018:	cbnz	w0, 40402c <__fxstatat@plt+0x210c>
  40401c:	mov	w8, #0x1                   	// #1
  404020:	and	w8, w8, #0x1
  404024:	sturb	w8, [x29, #-1]
  404028:	b	404080 <__fxstatat@plt+0x2160>
  40402c:	ldur	w0, [x29, #-8]
  404030:	mov	x8, xzr
  404034:	mov	x1, x8
  404038:	mov	w9, wzr
  40403c:	mov	w2, w9
  404040:	str	x8, [sp, #8]
  404044:	bl	401b10 <lseek@plt>
  404048:	str	x0, [sp, #16]
  40404c:	ldr	x8, [sp, #16]
  404050:	ldr	x10, [sp, #8]
  404054:	cmp	x10, x8
  404058:	cset	w9, ge  // ge = tcont
  40405c:	tbnz	w9, #0, 40406c <__fxstatat@plt+0x214c>
  404060:	bl	401eb0 <__errno_location@plt>
  404064:	mov	w8, #0x16                  	// #22
  404068:	str	w8, [x0]
  40406c:	ldr	x8, [sp, #16]
  404070:	cmp	x8, #0x0
  404074:	cset	w9, eq  // eq = none
  404078:	and	w9, w9, #0x1
  40407c:	sturb	w9, [x29, #-1]
  404080:	ldurb	w8, [x29, #-1]
  404084:	and	w0, w8, #0x1
  404088:	ldp	x29, x30, [sp, #48]
  40408c:	add	sp, sp, #0x40
  404090:	ret
  404094:	sub	sp, sp, #0x10
  404098:	mov	x8, xzr
  40409c:	str	x0, [sp, #8]
  4040a0:	ldr	x9, [sp, #8]
  4040a4:	cmp	x8, x9
  4040a8:	cset	w10, le
  4040ac:	and	w0, w10, #0x1
  4040b0:	add	sp, sp, #0x10
  4040b4:	ret
  4040b8:	sub	sp, sp, #0x40
  4040bc:	stp	x29, x30, [sp, #48]
  4040c0:	add	x29, sp, #0x30
  4040c4:	mov	x8, #0x3                   	// #3
  4040c8:	stur	w0, [x29, #-4]
  4040cc:	stur	x1, [x29, #-16]
  4040d0:	str	x2, [sp, #24]
  4040d4:	ldur	w9, [x29, #-4]
  4040d8:	and	w9, w9, #0xfff
  4040dc:	str	w9, [sp, #12]
  4040e0:	ldr	w9, [sp, #12]
  4040e4:	ldr	w10, [sp, #12]
  4040e8:	orr	w9, w10, w9, lsl #12
  4040ec:	str	w9, [sp, #12]
  4040f0:	ldr	w9, [sp, #12]
  4040f4:	lsr	w9, w9, #4
  4040f8:	and	w9, w9, #0xff
  4040fc:	ldur	x11, [x29, #-16]
  404100:	strb	w9, [x11]
  404104:	ldr	w9, [sp, #12]
  404108:	lsr	w9, w9, #8
  40410c:	and	w9, w9, #0xff
  404110:	ldur	x11, [x29, #-16]
  404114:	strb	w9, [x11, #1]
  404118:	ldr	w9, [sp, #12]
  40411c:	and	w9, w9, #0xff
  404120:	ldur	x11, [x29, #-16]
  404124:	strb	w9, [x11, #2]
  404128:	str	x8, [sp, #16]
  40412c:	ldr	x8, [sp, #16]
  404130:	ldr	x9, [sp, #24]
  404134:	mov	x10, #0x2                   	// #2
  404138:	udiv	x9, x9, x10
  40413c:	cmp	x8, x9
  404140:	b.hi	404170 <__fxstatat@plt+0x2250>  // b.pmore
  404144:	ldur	x8, [x29, #-16]
  404148:	ldr	x9, [sp, #16]
  40414c:	add	x0, x8, x9
  404150:	ldur	x1, [x29, #-16]
  404154:	ldr	x2, [sp, #16]
  404158:	bl	401a40 <memcpy@plt>
  40415c:	ldr	x8, [sp, #16]
  404160:	mov	x9, #0x2                   	// #2
  404164:	mul	x8, x8, x9
  404168:	str	x8, [sp, #16]
  40416c:	b	40412c <__fxstatat@plt+0x220c>
  404170:	ldr	x8, [sp, #16]
  404174:	ldr	x9, [sp, #24]
  404178:	cmp	x8, x9
  40417c:	b.cs	4041a0 <__fxstatat@plt+0x2280>  // b.hs, b.nlast
  404180:	ldur	x8, [x29, #-16]
  404184:	ldr	x9, [sp, #16]
  404188:	add	x0, x8, x9
  40418c:	ldur	x1, [x29, #-16]
  404190:	ldr	x8, [sp, #24]
  404194:	ldr	x9, [sp, #16]
  404198:	subs	x2, x8, x9
  40419c:	bl	401a40 <memcpy@plt>
  4041a0:	ldur	w8, [x29, #-4]
  4041a4:	and	w8, w8, #0x1000
  4041a8:	cbz	w8, 4041e8 <__fxstatat@plt+0x22c8>
  4041ac:	str	xzr, [sp, #16]
  4041b0:	ldr	x8, [sp, #16]
  4041b4:	ldr	x9, [sp, #24]
  4041b8:	cmp	x8, x9
  4041bc:	b.cs	4041e8 <__fxstatat@plt+0x22c8>  // b.hs, b.nlast
  4041c0:	ldur	x8, [x29, #-16]
  4041c4:	ldr	x9, [sp, #16]
  4041c8:	add	x8, x8, x9
  4041cc:	ldrb	w10, [x8]
  4041d0:	eor	w10, w10, #0x80
  4041d4:	strb	w10, [x8]
  4041d8:	ldr	x8, [sp, #16]
  4041dc:	add	x8, x8, #0x200
  4041e0:	str	x8, [sp, #16]
  4041e4:	b	4041b0 <__fxstatat@plt+0x2290>
  4041e8:	ldp	x29, x30, [sp, #48]
  4041ec:	add	sp, sp, #0x40
  4041f0:	ret
  4041f4:	sub	sp, sp, #0x20
  4041f8:	stp	x29, x30, [sp, #16]
  4041fc:	add	x29, sp, #0x10
  404200:	str	x0, [sp, #8]
  404204:	str	x1, [sp]
  404208:	ldr	x8, [sp, #8]
  40420c:	cbz	x8, 40423c <__fxstatat@plt+0x231c>
  404210:	ldr	x0, [sp]
  404214:	ldr	x8, [sp, #8]
  404218:	ldrb	w2, [x8]
  40421c:	ldr	x8, [sp, #8]
  404220:	ldrb	w3, [x8, #1]
  404224:	ldr	x8, [sp, #8]
  404228:	ldrb	w4, [x8, #2]
  40422c:	adrp	x1, 40e000 <__fxstatat@plt+0xc0e0>
  404230:	add	x1, x1, #0xdbe
  404234:	bl	401ad0 <sprintf@plt>
  404238:	b	404258 <__fxstatat@plt+0x2338>
  40423c:	ldr	x8, [sp]
  404240:	adrp	x9, 40f000 <__fxstatat@plt+0xd0e0>
  404244:	add	x9, x9, #0x65f
  404248:	ldr	w10, [x9]
  40424c:	str	w10, [x8]
  404250:	ldur	w10, [x9, #3]
  404254:	stur	w10, [x8, #3]
  404258:	ldp	x29, x30, [sp, #16]
  40425c:	add	sp, sp, #0x20
  404260:	ret
  404264:	sub	sp, sp, #0x50
  404268:	stp	x29, x30, [sp, #64]
  40426c:	add	x29, sp, #0x40
  404270:	stur	w0, [x29, #-8]
  404274:	stur	x1, [x29, #-16]
  404278:	ldur	w0, [x29, #-8]
  40427c:	bl	401ab0 <fdatasync@plt>
  404280:	cbnz	w0, 40428c <__fxstatat@plt+0x236c>
  404284:	stur	wzr, [x29, #-4]
  404288:	b	404378 <__fxstatat@plt+0x2458>
  40428c:	bl	401eb0 <__errno_location@plt>
  404290:	ldr	w8, [x0]
  404294:	stur	w8, [x29, #-20]
  404298:	ldur	w0, [x29, #-20]
  40429c:	bl	404388 <__fxstatat@plt+0x2468>
  4042a0:	tbnz	w0, #0, 4042f4 <__fxstatat@plt+0x23d4>
  4042a4:	ldur	w1, [x29, #-20]
  4042a8:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  4042ac:	add	x0, x0, #0xdcb
  4042b0:	stur	w1, [x29, #-24]
  4042b4:	bl	401ee0 <gettext@plt>
  4042b8:	ldur	x3, [x29, #-16]
  4042bc:	mov	w8, wzr
  4042c0:	str	x0, [sp, #32]
  4042c4:	mov	w0, w8
  4042c8:	ldur	w1, [x29, #-24]
  4042cc:	ldr	x2, [sp, #32]
  4042d0:	bl	401aa0 <error@plt>
  4042d4:	ldur	w8, [x29, #-20]
  4042d8:	str	w8, [sp, #28]
  4042dc:	bl	401eb0 <__errno_location@plt>
  4042e0:	ldr	w8, [sp, #28]
  4042e4:	str	w8, [x0]
  4042e8:	mov	w9, #0xffffffff            	// #-1
  4042ec:	stur	w9, [x29, #-4]
  4042f0:	b	404378 <__fxstatat@plt+0x2458>
  4042f4:	ldur	w0, [x29, #-8]
  4042f8:	bl	401b70 <fsync@plt>
  4042fc:	cbnz	w0, 404308 <__fxstatat@plt+0x23e8>
  404300:	stur	wzr, [x29, #-4]
  404304:	b	404378 <__fxstatat@plt+0x2458>
  404308:	bl	401eb0 <__errno_location@plt>
  40430c:	ldr	w8, [x0]
  404310:	stur	w8, [x29, #-20]
  404314:	ldur	w0, [x29, #-20]
  404318:	bl	404388 <__fxstatat@plt+0x2468>
  40431c:	tbnz	w0, #0, 404370 <__fxstatat@plt+0x2450>
  404320:	ldur	w1, [x29, #-20]
  404324:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  404328:	add	x0, x0, #0xde0
  40432c:	str	w1, [sp, #24]
  404330:	bl	401ee0 <gettext@plt>
  404334:	ldur	x3, [x29, #-16]
  404338:	mov	w8, wzr
  40433c:	str	x0, [sp, #16]
  404340:	mov	w0, w8
  404344:	ldr	w1, [sp, #24]
  404348:	ldr	x2, [sp, #16]
  40434c:	bl	401aa0 <error@plt>
  404350:	ldur	w8, [x29, #-20]
  404354:	str	w8, [sp, #12]
  404358:	bl	401eb0 <__errno_location@plt>
  40435c:	ldr	w8, [sp, #12]
  404360:	str	w8, [x0]
  404364:	mov	w9, #0xffffffff            	// #-1
  404368:	stur	w9, [x29, #-4]
  40436c:	b	404378 <__fxstatat@plt+0x2458>
  404370:	bl	401d80 <sync@plt>
  404374:	stur	wzr, [x29, #-4]
  404378:	ldur	w0, [x29, #-4]
  40437c:	ldp	x29, x30, [sp, #64]
  404380:	add	sp, sp, #0x50
  404384:	ret
  404388:	sub	sp, sp, #0x10
  40438c:	str	w0, [sp, #12]
  404390:	ldr	w8, [sp, #12]
  404394:	mov	w9, #0x1                   	// #1
  404398:	cmp	w8, #0x16
  40439c:	str	w9, [sp, #8]
  4043a0:	b.eq	4043c8 <__fxstatat@plt+0x24a8>  // b.none
  4043a4:	ldr	w8, [sp, #12]
  4043a8:	mov	w9, #0x1                   	// #1
  4043ac:	cmp	w8, #0x9
  4043b0:	str	w9, [sp, #8]
  4043b4:	b.eq	4043c8 <__fxstatat@plt+0x24a8>  // b.none
  4043b8:	ldr	w8, [sp, #12]
  4043bc:	cmp	w8, #0x15
  4043c0:	cset	w8, eq  // eq = none
  4043c4:	str	w8, [sp, #8]
  4043c8:	ldr	w8, [sp, #8]
  4043cc:	and	w0, w8, #0x1
  4043d0:	add	sp, sp, #0x10
  4043d4:	ret
  4043d8:	sub	sp, sp, #0xc0
  4043dc:	stp	x29, x30, [sp, #176]
  4043e0:	add	x29, sp, #0xb0
  4043e4:	mov	w8, wzr
  4043e8:	mov	w9, #0x3                   	// #3
  4043ec:	mov	w10, #0x1                   	// #1
  4043f0:	mov	w11, #0xffffffff            	// #-1
  4043f4:	stur	x0, [x29, #-8]
  4043f8:	stur	x1, [x29, #-16]
  4043fc:	stur	x2, [x29, #-24]
  404400:	ldur	x0, [x29, #-8]
  404404:	str	w8, [sp, #84]
  404408:	str	w9, [sp, #80]
  40440c:	str	w10, [sp, #76]
  404410:	str	w11, [sp, #72]
  404414:	bl	40ae54 <__fxstatat@plt+0x8f34>
  404418:	stur	x0, [x29, #-32]
  40441c:	ldur	x0, [x29, #-32]
  404420:	bl	405040 <__fxstatat@plt+0x3120>
  404424:	stur	x0, [x29, #-40]
  404428:	ldur	x0, [x29, #-32]
  40442c:	bl	404e7c <__fxstatat@plt+0x2f5c>
  404430:	stur	x0, [x29, #-48]
  404434:	ldur	x2, [x29, #-48]
  404438:	ldr	w0, [sp, #84]
  40443c:	ldr	w1, [sp, #80]
  404440:	bl	40824c <__fxstatat@plt+0x632c>
  404444:	bl	40ae54 <__fxstatat@plt+0x8f34>
  404448:	stur	x0, [x29, #-56]
  40444c:	ldr	w8, [sp, #76]
  404450:	sturb	w8, [x29, #-57]
  404454:	sturb	w8, [x29, #-58]
  404458:	ldr	w9, [sp, #72]
  40445c:	stur	w9, [x29, #-64]
  404460:	ldur	x12, [x29, #-24]
  404464:	ldr	w10, [x12, #24]
  404468:	cmp	w10, #0x3
  40446c:	b.ne	404480 <__fxstatat@plt+0x2560>  // b.any
  404470:	ldur	x0, [x29, #-48]
  404474:	mov	w1, #0x4900                	// #18688
  404478:	bl	405160 <__fxstatat@plt+0x3240>
  40447c:	stur	w0, [x29, #-64]
  404480:	ldur	x8, [x29, #-24]
  404484:	ldrb	w9, [x8, #28]
  404488:	tbnz	w9, #0, 404490 <__fxstatat@plt+0x2570>
  40448c:	b	4044b8 <__fxstatat@plt+0x2598>
  404490:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  404494:	add	x0, x0, #0xe24
  404498:	bl	401ee0 <gettext@plt>
  40449c:	ldur	x3, [x29, #-16]
  4044a0:	mov	w8, wzr
  4044a4:	str	x0, [sp, #64]
  4044a8:	mov	w0, w8
  4044ac:	mov	w1, w8
  4044b0:	ldr	x2, [sp, #64]
  4044b4:	bl	401aa0 <error@plt>
  4044b8:	ldur	x8, [x29, #-24]
  4044bc:	ldr	w9, [x8, #24]
  4044c0:	cmp	w9, #0x1
  4044c4:	b.eq	404654 <__fxstatat@plt+0x2734>  // b.none
  4044c8:	ldur	x0, [x29, #-40]
  4044cc:	bl	4050e0 <__fxstatat@plt+0x31c0>
  4044d0:	stur	x0, [x29, #-72]
  4044d4:	ldur	x8, [x29, #-72]
  4044d8:	cbz	x8, 404654 <__fxstatat@plt+0x2734>
  4044dc:	ldur	x0, [x29, #-40]
  4044e0:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  4044e4:	add	x8, x8, #0x16c
  4044e8:	ldrb	w9, [x8]
  4044ec:	ldur	x2, [x29, #-72]
  4044f0:	mov	w1, w9
  4044f4:	bl	401c30 <memset@plt>
  4044f8:	ldur	x8, [x29, #-40]
  4044fc:	ldur	x10, [x29, #-72]
  404500:	add	x8, x8, x10
  404504:	mov	w9, #0x0                   	// #0
  404508:	strb	w9, [x8]
  40450c:	ldur	x1, [x29, #-8]
  404510:	ldur	x3, [x29, #-32]
  404514:	mov	w8, #0xffffff9c            	// #-100
  404518:	mov	w0, w8
  40451c:	mov	w2, w8
  404520:	mov	w4, #0x1                   	// #1
  404524:	bl	409e2c <__fxstatat@plt+0x7f0c>
  404528:	cmp	w0, #0x0
  40452c:	cset	w8, eq  // eq = none
  404530:	and	w8, w8, #0x1
  404534:	sturb	w8, [x29, #-73]
  404538:	mov	w8, #0x0                   	// #0
  40453c:	str	w8, [sp, #60]
  404540:	cbz	w0, 40456c <__fxstatat@plt+0x264c>
  404544:	bl	401eb0 <__errno_location@plt>
  404548:	ldr	w8, [x0]
  40454c:	mov	w9, #0x0                   	// #0
  404550:	cmp	w8, #0x11
  404554:	str	w9, [sp, #60]
  404558:	b.ne	40456c <__fxstatat@plt+0x264c>  // b.any
  40455c:	ldur	x0, [x29, #-40]
  404560:	ldur	x1, [x29, #-72]
  404564:	bl	404778 <__fxstatat@plt+0x2858>
  404568:	str	w0, [sp, #60]
  40456c:	ldr	w8, [sp, #60]
  404570:	tbnz	w8, #0, 404578 <__fxstatat@plt+0x2658>
  404574:	b	40457c <__fxstatat@plt+0x265c>
  404578:	b	40450c <__fxstatat@plt+0x25ec>
  40457c:	ldurb	w8, [x29, #-73]
  404580:	tbnz	w8, #0, 404588 <__fxstatat@plt+0x2668>
  404584:	b	404644 <__fxstatat@plt+0x2724>
  404588:	ldur	w8, [x29, #-64]
  40458c:	mov	w9, wzr
  404590:	cmp	w9, w8
  404594:	cset	w8, gt
  404598:	tbnz	w8, #0, 4045b4 <__fxstatat@plt+0x2694>
  40459c:	ldur	w0, [x29, #-64]
  4045a0:	ldur	x1, [x29, #-56]
  4045a4:	bl	404264 <__fxstatat@plt+0x2344>
  4045a8:	cbz	w0, 4045b4 <__fxstatat@plt+0x2694>
  4045ac:	mov	w8, #0x0                   	// #0
  4045b0:	sturb	w8, [x29, #-58]
  4045b4:	ldur	x8, [x29, #-24]
  4045b8:	ldrb	w9, [x8, #28]
  4045bc:	tbnz	w9, #0, 4045c4 <__fxstatat@plt+0x26a4>
  4045c0:	b	404620 <__fxstatat@plt+0x2700>
  4045c4:	ldurb	w8, [x29, #-57]
  4045c8:	tbnz	w8, #0, 4045d0 <__fxstatat@plt+0x26b0>
  4045cc:	b	4045dc <__fxstatat@plt+0x26bc>
  4045d0:	ldur	x8, [x29, #-16]
  4045d4:	str	x8, [sp, #48]
  4045d8:	b	4045e4 <__fxstatat@plt+0x26c4>
  4045dc:	ldur	x8, [x29, #-8]
  4045e0:	str	x8, [sp, #48]
  4045e4:	ldr	x8, [sp, #48]
  4045e8:	str	x8, [sp, #88]
  4045ec:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  4045f0:	add	x0, x0, #0xe31
  4045f4:	bl	401ee0 <gettext@plt>
  4045f8:	ldr	x3, [sp, #88]
  4045fc:	ldur	x4, [x29, #-32]
  404600:	mov	w9, wzr
  404604:	str	x0, [sp, #40]
  404608:	mov	w0, w9
  40460c:	mov	w1, w9
  404610:	ldr	x2, [sp, #40]
  404614:	bl	401aa0 <error@plt>
  404618:	mov	w9, #0x0                   	// #0
  40461c:	sturb	w9, [x29, #-57]
  404620:	ldur	x8, [x29, #-8]
  404624:	ldur	x9, [x29, #-40]
  404628:	ldur	x10, [x29, #-32]
  40462c:	subs	x9, x9, x10
  404630:	add	x0, x8, x9
  404634:	ldur	x1, [x29, #-40]
  404638:	ldur	x8, [x29, #-72]
  40463c:	add	x2, x8, #0x1
  404640:	bl	401a40 <memcpy@plt>
  404644:	ldur	x8, [x29, #-72]
  404648:	subs	x8, x8, #0x1
  40464c:	stur	x8, [x29, #-72]
  404650:	b	4044d4 <__fxstatat@plt+0x25b4>
  404654:	ldur	x0, [x29, #-8]
  404658:	bl	401ed0 <unlink@plt>
  40465c:	cbz	w0, 4046a0 <__fxstatat@plt+0x2780>
  404660:	bl	401eb0 <__errno_location@plt>
  404664:	ldr	w1, [x0]
  404668:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  40466c:	add	x0, x0, #0xe43
  404670:	str	w1, [sp, #36]
  404674:	bl	401ee0 <gettext@plt>
  404678:	ldur	x3, [x29, #-16]
  40467c:	mov	w8, wzr
  404680:	str	x0, [sp, #24]
  404684:	mov	w0, w8
  404688:	ldr	w1, [sp, #36]
  40468c:	ldr	x2, [sp, #24]
  404690:	bl	401aa0 <error@plt>
  404694:	mov	w8, #0x0                   	// #0
  404698:	sturb	w8, [x29, #-58]
  40469c:	b	4046d8 <__fxstatat@plt+0x27b8>
  4046a0:	ldur	x8, [x29, #-24]
  4046a4:	ldrb	w9, [x8, #28]
  4046a8:	tbnz	w9, #0, 4046b0 <__fxstatat@plt+0x2790>
  4046ac:	b	4046d8 <__fxstatat@plt+0x27b8>
  4046b0:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  4046b4:	add	x0, x0, #0xe58
  4046b8:	bl	401ee0 <gettext@plt>
  4046bc:	ldur	x3, [x29, #-16]
  4046c0:	mov	w8, wzr
  4046c4:	str	x0, [sp, #16]
  4046c8:	mov	w0, w8
  4046cc:	mov	w1, w8
  4046d0:	ldr	x2, [sp, #16]
  4046d4:	bl	401aa0 <error@plt>
  4046d8:	ldur	w8, [x29, #-64]
  4046dc:	mov	w9, wzr
  4046e0:	cmp	w9, w8
  4046e4:	cset	w8, gt
  4046e8:	tbnz	w8, #0, 40474c <__fxstatat@plt+0x282c>
  4046ec:	ldur	w0, [x29, #-64]
  4046f0:	ldur	x1, [x29, #-56]
  4046f4:	bl	404264 <__fxstatat@plt+0x2344>
  4046f8:	cbz	w0, 404704 <__fxstatat@plt+0x27e4>
  4046fc:	mov	w8, #0x0                   	// #0
  404700:	sturb	w8, [x29, #-58]
  404704:	ldur	w0, [x29, #-64]
  404708:	bl	401c90 <close@plt>
  40470c:	cbz	w0, 40474c <__fxstatat@plt+0x282c>
  404710:	bl	401eb0 <__errno_location@plt>
  404714:	ldr	w1, [x0]
  404718:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  40471c:	add	x0, x0, #0xe10
  404720:	str	w1, [sp, #12]
  404724:	bl	401ee0 <gettext@plt>
  404728:	ldur	x3, [x29, #-56]
  40472c:	mov	w8, wzr
  404730:	str	x0, [sp]
  404734:	mov	w0, w8
  404738:	ldr	w1, [sp, #12]
  40473c:	ldr	x2, [sp]
  404740:	bl	401aa0 <error@plt>
  404744:	mov	w8, #0x0                   	// #0
  404748:	sturb	w8, [x29, #-58]
  40474c:	ldur	x0, [x29, #-32]
  404750:	bl	401d70 <free@plt>
  404754:	ldur	x0, [x29, #-48]
  404758:	bl	401d70 <free@plt>
  40475c:	ldur	x0, [x29, #-56]
  404760:	bl	401d70 <free@plt>
  404764:	ldurb	w8, [x29, #-58]
  404768:	and	w0, w8, #0x1
  40476c:	ldp	x29, x30, [sp, #176]
  404770:	add	sp, sp, #0xc0
  404774:	ret
  404778:	sub	sp, sp, #0x30
  40477c:	stp	x29, x30, [sp, #32]
  404780:	add	x29, sp, #0x20
  404784:	str	x0, [sp, #16]
  404788:	str	x1, [sp, #8]
  40478c:	ldr	x8, [sp, #8]
  404790:	subs	x9, x8, #0x1
  404794:	str	x9, [sp, #8]
  404798:	cbz	x8, 404838 <__fxstatat@plt+0x2918>
  40479c:	ldr	x8, [sp, #16]
  4047a0:	ldr	x9, [sp, #8]
  4047a4:	ldrb	w1, [x8, x9]
  4047a8:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4047ac:	add	x0, x0, #0x16c
  4047b0:	bl	401dd0 <strchr@plt>
  4047b4:	str	x0, [sp]
  4047b8:	ldr	x8, [sp]
  4047bc:	cbz	x8, 4047c4 <__fxstatat@plt+0x28a4>
  4047c0:	b	4047e4 <__fxstatat@plt+0x28c4>
  4047c4:	adrp	x0, 40e000 <__fxstatat@plt+0xc0e0>
  4047c8:	add	x0, x0, #0xc5e
  4047cc:	adrp	x1, 40e000 <__fxstatat@plt+0xc0e0>
  4047d0:	add	x1, x1, #0xe64
  4047d4:	mov	w2, #0x40c                 	// #1036
  4047d8:	adrp	x3, 40e000 <__fxstatat@plt+0xc0e0>
  4047dc:	add	x3, x3, #0xe70
  4047e0:	bl	401ea0 <__assert_fail@plt>
  4047e4:	ldr	x8, [sp]
  4047e8:	ldrb	w9, [x8, #1]
  4047ec:	cbz	w9, 404818 <__fxstatat@plt+0x28f8>
  4047f0:	ldr	x8, [sp]
  4047f4:	ldrb	w9, [x8, #1]
  4047f8:	ldr	x8, [sp, #16]
  4047fc:	ldr	x10, [sp, #8]
  404800:	add	x8, x8, x10
  404804:	strb	w9, [x8]
  404808:	mov	w9, #0x1                   	// #1
  40480c:	and	w9, w9, #0x1
  404810:	sturb	w9, [x29, #-1]
  404814:	b	404844 <__fxstatat@plt+0x2924>
  404818:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40481c:	add	x8, x8, #0x16c
  404820:	ldrb	w9, [x8]
  404824:	ldr	x8, [sp, #16]
  404828:	ldr	x10, [sp, #8]
  40482c:	add	x8, x8, x10
  404830:	strb	w9, [x8]
  404834:	b	40478c <__fxstatat@plt+0x286c>
  404838:	mov	w8, wzr
  40483c:	and	w8, w8, #0x1
  404840:	sturb	w8, [x29, #-1]
  404844:	ldurb	w8, [x29, #-1]
  404848:	and	w0, w8, #0x1
  40484c:	ldp	x29, x30, [sp, #32]
  404850:	add	sp, sp, #0x30
  404854:	ret
  404858:	stp	x29, x30, [sp, #-16]!
  40485c:	mov	x29, sp
  404860:	mov	w0, #0x1                   	// #1
  404864:	bl	40203c <__fxstatat@plt+0x11c>
  404868:	ldp	x29, x30, [sp], #16
  40486c:	ret
  404870:	sub	sp, sp, #0x60
  404874:	stp	x29, x30, [sp, #80]
  404878:	add	x29, sp, #0x50
  40487c:	mov	x8, #0xffffffffffffffff    	// #-1
  404880:	mov	w9, #0x0                   	// #0
  404884:	stur	x0, [x29, #-16]
  404888:	stur	x1, [x29, #-24]
  40488c:	stur	x2, [x29, #-32]
  404890:	str	x3, [sp, #40]
  404894:	str	x8, [sp, #16]
  404898:	strb	w9, [sp, #15]
  40489c:	ldur	x0, [x29, #-16]
  4048a0:	bl	401a70 <strlen@plt>
  4048a4:	str	x0, [sp, #24]
  4048a8:	str	xzr, [sp, #32]
  4048ac:	ldur	x8, [x29, #-24]
  4048b0:	ldr	x9, [sp, #32]
  4048b4:	mov	x10, #0x8                   	// #8
  4048b8:	mul	x9, x10, x9
  4048bc:	add	x8, x8, x9
  4048c0:	ldr	x8, [x8]
  4048c4:	cbz	x8, 404994 <__fxstatat@plt+0x2a74>
  4048c8:	ldur	x8, [x29, #-24]
  4048cc:	ldr	x9, [sp, #32]
  4048d0:	mov	x10, #0x8                   	// #8
  4048d4:	mul	x9, x10, x9
  4048d8:	add	x8, x8, x9
  4048dc:	ldr	x0, [x8]
  4048e0:	ldur	x1, [x29, #-16]
  4048e4:	ldr	x2, [sp, #24]
  4048e8:	bl	401c00 <strncmp@plt>
  4048ec:	cbnz	w0, 404984 <__fxstatat@plt+0x2a64>
  4048f0:	ldur	x8, [x29, #-24]
  4048f4:	ldr	x9, [sp, #32]
  4048f8:	mov	x10, #0x8                   	// #8
  4048fc:	mul	x9, x10, x9
  404900:	add	x8, x8, x9
  404904:	ldr	x0, [x8]
  404908:	bl	401a70 <strlen@plt>
  40490c:	ldr	x8, [sp, #24]
  404910:	cmp	x0, x8
  404914:	b.ne	404924 <__fxstatat@plt+0x2a04>  // b.any
  404918:	ldr	x8, [sp, #32]
  40491c:	stur	x8, [x29, #-8]
  404920:	b	4049b4 <__fxstatat@plt+0x2a94>
  404924:	ldr	x8, [sp, #16]
  404928:	mov	x9, #0xffffffffffffffff    	// #-1
  40492c:	cmp	x8, x9
  404930:	b.ne	404940 <__fxstatat@plt+0x2a20>  // b.any
  404934:	ldr	x8, [sp, #32]
  404938:	str	x8, [sp, #16]
  40493c:	b	404984 <__fxstatat@plt+0x2a64>
  404940:	ldur	x8, [x29, #-32]
  404944:	cbz	x8, 40497c <__fxstatat@plt+0x2a5c>
  404948:	ldur	x8, [x29, #-32]
  40494c:	ldr	x9, [sp, #40]
  404950:	ldr	x10, [sp, #16]
  404954:	mul	x9, x9, x10
  404958:	add	x0, x8, x9
  40495c:	ldur	x8, [x29, #-32]
  404960:	ldr	x9, [sp, #40]
  404964:	ldr	x10, [sp, #32]
  404968:	mul	x9, x9, x10
  40496c:	add	x1, x8, x9
  404970:	ldr	x2, [sp, #40]
  404974:	bl	401d10 <memcmp@plt>
  404978:	cbz	w0, 404984 <__fxstatat@plt+0x2a64>
  40497c:	mov	w8, #0x1                   	// #1
  404980:	strb	w8, [sp, #15]
  404984:	ldr	x8, [sp, #32]
  404988:	add	x8, x8, #0x1
  40498c:	str	x8, [sp, #32]
  404990:	b	4048ac <__fxstatat@plt+0x298c>
  404994:	ldrb	w8, [sp, #15]
  404998:	tbnz	w8, #0, 4049a0 <__fxstatat@plt+0x2a80>
  40499c:	b	4049ac <__fxstatat@plt+0x2a8c>
  4049a0:	mov	x8, #0xfffffffffffffffe    	// #-2
  4049a4:	stur	x8, [x29, #-8]
  4049a8:	b	4049b4 <__fxstatat@plt+0x2a94>
  4049ac:	ldr	x8, [sp, #16]
  4049b0:	stur	x8, [x29, #-8]
  4049b4:	ldur	x0, [x29, #-8]
  4049b8:	ldp	x29, x30, [sp, #80]
  4049bc:	add	sp, sp, #0x60
  4049c0:	ret
  4049c4:	sub	sp, sp, #0x60
  4049c8:	stp	x29, x30, [sp, #80]
  4049cc:	add	x29, sp, #0x50
  4049d0:	mov	x8, #0xffffffffffffffff    	// #-1
  4049d4:	stur	x0, [x29, #-8]
  4049d8:	stur	x1, [x29, #-16]
  4049dc:	stur	x2, [x29, #-24]
  4049e0:	ldur	x9, [x29, #-24]
  4049e4:	cmp	x9, x8
  4049e8:	b.ne	404a00 <__fxstatat@plt+0x2ae0>  // b.any
  4049ec:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4049f0:	add	x0, x0, #0x1b2
  4049f4:	bl	401ee0 <gettext@plt>
  4049f8:	str	x0, [sp, #40]
  4049fc:	b	404a10 <__fxstatat@plt+0x2af0>
  404a00:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  404a04:	add	x0, x0, #0x1cd
  404a08:	bl	401ee0 <gettext@plt>
  404a0c:	str	x0, [sp, #40]
  404a10:	ldr	x8, [sp, #40]
  404a14:	stur	x8, [x29, #-32]
  404a18:	ldur	x2, [x29, #-32]
  404a1c:	ldur	x8, [x29, #-16]
  404a20:	mov	w9, wzr
  404a24:	mov	w0, w9
  404a28:	mov	w1, #0x8                   	// #8
  404a2c:	str	x2, [sp, #32]
  404a30:	mov	x2, x8
  404a34:	str	w9, [sp, #28]
  404a38:	bl	407fe0 <__fxstatat@plt+0x60c0>
  404a3c:	ldur	x1, [x29, #-8]
  404a40:	mov	w9, #0x1                   	// #1
  404a44:	str	x0, [sp, #16]
  404a48:	mov	w0, w9
  404a4c:	bl	408480 <__fxstatat@plt+0x6560>
  404a50:	ldr	w9, [sp, #28]
  404a54:	str	x0, [sp, #8]
  404a58:	mov	w0, w9
  404a5c:	mov	w1, w9
  404a60:	ldr	x2, [sp, #32]
  404a64:	ldr	x3, [sp, #16]
  404a68:	ldr	x4, [sp, #8]
  404a6c:	bl	401aa0 <error@plt>
  404a70:	ldp	x29, x30, [sp, #80]
  404a74:	add	sp, sp, #0x60
  404a78:	ret
  404a7c:	sub	sp, sp, #0x60
  404a80:	stp	x29, x30, [sp, #80]
  404a84:	add	x29, sp, #0x50
  404a88:	mov	x8, xzr
  404a8c:	adrp	x9, 40f000 <__fxstatat@plt+0xd0e0>
  404a90:	add	x9, x9, #0x1ea
  404a94:	adrp	x10, 421000 <__fxstatat@plt+0x1f0e0>
  404a98:	add	x10, x10, #0x308
  404a9c:	stur	x0, [x29, #-8]
  404aa0:	stur	x1, [x29, #-16]
  404aa4:	stur	x2, [x29, #-24]
  404aa8:	str	x8, [sp, #40]
  404aac:	mov	x0, x9
  404ab0:	str	x10, [sp, #32]
  404ab4:	bl	401ee0 <gettext@plt>
  404ab8:	ldr	x8, [sp, #32]
  404abc:	ldr	x1, [x8]
  404ac0:	bl	401e50 <fputs_unlocked@plt>
  404ac4:	stur	xzr, [x29, #-32]
  404ac8:	ldur	x8, [x29, #-8]
  404acc:	ldur	x9, [x29, #-32]
  404ad0:	mov	x10, #0x8                   	// #8
  404ad4:	mul	x9, x10, x9
  404ad8:	add	x8, x8, x9
  404adc:	ldr	x8, [x8]
  404ae0:	cbz	x8, 404bcc <__fxstatat@plt+0x2cac>
  404ae4:	ldur	x8, [x29, #-32]
  404ae8:	cbz	x8, 404b10 <__fxstatat@plt+0x2bf0>
  404aec:	ldr	x0, [sp, #40]
  404af0:	ldur	x8, [x29, #-16]
  404af4:	ldur	x9, [x29, #-24]
  404af8:	ldur	x10, [x29, #-32]
  404afc:	mul	x9, x9, x10
  404b00:	add	x1, x8, x9
  404b04:	ldur	x2, [x29, #-24]
  404b08:	bl	401d10 <memcmp@plt>
  404b0c:	cbz	w0, 404b74 <__fxstatat@plt+0x2c54>
  404b10:	ldr	x8, [sp, #32]
  404b14:	ldr	x0, [x8]
  404b18:	ldur	x9, [x29, #-8]
  404b1c:	ldur	x10, [x29, #-32]
  404b20:	mov	x11, #0x8                   	// #8
  404b24:	mul	x10, x11, x10
  404b28:	add	x9, x9, x10
  404b2c:	ldr	x9, [x9]
  404b30:	str	x0, [sp, #24]
  404b34:	mov	x0, x9
  404b38:	bl	4084b0 <__fxstatat@plt+0x6590>
  404b3c:	ldr	x8, [sp, #24]
  404b40:	str	x0, [sp, #16]
  404b44:	mov	x0, x8
  404b48:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  404b4c:	add	x1, x1, #0x1ff
  404b50:	ldr	x2, [sp, #16]
  404b54:	bl	401ef0 <fprintf@plt>
  404b58:	ldur	x8, [x29, #-16]
  404b5c:	ldur	x9, [x29, #-24]
  404b60:	ldur	x10, [x29, #-32]
  404b64:	mul	x9, x9, x10
  404b68:	add	x8, x8, x9
  404b6c:	str	x8, [sp, #40]
  404b70:	b	404bbc <__fxstatat@plt+0x2c9c>
  404b74:	ldr	x8, [sp, #32]
  404b78:	ldr	x0, [x8]
  404b7c:	ldur	x9, [x29, #-8]
  404b80:	ldur	x10, [x29, #-32]
  404b84:	mov	x11, #0x8                   	// #8
  404b88:	mul	x10, x11, x10
  404b8c:	add	x9, x9, x10
  404b90:	ldr	x9, [x9]
  404b94:	str	x0, [sp, #8]
  404b98:	mov	x0, x9
  404b9c:	bl	4084b0 <__fxstatat@plt+0x6590>
  404ba0:	ldr	x8, [sp, #8]
  404ba4:	str	x0, [sp]
  404ba8:	mov	x0, x8
  404bac:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  404bb0:	add	x1, x1, #0x207
  404bb4:	ldr	x2, [sp]
  404bb8:	bl	401ef0 <fprintf@plt>
  404bbc:	ldur	x8, [x29, #-32]
  404bc0:	add	x8, x8, #0x1
  404bc4:	stur	x8, [x29, #-32]
  404bc8:	b	404ac8 <__fxstatat@plt+0x2ba8>
  404bcc:	ldr	x8, [sp, #32]
  404bd0:	ldr	x1, [x8]
  404bd4:	mov	w0, #0xa                   	// #10
  404bd8:	bl	401b50 <putc_unlocked@plt>
  404bdc:	ldp	x29, x30, [sp, #80]
  404be0:	add	sp, sp, #0x60
  404be4:	ret
  404be8:	sub	sp, sp, #0x50
  404bec:	stp	x29, x30, [sp, #64]
  404bf0:	add	x29, sp, #0x40
  404bf4:	stur	x0, [x29, #-16]
  404bf8:	stur	x1, [x29, #-24]
  404bfc:	str	x2, [sp, #32]
  404c00:	str	x3, [sp, #24]
  404c04:	str	x4, [sp, #16]
  404c08:	str	x5, [sp, #8]
  404c0c:	ldur	x0, [x29, #-24]
  404c10:	ldr	x1, [sp, #32]
  404c14:	ldr	x2, [sp, #24]
  404c18:	ldr	x3, [sp, #16]
  404c1c:	bl	404870 <__fxstatat@plt+0x2950>
  404c20:	str	x0, [sp]
  404c24:	ldr	x8, [sp]
  404c28:	cmp	x8, #0x0
  404c2c:	cset	w9, lt  // lt = tstop
  404c30:	tbnz	w9, #0, 404c40 <__fxstatat@plt+0x2d20>
  404c34:	ldr	x8, [sp]
  404c38:	stur	x8, [x29, #-8]
  404c3c:	b	404c70 <__fxstatat@plt+0x2d50>
  404c40:	ldur	x0, [x29, #-16]
  404c44:	ldur	x1, [x29, #-24]
  404c48:	ldr	x2, [sp]
  404c4c:	bl	4049c4 <__fxstatat@plt+0x2aa4>
  404c50:	ldr	x0, [sp, #32]
  404c54:	ldr	x1, [sp, #24]
  404c58:	ldr	x2, [sp, #16]
  404c5c:	bl	404a7c <__fxstatat@plt+0x2b5c>
  404c60:	ldr	x8, [sp, #8]
  404c64:	blr	x8
  404c68:	mov	x8, #0xffffffffffffffff    	// #-1
  404c6c:	stur	x8, [x29, #-8]
  404c70:	ldur	x0, [x29, #-8]
  404c74:	ldp	x29, x30, [sp, #64]
  404c78:	add	sp, sp, #0x50
  404c7c:	ret
  404c80:	sub	sp, sp, #0x40
  404c84:	stp	x29, x30, [sp, #48]
  404c88:	add	x29, sp, #0x30
  404c8c:	stur	x0, [x29, #-16]
  404c90:	str	x1, [sp, #24]
  404c94:	str	x2, [sp, #16]
  404c98:	str	x3, [sp, #8]
  404c9c:	str	xzr, [sp]
  404ca0:	ldr	x8, [sp, #24]
  404ca4:	ldr	x9, [sp]
  404ca8:	mov	x10, #0x8                   	// #8
  404cac:	mul	x9, x10, x9
  404cb0:	add	x8, x8, x9
  404cb4:	ldr	x8, [x8]
  404cb8:	cbz	x8, 404d10 <__fxstatat@plt+0x2df0>
  404cbc:	ldur	x0, [x29, #-16]
  404cc0:	ldr	x8, [sp, #16]
  404cc4:	ldr	x9, [sp, #8]
  404cc8:	ldr	x10, [sp]
  404ccc:	mul	x9, x9, x10
  404cd0:	add	x1, x8, x9
  404cd4:	ldr	x2, [sp, #8]
  404cd8:	bl	401d10 <memcmp@plt>
  404cdc:	cbnz	w0, 404d00 <__fxstatat@plt+0x2de0>
  404ce0:	ldr	x8, [sp, #24]
  404ce4:	ldr	x9, [sp]
  404ce8:	mov	x10, #0x8                   	// #8
  404cec:	mul	x9, x10, x9
  404cf0:	add	x8, x8, x9
  404cf4:	ldr	x8, [x8]
  404cf8:	stur	x8, [x29, #-8]
  404cfc:	b	404d18 <__fxstatat@plt+0x2df8>
  404d00:	ldr	x8, [sp]
  404d04:	add	x8, x8, #0x1
  404d08:	str	x8, [sp]
  404d0c:	b	404ca0 <__fxstatat@plt+0x2d80>
  404d10:	mov	x8, xzr
  404d14:	stur	x8, [x29, #-8]
  404d18:	ldur	x0, [x29, #-8]
  404d1c:	ldp	x29, x30, [sp, #48]
  404d20:	add	sp, sp, #0x40
  404d24:	ret
  404d28:	sub	sp, sp, #0x10
  404d2c:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  404d30:	add	x8, x8, #0x340
  404d34:	str	x0, [sp, #8]
  404d38:	ldr	x9, [sp, #8]
  404d3c:	str	x9, [x8]
  404d40:	add	sp, sp, #0x10
  404d44:	ret
  404d48:	sub	sp, sp, #0x10
  404d4c:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  404d50:	add	x8, x8, #0x348
  404d54:	mov	w9, #0x1                   	// #1
  404d58:	and	w9, w0, w9
  404d5c:	strb	w9, [sp, #15]
  404d60:	ldrb	w9, [sp, #15]
  404d64:	and	w9, w9, #0x1
  404d68:	strb	w9, [x8]
  404d6c:	add	sp, sp, #0x10
  404d70:	ret
  404d74:	sub	sp, sp, #0x30
  404d78:	stp	x29, x30, [sp, #32]
  404d7c:	add	x29, sp, #0x20
  404d80:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  404d84:	add	x8, x8, #0x320
  404d88:	ldr	x0, [x8]
  404d8c:	bl	40bfc0 <__fxstatat@plt+0xa0a0>
  404d90:	cbz	w0, 404e4c <__fxstatat@plt+0x2f2c>
  404d94:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  404d98:	add	x8, x8, #0x348
  404d9c:	ldrb	w9, [x8]
  404da0:	tbnz	w9, #0, 404da8 <__fxstatat@plt+0x2e88>
  404da4:	b	404db8 <__fxstatat@plt+0x2e98>
  404da8:	bl	401eb0 <__errno_location@plt>
  404dac:	ldr	w8, [x0]
  404db0:	cmp	w8, #0x20
  404db4:	b.eq	404e4c <__fxstatat@plt+0x2f2c>  // b.none
  404db8:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  404dbc:	add	x0, x0, #0x20c
  404dc0:	bl	401ee0 <gettext@plt>
  404dc4:	stur	x0, [x29, #-8]
  404dc8:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  404dcc:	add	x8, x8, #0x340
  404dd0:	ldr	x8, [x8]
  404dd4:	cbz	x8, 404e1c <__fxstatat@plt+0x2efc>
  404dd8:	bl	401eb0 <__errno_location@plt>
  404ddc:	ldr	w1, [x0]
  404de0:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  404de4:	add	x8, x8, #0x340
  404de8:	ldr	x0, [x8]
  404dec:	stur	w1, [x29, #-12]
  404df0:	bl	4081f4 <__fxstatat@plt+0x62d4>
  404df4:	ldur	x4, [x29, #-8]
  404df8:	mov	w9, wzr
  404dfc:	str	x0, [sp, #8]
  404e00:	mov	w0, w9
  404e04:	ldur	w1, [x29, #-12]
  404e08:	adrp	x2, 40f000 <__fxstatat@plt+0xd0e0>
  404e0c:	add	x2, x2, #0x218
  404e10:	ldr	x3, [sp, #8]
  404e14:	bl	401aa0 <error@plt>
  404e18:	b	404e3c <__fxstatat@plt+0x2f1c>
  404e1c:	bl	401eb0 <__errno_location@plt>
  404e20:	ldr	w1, [x0]
  404e24:	ldur	x3, [x29, #-8]
  404e28:	mov	w8, wzr
  404e2c:	mov	w0, w8
  404e30:	adrp	x2, 40f000 <__fxstatat@plt+0xd0e0>
  404e34:	add	x2, x2, #0x209
  404e38:	bl	401aa0 <error@plt>
  404e3c:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  404e40:	add	x8, x8, #0x2a0
  404e44:	ldr	w0, [x8]
  404e48:	bl	401a60 <_exit@plt>
  404e4c:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  404e50:	add	x8, x8, #0x308
  404e54:	ldr	x0, [x8]
  404e58:	bl	40bfc0 <__fxstatat@plt+0xa0a0>
  404e5c:	cbz	w0, 404e70 <__fxstatat@plt+0x2f50>
  404e60:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  404e64:	add	x8, x8, #0x2a0
  404e68:	ldr	w0, [x8]
  404e6c:	bl	401a60 <_exit@plt>
  404e70:	ldp	x29, x30, [sp, #32]
  404e74:	add	sp, sp, #0x30
  404e78:	ret
  404e7c:	sub	sp, sp, #0x20
  404e80:	stp	x29, x30, [sp, #16]
  404e84:	add	x29, sp, #0x10
  404e88:	str	x0, [sp, #8]
  404e8c:	ldr	x0, [sp, #8]
  404e90:	bl	404f68 <__fxstatat@plt+0x3048>
  404e94:	str	x0, [sp]
  404e98:	ldr	x8, [sp]
  404e9c:	cbnz	x8, 404ea4 <__fxstatat@plt+0x2f84>
  404ea0:	bl	40ae90 <__fxstatat@plt+0x8f70>
  404ea4:	ldr	x0, [sp]
  404ea8:	ldp	x29, x30, [sp, #16]
  404eac:	add	sp, sp, #0x20
  404eb0:	ret
  404eb4:	sub	sp, sp, #0x30
  404eb8:	stp	x29, x30, [sp, #32]
  404ebc:	add	x29, sp, #0x20
  404ec0:	stur	x0, [x29, #-8]
  404ec4:	str	xzr, [sp, #16]
  404ec8:	ldr	x8, [sp, #16]
  404ecc:	cbz	x8, 404edc <__fxstatat@plt+0x2fbc>
  404ed0:	mov	w8, wzr
  404ed4:	str	w8, [sp, #4]
  404ed8:	b	404ef8 <__fxstatat@plt+0x2fd8>
  404edc:	ldur	x8, [x29, #-8]
  404ee0:	ldrb	w9, [x8]
  404ee4:	mov	w10, wzr
  404ee8:	mov	w11, #0x1                   	// #1
  404eec:	cmp	w9, #0x2f
  404ef0:	csel	w9, w11, w10, eq  // eq = none
  404ef4:	str	w9, [sp, #4]
  404ef8:	ldr	w8, [sp, #4]
  404efc:	ldr	x9, [sp, #16]
  404f00:	add	x9, x9, w8, sxtw
  404f04:	str	x9, [sp, #16]
  404f08:	ldur	x0, [x29, #-8]
  404f0c:	bl	405040 <__fxstatat@plt+0x3120>
  404f10:	ldur	x9, [x29, #-8]
  404f14:	subs	x9, x0, x9
  404f18:	str	x9, [sp, #8]
  404f1c:	ldr	x8, [sp, #16]
  404f20:	ldr	x9, [sp, #8]
  404f24:	cmp	x8, x9
  404f28:	b.cs	404f58 <__fxstatat@plt+0x3038>  // b.hs, b.nlast
  404f2c:	ldur	x8, [x29, #-8]
  404f30:	ldr	x9, [sp, #8]
  404f34:	subs	x9, x9, #0x1
  404f38:	ldrb	w10, [x8, x9]
  404f3c:	cmp	w10, #0x2f
  404f40:	b.eq	404f48 <__fxstatat@plt+0x3028>  // b.none
  404f44:	b	404f58 <__fxstatat@plt+0x3038>
  404f48:	ldr	x8, [sp, #8]
  404f4c:	subs	x8, x8, #0x1
  404f50:	str	x8, [sp, #8]
  404f54:	b	404f1c <__fxstatat@plt+0x2ffc>
  404f58:	ldr	x0, [sp, #8]
  404f5c:	ldp	x29, x30, [sp, #32]
  404f60:	add	sp, sp, #0x30
  404f64:	ret
  404f68:	sub	sp, sp, #0x40
  404f6c:	stp	x29, x30, [sp, #48]
  404f70:	add	x29, sp, #0x30
  404f74:	stur	x0, [x29, #-16]
  404f78:	ldur	x0, [x29, #-16]
  404f7c:	bl	404eb4 <__fxstatat@plt+0x2f94>
  404f80:	str	x0, [sp, #24]
  404f84:	ldr	x8, [sp, #24]
  404f88:	mov	w9, #0x1                   	// #1
  404f8c:	str	w9, [sp, #4]
  404f90:	cbz	x8, 404f9c <__fxstatat@plt+0x307c>
  404f94:	mov	w8, #0x0                   	// #0
  404f98:	str	w8, [sp, #4]
  404f9c:	ldr	w8, [sp, #4]
  404fa0:	and	w8, w8, #0x1
  404fa4:	strb	w8, [sp, #23]
  404fa8:	ldr	x9, [sp, #24]
  404fac:	ldrb	w8, [sp, #23]
  404fb0:	mov	w0, w8
  404fb4:	and	x10, x0, #0x1
  404fb8:	add	x9, x9, x10
  404fbc:	add	x0, x9, #0x1
  404fc0:	bl	401bc0 <malloc@plt>
  404fc4:	str	x0, [sp, #8]
  404fc8:	ldr	x9, [sp, #8]
  404fcc:	cbnz	x9, 404fdc <__fxstatat@plt+0x30bc>
  404fd0:	mov	x8, xzr
  404fd4:	stur	x8, [x29, #-8]
  404fd8:	b	405030 <__fxstatat@plt+0x3110>
  404fdc:	ldr	x0, [sp, #8]
  404fe0:	ldur	x1, [x29, #-16]
  404fe4:	ldr	x2, [sp, #24]
  404fe8:	bl	401a40 <memcpy@plt>
  404fec:	ldrb	w8, [sp, #23]
  404ff0:	tbnz	w8, #0, 404ff8 <__fxstatat@plt+0x30d8>
  404ff4:	b	405014 <__fxstatat@plt+0x30f4>
  404ff8:	ldr	x8, [sp, #8]
  404ffc:	ldr	x9, [sp, #24]
  405000:	add	x10, x9, #0x1
  405004:	str	x10, [sp, #24]
  405008:	add	x8, x8, x9
  40500c:	mov	w11, #0x2e                  	// #46
  405010:	strb	w11, [x8]
  405014:	ldr	x8, [sp, #8]
  405018:	ldr	x9, [sp, #24]
  40501c:	add	x8, x8, x9
  405020:	mov	w10, #0x0                   	// #0
  405024:	strb	w10, [x8]
  405028:	ldr	x8, [sp, #8]
  40502c:	stur	x8, [x29, #-8]
  405030:	ldur	x0, [x29, #-8]
  405034:	ldp	x29, x30, [sp, #48]
  405038:	add	sp, sp, #0x40
  40503c:	ret
  405040:	sub	sp, sp, #0x20
  405044:	mov	w8, #0x0                   	// #0
  405048:	str	x0, [sp, #24]
  40504c:	ldr	x9, [sp, #24]
  405050:	str	x9, [sp, #16]
  405054:	strb	w8, [sp, #7]
  405058:	ldr	x8, [sp, #16]
  40505c:	ldrb	w9, [x8]
  405060:	cmp	w9, #0x2f
  405064:	b.ne	405078 <__fxstatat@plt+0x3158>  // b.any
  405068:	ldr	x8, [sp, #16]
  40506c:	add	x8, x8, #0x1
  405070:	str	x8, [sp, #16]
  405074:	b	405058 <__fxstatat@plt+0x3138>
  405078:	ldr	x8, [sp, #16]
  40507c:	str	x8, [sp, #8]
  405080:	ldr	x8, [sp, #8]
  405084:	ldrb	w9, [x8]
  405088:	cbz	w9, 4050d4 <__fxstatat@plt+0x31b4>
  40508c:	ldr	x8, [sp, #8]
  405090:	ldrb	w9, [x8]
  405094:	cmp	w9, #0x2f
  405098:	b.ne	4050a8 <__fxstatat@plt+0x3188>  // b.any
  40509c:	mov	w8, #0x1                   	// #1
  4050a0:	strb	w8, [sp, #7]
  4050a4:	b	4050c4 <__fxstatat@plt+0x31a4>
  4050a8:	ldrb	w8, [sp, #7]
  4050ac:	tbnz	w8, #0, 4050b4 <__fxstatat@plt+0x3194>
  4050b0:	b	4050c4 <__fxstatat@plt+0x31a4>
  4050b4:	ldr	x8, [sp, #8]
  4050b8:	str	x8, [sp, #16]
  4050bc:	mov	w9, #0x0                   	// #0
  4050c0:	strb	w9, [sp, #7]
  4050c4:	ldr	x8, [sp, #8]
  4050c8:	add	x8, x8, #0x1
  4050cc:	str	x8, [sp, #8]
  4050d0:	b	405080 <__fxstatat@plt+0x3160>
  4050d4:	ldr	x0, [sp, #16]
  4050d8:	add	sp, sp, #0x20
  4050dc:	ret
  4050e0:	sub	sp, sp, #0x30
  4050e4:	stp	x29, x30, [sp, #32]
  4050e8:	add	x29, sp, #0x20
  4050ec:	stur	x0, [x29, #-8]
  4050f0:	str	xzr, [sp, #8]
  4050f4:	ldur	x0, [x29, #-8]
  4050f8:	bl	401a70 <strlen@plt>
  4050fc:	str	x0, [sp, #16]
  405100:	ldr	x8, [sp, #16]
  405104:	mov	x9, #0x1                   	// #1
  405108:	mov	w10, #0x0                   	// #0
  40510c:	cmp	x9, x8
  405110:	str	w10, [sp, #4]
  405114:	b.cs	405134 <__fxstatat@plt+0x3214>  // b.hs, b.nlast
  405118:	ldur	x8, [x29, #-8]
  40511c:	ldr	x9, [sp, #16]
  405120:	subs	x9, x9, #0x1
  405124:	ldrb	w10, [x8, x9]
  405128:	cmp	w10, #0x2f
  40512c:	cset	w10, eq  // eq = none
  405130:	str	w10, [sp, #4]
  405134:	ldr	w8, [sp, #4]
  405138:	tbnz	w8, #0, 405140 <__fxstatat@plt+0x3220>
  40513c:	b	405150 <__fxstatat@plt+0x3230>
  405140:	ldr	x8, [sp, #16]
  405144:	subs	x8, x8, #0x1
  405148:	str	x8, [sp, #16]
  40514c:	b	405100 <__fxstatat@plt+0x31e0>
  405150:	ldr	x0, [sp, #16]
  405154:	ldp	x29, x30, [sp, #32]
  405158:	add	sp, sp, #0x30
  40515c:	ret
  405160:	sub	sp, sp, #0x120
  405164:	stp	x29, x30, [sp, #256]
  405168:	str	x28, [sp, #272]
  40516c:	add	x29, sp, #0x100
  405170:	str	q7, [sp, #144]
  405174:	str	q6, [sp, #128]
  405178:	str	q5, [sp, #112]
  40517c:	str	q4, [sp, #96]
  405180:	str	q3, [sp, #80]
  405184:	str	q2, [sp, #64]
  405188:	str	q1, [sp, #48]
  40518c:	str	q0, [sp, #32]
  405190:	stur	x7, [x29, #-56]
  405194:	stur	x6, [x29, #-64]
  405198:	stur	x5, [x29, #-72]
  40519c:	stur	x4, [x29, #-80]
  4051a0:	stur	x3, [x29, #-88]
  4051a4:	stur	x2, [x29, #-96]
  4051a8:	stur	x0, [x29, #-8]
  4051ac:	stur	w1, [x29, #-12]
  4051b0:	mov	w8, wzr
  4051b4:	stur	w8, [x29, #-16]
  4051b8:	ldurb	w8, [x29, #-12]
  4051bc:	tbz	w8, #6, 405268 <__fxstatat@plt+0x3348>
  4051c0:	b	4051c4 <__fxstatat@plt+0x32a4>
  4051c4:	mov	w8, #0xffffff80            	// #-128
  4051c8:	stur	w8, [x29, #-20]
  4051cc:	mov	w8, #0xffffffd0            	// #-48
  4051d0:	stur	w8, [x29, #-24]
  4051d4:	add	x9, x29, #0x20
  4051d8:	stur	x9, [x29, #-48]
  4051dc:	add	x9, sp, #0x20
  4051e0:	add	x9, x9, #0x80
  4051e4:	stur	x9, [x29, #-32]
  4051e8:	sub	x9, x29, #0x60
  4051ec:	add	x9, x9, #0x30
  4051f0:	stur	x9, [x29, #-40]
  4051f4:	sub	x9, x29, #0x30
  4051f8:	add	x9, x9, #0x18
  4051fc:	ldur	w8, [x29, #-24]
  405200:	mov	w10, w8
  405204:	str	x9, [sp, #24]
  405208:	str	w10, [sp, #20]
  40520c:	tbz	w8, #31, 405244 <__fxstatat@plt+0x3324>
  405210:	b	405214 <__fxstatat@plt+0x32f4>
  405214:	ldr	w8, [sp, #20]
  405218:	add	w9, w8, #0x8
  40521c:	ldr	x10, [sp, #24]
  405220:	str	w9, [x10]
  405224:	subs	w9, w9, #0x0
  405228:	b.gt	405244 <__fxstatat@plt+0x3324>
  40522c:	b	405230 <__fxstatat@plt+0x3310>
  405230:	ldur	x8, [x29, #-40]
  405234:	ldr	w9, [sp, #20]
  405238:	add	x8, x8, w9, sxtw
  40523c:	str	x8, [sp, #8]
  405240:	b	405258 <__fxstatat@plt+0x3338>
  405244:	ldur	x8, [x29, #-48]
  405248:	add	x9, x8, #0x8
  40524c:	stur	x9, [x29, #-48]
  405250:	str	x8, [sp, #8]
  405254:	b	405258 <__fxstatat@plt+0x3338>
  405258:	ldr	x8, [sp, #8]
  40525c:	ldr	w9, [x8]
  405260:	stur	w9, [x29, #-16]
  405264:	b	405268 <__fxstatat@plt+0x3348>
  405268:	ldur	x0, [x29, #-8]
  40526c:	ldur	w1, [x29, #-12]
  405270:	ldur	w2, [x29, #-16]
  405274:	bl	401be0 <open@plt>
  405278:	bl	40a2cc <__fxstatat@plt+0x83ac>
  40527c:	ldr	x28, [sp, #272]
  405280:	ldp	x29, x30, [sp, #256]
  405284:	add	sp, sp, #0x120
  405288:	ret
  40528c:	sub	sp, sp, #0x1f0
  405290:	stp	x29, x30, [sp, #464]
  405294:	str	x28, [sp, #480]
  405298:	add	x29, sp, #0x1d0
  40529c:	stur	x0, [x29, #-8]
  4052a0:	stur	x1, [x29, #-16]
  4052a4:	stur	w2, [x29, #-20]
  4052a8:	stur	x3, [x29, #-32]
  4052ac:	stur	x4, [x29, #-40]
  4052b0:	ldur	w8, [x29, #-20]
  4052b4:	and	w8, w8, #0x3
  4052b8:	stur	w8, [x29, #-44]
  4052bc:	ldur	w8, [x29, #-20]
  4052c0:	ands	w8, w8, #0x20
  4052c4:	mov	w9, #0x3e8                 	// #1000
  4052c8:	mov	w10, #0x400                 	// #1024
  4052cc:	csel	w9, w10, w9, ne  // ne = any
  4052d0:	stur	w9, [x29, #-48]
  4052d4:	mov	w9, #0xffffffff            	// #-1
  4052d8:	stur	w9, [x29, #-64]
  4052dc:	mov	w9, #0x8                   	// #8
  4052e0:	stur	w9, [x29, #-68]
  4052e4:	adrp	x11, 40e000 <__fxstatat@plt+0xc0e0>
  4052e8:	add	x11, x11, #0xd3b
  4052ec:	stur	x11, [x29, #-112]
  4052f0:	mov	w9, #0x1                   	// #1
  4052f4:	mov	w11, w9
  4052f8:	stur	x11, [x29, #-120]
  4052fc:	adrp	x11, 40e000 <__fxstatat@plt+0xc0e0>
  405300:	add	x11, x11, #0x94a
  405304:	stur	x11, [x29, #-128]
  405308:	stur	x11, [x29, #-136]
  40530c:	str	w8, [sp, #180]
  405310:	bl	401b30 <localeconv@plt>
  405314:	stur	x0, [x29, #-144]
  405318:	ldur	x11, [x29, #-144]
  40531c:	ldr	x0, [x11]
  405320:	bl	401a70 <strlen@plt>
  405324:	stur	x0, [x29, #-152]
  405328:	ldur	x11, [x29, #-152]
  40532c:	cbz	x11, 40535c <__fxstatat@plt+0x343c>
  405330:	b	405334 <__fxstatat@plt+0x3414>
  405334:	ldur	x8, [x29, #-152]
  405338:	subs	x8, x8, #0x10
  40533c:	b.hi	40535c <__fxstatat@plt+0x343c>  // b.pmore
  405340:	b	405344 <__fxstatat@plt+0x3424>
  405344:	ldur	x8, [x29, #-144]
  405348:	ldr	x8, [x8]
  40534c:	stur	x8, [x29, #-112]
  405350:	ldur	x8, [x29, #-152]
  405354:	stur	x8, [x29, #-120]
  405358:	b	40535c <__fxstatat@plt+0x343c>
  40535c:	ldur	x8, [x29, #-144]
  405360:	ldr	x8, [x8, #16]
  405364:	stur	x8, [x29, #-128]
  405368:	ldur	x8, [x29, #-144]
  40536c:	ldr	x0, [x8, #8]
  405370:	bl	401a70 <strlen@plt>
  405374:	subs	x8, x0, #0x10
  405378:	b.hi	405390 <__fxstatat@plt+0x3470>  // b.pmore
  40537c:	b	405380 <__fxstatat@plt+0x3460>
  405380:	ldur	x8, [x29, #-144]
  405384:	ldr	x8, [x8, #8]
  405388:	stur	x8, [x29, #-136]
  40538c:	b	405390 <__fxstatat@plt+0x3470>
  405390:	ldur	x8, [x29, #-16]
  405394:	add	x8, x8, #0x287
  405398:	stur	x8, [x29, #-88]
  40539c:	ldur	x8, [x29, #-88]
  4053a0:	stur	x8, [x29, #-80]
  4053a4:	ldur	x8, [x29, #-40]
  4053a8:	ldur	x9, [x29, #-32]
  4053ac:	subs	x8, x8, x9
  4053b0:	b.hi	405428 <__fxstatat@plt+0x3508>  // b.pmore
  4053b4:	b	4053b8 <__fxstatat@plt+0x3498>
  4053b8:	ldur	x8, [x29, #-32]
  4053bc:	ldur	x9, [x29, #-40]
  4053c0:	udiv	x10, x8, x9
  4053c4:	mul	x9, x10, x9
  4053c8:	subs	x8, x8, x9
  4053cc:	cbnz	x8, 405424 <__fxstatat@plt+0x3504>
  4053d0:	b	4053d4 <__fxstatat@plt+0x34b4>
  4053d4:	ldur	x8, [x29, #-32]
  4053d8:	ldur	x9, [x29, #-40]
  4053dc:	udiv	x8, x8, x9
  4053e0:	stur	x8, [x29, #-160]
  4053e4:	ldur	x8, [x29, #-8]
  4053e8:	ldur	x9, [x29, #-160]
  4053ec:	mul	x8, x8, x9
  4053f0:	stur	x8, [x29, #-56]
  4053f4:	ldur	x8, [x29, #-56]
  4053f8:	ldur	x9, [x29, #-160]
  4053fc:	udiv	x8, x8, x9
  405400:	ldur	x9, [x29, #-8]
  405404:	subs	x8, x8, x9
  405408:	b.ne	405420 <__fxstatat@plt+0x3500>  // b.any
  40540c:	b	405410 <__fxstatat@plt+0x34f0>
  405410:	mov	w8, wzr
  405414:	stur	w8, [x29, #-60]
  405418:	stur	w8, [x29, #-100]
  40541c:	b	4057a0 <__fxstatat@plt+0x3880>
  405420:	b	405424 <__fxstatat@plt+0x3504>
  405424:	b	405510 <__fxstatat@plt+0x35f0>
  405428:	ldur	x8, [x29, #-32]
  40542c:	cbz	x8, 40550c <__fxstatat@plt+0x35ec>
  405430:	b	405434 <__fxstatat@plt+0x3514>
  405434:	ldur	x8, [x29, #-40]
  405438:	ldur	x9, [x29, #-32]
  40543c:	udiv	x10, x8, x9
  405440:	mul	x9, x10, x9
  405444:	subs	x8, x8, x9
  405448:	cbnz	x8, 40550c <__fxstatat@plt+0x35ec>
  40544c:	b	405450 <__fxstatat@plt+0x3530>
  405450:	ldur	x8, [x29, #-40]
  405454:	ldur	x9, [x29, #-32]
  405458:	udiv	x8, x8, x9
  40545c:	stur	x8, [x29, #-168]
  405460:	ldur	x8, [x29, #-8]
  405464:	ldur	x9, [x29, #-168]
  405468:	udiv	x10, x8, x9
  40546c:	mul	x9, x10, x9
  405470:	subs	x8, x8, x9
  405474:	add	x8, x8, x8, lsl #2
  405478:	lsl	x8, x8, #1
  40547c:	stur	x8, [x29, #-176]
  405480:	ldur	x8, [x29, #-176]
  405484:	ldur	x9, [x29, #-168]
  405488:	udiv	x10, x8, x9
  40548c:	mul	x9, x10, x9
  405490:	subs	x8, x8, x9
  405494:	lsl	x8, x8, #1
  405498:	stur	x8, [x29, #-184]
  40549c:	ldur	x8, [x29, #-8]
  4054a0:	ldur	x9, [x29, #-168]
  4054a4:	udiv	x8, x8, x9
  4054a8:	stur	x8, [x29, #-56]
  4054ac:	ldur	x8, [x29, #-176]
  4054b0:	ldur	x9, [x29, #-168]
  4054b4:	udiv	x8, x8, x9
  4054b8:	stur	w8, [x29, #-60]
  4054bc:	ldur	x9, [x29, #-184]
  4054c0:	ldur	x10, [x29, #-168]
  4054c4:	subs	x9, x9, x10
  4054c8:	b.cs	4054e4 <__fxstatat@plt+0x35c4>  // b.hs, b.nlast
  4054cc:	b	4054d0 <__fxstatat@plt+0x35b0>
  4054d0:	ldur	x8, [x29, #-184]
  4054d4:	subs	x8, x8, #0x0
  4054d8:	cset	w9, ne  // ne = any
  4054dc:	str	w9, [sp, #176]
  4054e0:	b	405500 <__fxstatat@plt+0x35e0>
  4054e4:	ldur	x8, [x29, #-168]
  4054e8:	ldur	x9, [x29, #-184]
  4054ec:	subs	x8, x8, x9
  4054f0:	cset	w10, cc  // cc = lo, ul, last
  4054f4:	orr	w10, w10, #0x2
  4054f8:	str	w10, [sp, #176]
  4054fc:	b	405500 <__fxstatat@plt+0x35e0>
  405500:	ldr	w8, [sp, #176]
  405504:	stur	w8, [x29, #-100]
  405508:	b	4057a0 <__fxstatat@plt+0x3880>
  40550c:	b	405510 <__fxstatat@plt+0x35f0>
  405510:	ldur	x0, [x29, #-40]
  405514:	bl	40dcb0 <__fxstatat@plt+0xbd90>
  405518:	stur	q0, [x29, #-208]
  40551c:	ldur	x0, [x29, #-8]
  405520:	bl	40dcb0 <__fxstatat@plt+0xbd90>
  405524:	ldur	x0, [x29, #-32]
  405528:	str	q0, [sp, #160]
  40552c:	bl	40dcb0 <__fxstatat@plt+0xbd90>
  405530:	ldur	q1, [x29, #-208]
  405534:	bl	40c7d8 <__fxstatat@plt+0xa8b8>
  405538:	ldr	q1, [sp, #160]
  40553c:	str	q0, [sp, #144]
  405540:	mov	v0.16b, v1.16b
  405544:	ldr	q1, [sp, #144]
  405548:	bl	40d340 <__fxstatat@plt+0xb420>
  40554c:	stur	q0, [x29, #-224]
  405550:	ldurb	w8, [x29, #-20]
  405554:	tbnz	w8, #4, 4055a4 <__fxstatat@plt+0x3684>
  405558:	b	40555c <__fxstatat@plt+0x363c>
  40555c:	ldur	x0, [x29, #-16]
  405560:	ldur	w8, [x29, #-44]
  405564:	ldur	q0, [x29, #-224]
  405568:	str	x0, [sp, #136]
  40556c:	mov	w0, w8
  405570:	bl	405d50 <__fxstatat@plt+0x3e30>
  405574:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  405578:	add	x1, x1, #0x250
  40557c:	ldr	x0, [sp, #136]
  405580:	bl	401ad0 <sprintf@plt>
  405584:	ldur	x9, [x29, #-16]
  405588:	str	w0, [sp, #132]
  40558c:	mov	x0, x9
  405590:	bl	401a70 <strlen@plt>
  405594:	str	x0, [sp, #232]
  405598:	mov	x9, xzr
  40559c:	str	x9, [sp, #224]
  4055a0:	b	405764 <__fxstatat@plt+0x3844>
  4055a4:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  4055a8:	ldr	q0, [x8, #544]
  4055ac:	str	q0, [sp, #208]
  4055b0:	mov	w9, wzr
  4055b4:	stur	w9, [x29, #-64]
  4055b8:	b	4055bc <__fxstatat@plt+0x369c>
  4055bc:	ldur	w0, [x29, #-48]
  4055c0:	bl	40db28 <__fxstatat@plt+0xbc08>
  4055c4:	ldr	q1, [sp, #208]
  4055c8:	str	q0, [sp, #112]
  4055cc:	mov	v0.16b, v1.16b
  4055d0:	ldr	q1, [sp, #112]
  4055d4:	bl	40d340 <__fxstatat@plt+0xb420>
  4055d8:	str	q0, [sp, #208]
  4055dc:	ldur	w8, [x29, #-64]
  4055e0:	add	w8, w8, #0x1
  4055e4:	stur	w8, [x29, #-64]
  4055e8:	b	4055ec <__fxstatat@plt+0x36cc>
  4055ec:	ldr	q0, [sp, #208]
  4055f0:	ldur	w0, [x29, #-48]
  4055f4:	str	q0, [sp, #96]
  4055f8:	bl	40db28 <__fxstatat@plt+0xbc08>
  4055fc:	ldr	q1, [sp, #96]
  405600:	str	q0, [sp, #80]
  405604:	mov	v0.16b, v1.16b
  405608:	ldr	q1, [sp, #80]
  40560c:	bl	40d340 <__fxstatat@plt+0xb420>
  405610:	ldur	q1, [x29, #-224]
  405614:	mov	w0, wzr
  405618:	str	w0, [sp, #76]
  40561c:	bl	40d200 <__fxstatat@plt+0xb2e0>
  405620:	subs	w8, w0, #0x0
  405624:	ldr	w0, [sp, #76]
  405628:	str	w0, [sp, #72]
  40562c:	b.gt	40564c <__fxstatat@plt+0x372c>
  405630:	b	405634 <__fxstatat@plt+0x3714>
  405634:	ldur	w8, [x29, #-64]
  405638:	ldur	w9, [x29, #-68]
  40563c:	subs	w8, w8, w9
  405640:	cset	w9, lt  // lt = tstop
  405644:	str	w9, [sp, #72]
  405648:	b	40564c <__fxstatat@plt+0x372c>
  40564c:	ldr	w8, [sp, #72]
  405650:	tbnz	w8, #0, 4055bc <__fxstatat@plt+0x369c>
  405654:	b	405658 <__fxstatat@plt+0x3738>
  405658:	ldr	q1, [sp, #208]
  40565c:	ldur	q0, [x29, #-224]
  405660:	bl	40c7d8 <__fxstatat@plt+0xa8b8>
  405664:	stur	q0, [x29, #-224]
  405668:	ldur	x0, [x29, #-16]
  40566c:	ldur	w8, [x29, #-44]
  405670:	ldur	q0, [x29, #-224]
  405674:	str	x0, [sp, #64]
  405678:	mov	w0, w8
  40567c:	bl	405d50 <__fxstatat@plt+0x3e30>
  405680:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  405684:	add	x1, x1, #0x256
  405688:	ldr	x0, [sp, #64]
  40568c:	bl	401ad0 <sprintf@plt>
  405690:	ldur	x9, [x29, #-16]
  405694:	str	w0, [sp, #60]
  405698:	mov	x0, x9
  40569c:	bl	401a70 <strlen@plt>
  4056a0:	str	x0, [sp, #232]
  4056a4:	ldur	x9, [x29, #-120]
  4056a8:	add	x9, x9, #0x1
  4056ac:	str	x9, [sp, #224]
  4056b0:	ldr	x9, [sp, #224]
  4056b4:	ldurb	w8, [x29, #-20]
  4056b8:	ands	w8, w8, #0x20
  4056bc:	cinc	x9, x9, eq  // eq = none
  4056c0:	add	x9, x9, #0x1
  4056c4:	ldr	x10, [sp, #232]
  4056c8:	subs	x9, x9, x10
  4056cc:	b.cc	4056fc <__fxstatat@plt+0x37dc>  // b.lo, b.ul, b.last
  4056d0:	b	4056d4 <__fxstatat@plt+0x37b4>
  4056d4:	ldurb	w8, [x29, #-20]
  4056d8:	tbz	w8, #3, 405760 <__fxstatat@plt+0x3840>
  4056dc:	b	4056e0 <__fxstatat@plt+0x37c0>
  4056e0:	ldur	x8, [x29, #-16]
  4056e4:	ldr	x9, [sp, #232]
  4056e8:	add	x8, x9, x8
  4056ec:	ldurb	w10, [x8, #-1]
  4056f0:	subs	w10, w10, #0x30
  4056f4:	b.ne	405760 <__fxstatat@plt+0x3840>  // b.any
  4056f8:	b	4056fc <__fxstatat@plt+0x37dc>
  4056fc:	ldur	x0, [x29, #-16]
  405700:	ldur	w8, [x29, #-44]
  405704:	ldur	q0, [x29, #-224]
  405708:	adrp	x9, 40f000 <__fxstatat@plt+0xd0e0>
  40570c:	ldr	q1, [x9, #560]
  405710:	str	q1, [sp, #32]
  405714:	str	x0, [sp, #24]
  405718:	str	w8, [sp, #20]
  40571c:	bl	40d340 <__fxstatat@plt+0xb420>
  405720:	ldr	w0, [sp, #20]
  405724:	bl	405d50 <__fxstatat@plt+0x3e30>
  405728:	ldr	q1, [sp, #32]
  40572c:	bl	40c7d8 <__fxstatat@plt+0xa8b8>
  405730:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  405734:	add	x1, x1, #0x250
  405738:	ldr	x0, [sp, #24]
  40573c:	bl	401ad0 <sprintf@plt>
  405740:	ldur	x9, [x29, #-16]
  405744:	str	w0, [sp, #16]
  405748:	mov	x0, x9
  40574c:	bl	401a70 <strlen@plt>
  405750:	str	x0, [sp, #232]
  405754:	mov	x9, xzr
  405758:	str	x9, [sp, #224]
  40575c:	b	405760 <__fxstatat@plt+0x3840>
  405760:	b	405764 <__fxstatat@plt+0x3844>
  405764:	ldur	x8, [x29, #-88]
  405768:	ldr	x9, [sp, #232]
  40576c:	subs	x8, x8, x9
  405770:	stur	x8, [x29, #-80]
  405774:	ldur	x0, [x29, #-80]
  405778:	ldur	x1, [x29, #-16]
  40577c:	ldr	x2, [sp, #232]
  405780:	bl	401a50 <memmove@plt>
  405784:	ldur	x8, [x29, #-80]
  405788:	ldr	x9, [sp, #232]
  40578c:	add	x8, x8, x9
  405790:	ldr	x9, [sp, #224]
  405794:	subs	x8, x8, x9
  405798:	stur	x8, [x29, #-96]
  40579c:	b	405b84 <__fxstatat@plt+0x3c64>
  4057a0:	ldurb	w8, [x29, #-20]
  4057a4:	tbz	w8, #4, 405a0c <__fxstatat@plt+0x3aec>
  4057a8:	b	4057ac <__fxstatat@plt+0x388c>
  4057ac:	mov	w8, wzr
  4057b0:	stur	w8, [x29, #-64]
  4057b4:	ldur	w8, [x29, #-48]
  4057b8:	mov	w9, w8
  4057bc:	ldur	x10, [x29, #-56]
  4057c0:	subs	x9, x9, x10
  4057c4:	b.hi	405a08 <__fxstatat@plt+0x3ae8>  // b.pmore
  4057c8:	b	4057cc <__fxstatat@plt+0x38ac>
  4057cc:	b	4057d0 <__fxstatat@plt+0x38b0>
  4057d0:	ldur	x8, [x29, #-56]
  4057d4:	ldur	w9, [x29, #-48]
  4057d8:	mov	w10, w9
  4057dc:	udiv	x11, x8, x10
  4057e0:	mul	w9, w11, w10
  4057e4:	subs	w8, w8, w9
  4057e8:	mov	w9, #0xa                   	// #10
  4057ec:	mul	w8, w8, w9
  4057f0:	ldur	w9, [x29, #-60]
  4057f4:	add	w8, w8, w9
  4057f8:	mov	w0, w8
  4057fc:	str	w0, [sp, #204]
  405800:	ldr	w8, [sp, #204]
  405804:	ldur	w9, [x29, #-48]
  405808:	udiv	w10, w8, w9
  40580c:	mul	w9, w10, w9
  405810:	subs	w8, w8, w9
  405814:	lsl	w8, w8, #1
  405818:	ldur	w9, [x29, #-100]
  40581c:	add	w8, w8, w9, asr #1
  405820:	str	w8, [sp, #200]
  405824:	ldur	w8, [x29, #-48]
  405828:	mov	w12, w8
  40582c:	ldur	x13, [x29, #-56]
  405830:	udiv	x12, x13, x12
  405834:	stur	x12, [x29, #-56]
  405838:	ldr	w8, [sp, #204]
  40583c:	ldur	w9, [x29, #-48]
  405840:	udiv	w8, w8, w9
  405844:	stur	w8, [x29, #-60]
  405848:	ldr	w8, [sp, #200]
  40584c:	ldur	w9, [x29, #-48]
  405850:	subs	w8, w8, w9
  405854:	b.cs	405878 <__fxstatat@plt+0x3958>  // b.hs, b.nlast
  405858:	b	40585c <__fxstatat@plt+0x393c>
  40585c:	ldr	w8, [sp, #200]
  405860:	ldur	w9, [x29, #-100]
  405864:	add	w8, w8, w9
  405868:	subs	w8, w8, #0x0
  40586c:	cset	w9, ne  // ne = any
  405870:	str	w9, [sp, #12]
  405874:	b	40589c <__fxstatat@plt+0x397c>
  405878:	ldur	w8, [x29, #-48]
  40587c:	ldr	w9, [sp, #200]
  405880:	ldur	w10, [x29, #-100]
  405884:	add	w9, w9, w10
  405888:	subs	w8, w8, w9
  40588c:	cset	w9, cc  // cc = lo, ul, last
  405890:	orr	w9, w9, #0x2
  405894:	str	w9, [sp, #12]
  405898:	b	40589c <__fxstatat@plt+0x397c>
  40589c:	ldr	w8, [sp, #12]
  4058a0:	stur	w8, [x29, #-100]
  4058a4:	ldur	w8, [x29, #-64]
  4058a8:	add	w8, w8, #0x1
  4058ac:	stur	w8, [x29, #-64]
  4058b0:	b	4058b4 <__fxstatat@plt+0x3994>
  4058b4:	ldur	w8, [x29, #-48]
  4058b8:	mov	w9, w8
  4058bc:	ldur	x10, [x29, #-56]
  4058c0:	mov	w0, wzr
  4058c4:	subs	x9, x9, x10
  4058c8:	str	w0, [sp, #8]
  4058cc:	b.hi	4058ec <__fxstatat@plt+0x39cc>  // b.pmore
  4058d0:	b	4058d4 <__fxstatat@plt+0x39b4>
  4058d4:	ldur	w8, [x29, #-64]
  4058d8:	ldur	w9, [x29, #-68]
  4058dc:	subs	w8, w8, w9
  4058e0:	cset	w9, lt  // lt = tstop
  4058e4:	str	w9, [sp, #8]
  4058e8:	b	4058ec <__fxstatat@plt+0x39cc>
  4058ec:	ldr	w8, [sp, #8]
  4058f0:	tbnz	w8, #0, 4057d0 <__fxstatat@plt+0x38b0>
  4058f4:	b	4058f8 <__fxstatat@plt+0x39d8>
  4058f8:	ldur	x8, [x29, #-56]
  4058fc:	subs	x8, x8, #0x9
  405900:	b.hi	405a04 <__fxstatat@plt+0x3ae4>  // b.pmore
  405904:	b	405908 <__fxstatat@plt+0x39e8>
  405908:	ldur	w8, [x29, #-44]
  40590c:	subs	w8, w8, #0x1
  405910:	b.ne	405934 <__fxstatat@plt+0x3a14>  // b.any
  405914:	b	405918 <__fxstatat@plt+0x39f8>
  405918:	ldur	w8, [x29, #-100]
  40591c:	ldur	w9, [x29, #-60]
  405920:	and	w9, w9, #0x1
  405924:	add	w8, w8, w9
  405928:	subs	w8, w8, #0x2
  40592c:	b.gt	405950 <__fxstatat@plt+0x3a30>
  405930:	b	405990 <__fxstatat@plt+0x3a70>
  405934:	ldur	w8, [x29, #-44]
  405938:	cbnz	w8, 405990 <__fxstatat@plt+0x3a70>
  40593c:	b	405940 <__fxstatat@plt+0x3a20>
  405940:	ldur	w8, [x29, #-100]
  405944:	subs	w8, w8, #0x1
  405948:	b.lt	405990 <__fxstatat@plt+0x3a70>  // b.tstop
  40594c:	b	405950 <__fxstatat@plt+0x3a30>
  405950:	ldur	w8, [x29, #-60]
  405954:	add	w8, w8, #0x1
  405958:	stur	w8, [x29, #-60]
  40595c:	mov	w8, wzr
  405960:	stur	w8, [x29, #-100]
  405964:	ldur	w8, [x29, #-60]
  405968:	subs	w8, w8, #0xa
  40596c:	b.ne	40598c <__fxstatat@plt+0x3a6c>  // b.any
  405970:	b	405974 <__fxstatat@plt+0x3a54>
  405974:	ldur	x8, [x29, #-56]
  405978:	add	x8, x8, #0x1
  40597c:	stur	x8, [x29, #-56]
  405980:	mov	w9, wzr
  405984:	stur	w9, [x29, #-60]
  405988:	b	40598c <__fxstatat@plt+0x3a6c>
  40598c:	b	405990 <__fxstatat@plt+0x3a70>
  405990:	ldur	x8, [x29, #-56]
  405994:	subs	x8, x8, #0x9
  405998:	b.hi	405a00 <__fxstatat@plt+0x3ae0>  // b.pmore
  40599c:	b	4059a0 <__fxstatat@plt+0x3a80>
  4059a0:	ldur	w8, [x29, #-60]
  4059a4:	cbnz	w8, 4059b8 <__fxstatat@plt+0x3a98>
  4059a8:	b	4059ac <__fxstatat@plt+0x3a8c>
  4059ac:	ldurb	w8, [x29, #-20]
  4059b0:	tbnz	w8, #3, 405a00 <__fxstatat@plt+0x3ae0>
  4059b4:	b	4059b8 <__fxstatat@plt+0x3a98>
  4059b8:	ldur	w8, [x29, #-60]
  4059bc:	add	w8, w8, #0x30
  4059c0:	ldur	x9, [x29, #-80]
  4059c4:	subs	x10, x9, #0x1
  4059c8:	stur	x10, [x29, #-80]
  4059cc:	sturb	w8, [x9, #-1]
  4059d0:	ldur	x9, [x29, #-120]
  4059d4:	ldur	x10, [x29, #-80]
  4059d8:	subs	x9, x10, x9
  4059dc:	stur	x9, [x29, #-80]
  4059e0:	ldur	x0, [x29, #-80]
  4059e4:	ldur	x1, [x29, #-112]
  4059e8:	ldur	x2, [x29, #-120]
  4059ec:	bl	401a40 <memcpy@plt>
  4059f0:	mov	w8, wzr
  4059f4:	stur	w8, [x29, #-100]
  4059f8:	stur	w8, [x29, #-60]
  4059fc:	b	405a00 <__fxstatat@plt+0x3ae0>
  405a00:	b	405a04 <__fxstatat@plt+0x3ae4>
  405a04:	b	405a08 <__fxstatat@plt+0x3ae8>
  405a08:	b	405a0c <__fxstatat@plt+0x3aec>
  405a0c:	ldur	w8, [x29, #-44]
  405a10:	subs	w8, w8, #0x1
  405a14:	b.ne	405a44 <__fxstatat@plt+0x3b24>  // b.any
  405a18:	b	405a1c <__fxstatat@plt+0x3afc>
  405a1c:	ldur	w8, [x29, #-60]
  405a20:	ldursw	x9, [x29, #-100]
  405a24:	ldur	x10, [x29, #-56]
  405a28:	and	x10, x10, #0x1
  405a2c:	add	x9, x9, x10
  405a30:	subs	x9, x9, #0x0
  405a34:	cinc	w8, w8, ne  // ne = any
  405a38:	subs	w8, w8, #0x5
  405a3c:	b.gt	405a68 <__fxstatat@plt+0x3b48>
  405a40:	b	405b10 <__fxstatat@plt+0x3bf0>
  405a44:	ldur	w8, [x29, #-44]
  405a48:	cbnz	w8, 405b10 <__fxstatat@plt+0x3bf0>
  405a4c:	b	405a50 <__fxstatat@plt+0x3b30>
  405a50:	ldur	w8, [x29, #-60]
  405a54:	ldur	w9, [x29, #-100]
  405a58:	add	w8, w8, w9
  405a5c:	subs	w8, w8, #0x1
  405a60:	b.lt	405b10 <__fxstatat@plt+0x3bf0>  // b.tstop
  405a64:	b	405a68 <__fxstatat@plt+0x3b48>
  405a68:	ldur	x8, [x29, #-56]
  405a6c:	add	x8, x8, #0x1
  405a70:	stur	x8, [x29, #-56]
  405a74:	ldurb	w9, [x29, #-20]
  405a78:	tbz	w9, #4, 405b0c <__fxstatat@plt+0x3bec>
  405a7c:	b	405a80 <__fxstatat@plt+0x3b60>
  405a80:	ldur	x8, [x29, #-56]
  405a84:	ldur	w9, [x29, #-48]
  405a88:	mov	w10, w9
  405a8c:	subs	x8, x8, x10
  405a90:	b.ne	405b0c <__fxstatat@plt+0x3bec>  // b.any
  405a94:	b	405a98 <__fxstatat@plt+0x3b78>
  405a98:	ldur	w8, [x29, #-64]
  405a9c:	ldur	w9, [x29, #-68]
  405aa0:	subs	w8, w8, w9
  405aa4:	b.ge	405b0c <__fxstatat@plt+0x3bec>  // b.tcont
  405aa8:	b	405aac <__fxstatat@plt+0x3b8c>
  405aac:	ldur	w8, [x29, #-64]
  405ab0:	add	w8, w8, #0x1
  405ab4:	stur	w8, [x29, #-64]
  405ab8:	ldurb	w8, [x29, #-20]
  405abc:	tbnz	w8, #3, 405afc <__fxstatat@plt+0x3bdc>
  405ac0:	b	405ac4 <__fxstatat@plt+0x3ba4>
  405ac4:	ldur	x8, [x29, #-80]
  405ac8:	subs	x9, x8, #0x1
  405acc:	stur	x9, [x29, #-80]
  405ad0:	mov	w10, #0x30                  	// #48
  405ad4:	sturb	w10, [x8, #-1]
  405ad8:	ldur	x8, [x29, #-120]
  405adc:	ldur	x9, [x29, #-80]
  405ae0:	subs	x8, x9, x8
  405ae4:	stur	x8, [x29, #-80]
  405ae8:	ldur	x0, [x29, #-80]
  405aec:	ldur	x1, [x29, #-112]
  405af0:	ldur	x2, [x29, #-120]
  405af4:	bl	401a40 <memcpy@plt>
  405af8:	b	405afc <__fxstatat@plt+0x3bdc>
  405afc:	mov	w8, #0x1                   	// #1
  405b00:	mov	w9, w8
  405b04:	stur	x9, [x29, #-56]
  405b08:	b	405b0c <__fxstatat@plt+0x3bec>
  405b0c:	b	405b10 <__fxstatat@plt+0x3bf0>
  405b10:	ldur	x8, [x29, #-80]
  405b14:	stur	x8, [x29, #-96]
  405b18:	b	405b1c <__fxstatat@plt+0x3bfc>
  405b1c:	ldur	x8, [x29, #-56]
  405b20:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405b24:	movk	x9, #0xcccd
  405b28:	umulh	x9, x8, x9
  405b2c:	lsr	x9, x9, #3
  405b30:	mov	w10, #0xa                   	// #10
  405b34:	mul	w9, w9, w10
  405b38:	subs	w8, w8, w9
  405b3c:	mov	w0, w8
  405b40:	str	w0, [sp, #196]
  405b44:	ldr	w8, [sp, #196]
  405b48:	add	w8, w8, #0x30
  405b4c:	ldur	x11, [x29, #-80]
  405b50:	subs	x12, x11, #0x1
  405b54:	stur	x12, [x29, #-80]
  405b58:	sturb	w8, [x11, #-1]
  405b5c:	b	405b60 <__fxstatat@plt+0x3c40>
  405b60:	ldur	x8, [x29, #-56]
  405b64:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405b68:	movk	x9, #0xcccd
  405b6c:	umulh	x8, x8, x9
  405b70:	lsr	x8, x8, #3
  405b74:	stur	x8, [x29, #-56]
  405b78:	cbnz	x8, 405b1c <__fxstatat@plt+0x3bfc>
  405b7c:	b	405b80 <__fxstatat@plt+0x3c60>
  405b80:	b	405b84 <__fxstatat@plt+0x3c64>
  405b84:	ldurb	w8, [x29, #-20]
  405b88:	tbz	w8, #2, 405bb4 <__fxstatat@plt+0x3c94>
  405b8c:	b	405b90 <__fxstatat@plt+0x3c70>
  405b90:	ldur	x8, [x29, #-80]
  405b94:	ldur	x9, [x29, #-96]
  405b98:	subs	x1, x9, x8
  405b9c:	ldur	x2, [x29, #-128]
  405ba0:	ldur	x3, [x29, #-136]
  405ba4:	mov	x0, x8
  405ba8:	bl	405e08 <__fxstatat@plt+0x3ee8>
  405bac:	stur	x0, [x29, #-80]
  405bb0:	b	405bb4 <__fxstatat@plt+0x3c94>
  405bb4:	ldurb	w8, [x29, #-20]
  405bb8:	tbz	w8, #7, 405d30 <__fxstatat@plt+0x3e10>
  405bbc:	b	405bc0 <__fxstatat@plt+0x3ca0>
  405bc0:	ldur	w8, [x29, #-64]
  405bc4:	tbz	w8, #31, 405c38 <__fxstatat@plt+0x3d18>
  405bc8:	b	405bcc <__fxstatat@plt+0x3cac>
  405bcc:	mov	w8, wzr
  405bd0:	stur	w8, [x29, #-64]
  405bd4:	mov	w8, #0x1                   	// #1
  405bd8:	mov	w9, w8
  405bdc:	str	x9, [sp, #184]
  405be0:	b	405be4 <__fxstatat@plt+0x3cc4>
  405be4:	ldr	x8, [sp, #184]
  405be8:	ldur	x9, [x29, #-40]
  405bec:	subs	x8, x8, x9
  405bf0:	b.cs	405c34 <__fxstatat@plt+0x3d14>  // b.hs, b.nlast
  405bf4:	b	405bf8 <__fxstatat@plt+0x3cd8>
  405bf8:	ldur	w8, [x29, #-64]
  405bfc:	add	w8, w8, #0x1
  405c00:	stur	w8, [x29, #-64]
  405c04:	ldur	w9, [x29, #-68]
  405c08:	subs	w8, w8, w9
  405c0c:	b.ne	405c18 <__fxstatat@plt+0x3cf8>  // b.any
  405c10:	b	405c14 <__fxstatat@plt+0x3cf4>
  405c14:	b	405c34 <__fxstatat@plt+0x3d14>
  405c18:	b	405c1c <__fxstatat@plt+0x3cfc>
  405c1c:	ldur	w8, [x29, #-48]
  405c20:	mov	w9, w8
  405c24:	ldr	x10, [sp, #184]
  405c28:	mul	x9, x10, x9
  405c2c:	str	x9, [sp, #184]
  405c30:	b	405be4 <__fxstatat@plt+0x3cc4>
  405c34:	b	405c38 <__fxstatat@plt+0x3d18>
  405c38:	ldur	w8, [x29, #-64]
  405c3c:	ldur	w9, [x29, #-20]
  405c40:	and	w9, w9, #0x100
  405c44:	orr	w8, w8, w9
  405c48:	cbz	w8, 405c74 <__fxstatat@plt+0x3d54>
  405c4c:	b	405c50 <__fxstatat@plt+0x3d30>
  405c50:	ldurb	w8, [x29, #-20]
  405c54:	tbz	w8, #6, 405c74 <__fxstatat@plt+0x3d54>
  405c58:	b	405c5c <__fxstatat@plt+0x3d3c>
  405c5c:	ldur	x8, [x29, #-88]
  405c60:	add	x9, x8, #0x1
  405c64:	stur	x9, [x29, #-88]
  405c68:	mov	w10, #0x20                  	// #32
  405c6c:	strb	w10, [x8]
  405c70:	b	405c74 <__fxstatat@plt+0x3d54>
  405c74:	ldur	w8, [x29, #-64]
  405c78:	cbz	w8, 405cd8 <__fxstatat@plt+0x3db8>
  405c7c:	b	405c80 <__fxstatat@plt+0x3d60>
  405c80:	ldurb	w8, [x29, #-20]
  405c84:	tbnz	w8, #5, 405ca8 <__fxstatat@plt+0x3d88>
  405c88:	b	405c8c <__fxstatat@plt+0x3d6c>
  405c8c:	ldur	w8, [x29, #-64]
  405c90:	subs	w8, w8, #0x1
  405c94:	b.ne	405ca8 <__fxstatat@plt+0x3d88>  // b.any
  405c98:	b	405c9c <__fxstatat@plt+0x3d7c>
  405c9c:	mov	w8, #0x6b                  	// #107
  405ca0:	str	w8, [sp, #4]
  405ca4:	b	405cc0 <__fxstatat@plt+0x3da0>
  405ca8:	ldursw	x8, [x29, #-64]
  405cac:	adrp	x9, 40f000 <__fxstatat@plt+0xd0e0>
  405cb0:	add	x9, x9, #0x2a8
  405cb4:	ldrb	w10, [x9, x8]
  405cb8:	str	w10, [sp, #4]
  405cbc:	b	405cc0 <__fxstatat@plt+0x3da0>
  405cc0:	ldr	w8, [sp, #4]
  405cc4:	ldur	x9, [x29, #-88]
  405cc8:	add	x10, x9, #0x1
  405ccc:	stur	x10, [x29, #-88]
  405cd0:	strb	w8, [x9]
  405cd4:	b	405cd8 <__fxstatat@plt+0x3db8>
  405cd8:	ldurb	w8, [x29, #-19]
  405cdc:	tbz	w8, #0, 405d2c <__fxstatat@plt+0x3e0c>
  405ce0:	b	405ce4 <__fxstatat@plt+0x3dc4>
  405ce4:	ldurb	w8, [x29, #-20]
  405ce8:	tbz	w8, #5, 405d14 <__fxstatat@plt+0x3df4>
  405cec:	b	405cf0 <__fxstatat@plt+0x3dd0>
  405cf0:	ldur	w8, [x29, #-64]
  405cf4:	cbz	w8, 405d14 <__fxstatat@plt+0x3df4>
  405cf8:	b	405cfc <__fxstatat@plt+0x3ddc>
  405cfc:	ldur	x8, [x29, #-88]
  405d00:	add	x9, x8, #0x1
  405d04:	stur	x9, [x29, #-88]
  405d08:	mov	w10, #0x69                  	// #105
  405d0c:	strb	w10, [x8]
  405d10:	b	405d14 <__fxstatat@plt+0x3df4>
  405d14:	ldur	x8, [x29, #-88]
  405d18:	add	x9, x8, #0x1
  405d1c:	stur	x9, [x29, #-88]
  405d20:	mov	w10, #0x42                  	// #66
  405d24:	strb	w10, [x8]
  405d28:	b	405d2c <__fxstatat@plt+0x3e0c>
  405d2c:	b	405d30 <__fxstatat@plt+0x3e10>
  405d30:	ldur	x8, [x29, #-88]
  405d34:	mov	w9, wzr
  405d38:	strb	w9, [x8]
  405d3c:	ldur	x0, [x29, #-80]
  405d40:	ldr	x28, [sp, #480]
  405d44:	ldp	x29, x30, [sp, #464]
  405d48:	add	sp, sp, #0x1f0
  405d4c:	ret
  405d50:	sub	sp, sp, #0x50
  405d54:	stp	x29, x30, [sp, #64]
  405d58:	add	x29, sp, #0x40
  405d5c:	stur	w0, [x29, #-4]
  405d60:	str	q0, [sp, #32]
  405d64:	ldur	w8, [x29, #-4]
  405d68:	subs	w8, w8, #0x1
  405d6c:	b.eq	405df8 <__fxstatat@plt+0x3ed8>  // b.none
  405d70:	b	405d74 <__fxstatat@plt+0x3e54>
  405d74:	ldr	q0, [sp, #32]
  405d78:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  405d7c:	ldr	q1, [x8, #576]
  405d80:	bl	40d200 <__fxstatat@plt+0xb2e0>
  405d84:	subs	w9, w0, #0x0
  405d88:	b.ge	405df8 <__fxstatat@plt+0x3ed8>  // b.tcont
  405d8c:	b	405d90 <__fxstatat@plt+0x3e70>
  405d90:	ldr	q0, [sp, #32]
  405d94:	bl	40db90 <__fxstatat@plt+0xbc70>
  405d98:	str	x0, [sp, #24]
  405d9c:	ldr	x8, [sp, #24]
  405da0:	ldur	w9, [x29, #-4]
  405da4:	mov	w1, wzr
  405da8:	str	x8, [sp, #16]
  405dac:	str	w1, [sp, #12]
  405db0:	cbnz	w9, 405dd8 <__fxstatat@plt+0x3eb8>
  405db4:	b	405db8 <__fxstatat@plt+0x3e98>
  405db8:	ldr	x0, [sp, #24]
  405dbc:	bl	40dcb0 <__fxstatat@plt+0xbd90>
  405dc0:	ldr	q1, [sp, #32]
  405dc4:	bl	40d0f8 <__fxstatat@plt+0xb1d8>
  405dc8:	subs	w8, w0, #0x0
  405dcc:	cset	w9, ne  // ne = any
  405dd0:	str	w9, [sp, #12]
  405dd4:	b	405dd8 <__fxstatat@plt+0x3eb8>
  405dd8:	ldr	w0, [sp, #12]
  405ddc:	mov	w1, w0
  405de0:	and	x8, x1, #0x1
  405de4:	ldr	x9, [sp, #16]
  405de8:	add	x0, x9, x8
  405dec:	bl	40dcb0 <__fxstatat@plt+0xbd90>
  405df0:	str	q0, [sp, #32]
  405df4:	b	405df8 <__fxstatat@plt+0x3ed8>
  405df8:	ldr	q0, [sp, #32]
  405dfc:	ldp	x29, x30, [sp, #64]
  405e00:	add	sp, sp, #0x50
  405e04:	ret
  405e08:	sub	sp, sp, #0x90
  405e0c:	stp	x29, x30, [sp, #128]
  405e10:	add	x29, sp, #0x80
  405e14:	mov	x8, #0xffffffffffffffff    	// #-1
  405e18:	add	x9, sp, #0x17
  405e1c:	stur	x0, [x29, #-8]
  405e20:	stur	x1, [x29, #-16]
  405e24:	stur	x2, [x29, #-24]
  405e28:	stur	x3, [x29, #-32]
  405e2c:	stur	x8, [x29, #-48]
  405e30:	ldur	x0, [x29, #-32]
  405e34:	str	x9, [sp, #8]
  405e38:	bl	401a70 <strlen@plt>
  405e3c:	stur	x0, [x29, #-56]
  405e40:	ldur	x8, [x29, #-16]
  405e44:	str	x8, [sp, #64]
  405e48:	ldur	x1, [x29, #-8]
  405e4c:	ldur	x2, [x29, #-16]
  405e50:	ldr	x0, [sp, #8]
  405e54:	bl	401a40 <memcpy@plt>
  405e58:	ldur	x8, [x29, #-8]
  405e5c:	ldur	x9, [x29, #-16]
  405e60:	add	x8, x8, x9
  405e64:	stur	x8, [x29, #-40]
  405e68:	ldur	x8, [x29, #-24]
  405e6c:	ldrb	w9, [x8]
  405e70:	strb	w9, [sp, #22]
  405e74:	ldrb	w9, [sp, #22]
  405e78:	cbz	w9, 405eb4 <__fxstatat@plt+0x3f94>
  405e7c:	ldrb	w8, [sp, #22]
  405e80:	cmp	w8, #0xff
  405e84:	b.ge	405e98 <__fxstatat@plt+0x3f78>  // b.tcont
  405e88:	ldrb	w8, [sp, #22]
  405e8c:	mov	w0, w8
  405e90:	str	x0, [sp]
  405e94:	b	405ea0 <__fxstatat@plt+0x3f80>
  405e98:	ldr	x8, [sp, #64]
  405e9c:	str	x8, [sp]
  405ea0:	ldr	x8, [sp]
  405ea4:	stur	x8, [x29, #-48]
  405ea8:	ldur	x8, [x29, #-24]
  405eac:	add	x8, x8, #0x1
  405eb0:	stur	x8, [x29, #-24]
  405eb4:	ldr	x8, [sp, #64]
  405eb8:	ldur	x9, [x29, #-48]
  405ebc:	cmp	x8, x9
  405ec0:	b.cs	405ecc <__fxstatat@plt+0x3fac>  // b.hs, b.nlast
  405ec4:	ldr	x8, [sp, #64]
  405ec8:	stur	x8, [x29, #-48]
  405ecc:	ldur	x8, [x29, #-48]
  405ed0:	ldur	x9, [x29, #-40]
  405ed4:	mov	x10, xzr
  405ed8:	subs	x8, x10, x8
  405edc:	add	x8, x9, x8
  405ee0:	stur	x8, [x29, #-40]
  405ee4:	ldur	x8, [x29, #-48]
  405ee8:	ldr	x9, [sp, #64]
  405eec:	subs	x8, x9, x8
  405ef0:	str	x8, [sp, #64]
  405ef4:	ldur	x0, [x29, #-40]
  405ef8:	ldr	x8, [sp, #64]
  405efc:	add	x9, sp, #0x17
  405f00:	add	x1, x9, x8
  405f04:	ldur	x2, [x29, #-48]
  405f08:	bl	401a40 <memcpy@plt>
  405f0c:	ldr	x8, [sp, #64]
  405f10:	cbnz	x8, 405f24 <__fxstatat@plt+0x4004>
  405f14:	ldur	x0, [x29, #-40]
  405f18:	ldp	x29, x30, [sp, #128]
  405f1c:	add	sp, sp, #0x90
  405f20:	ret
  405f24:	ldur	x8, [x29, #-56]
  405f28:	ldur	x9, [x29, #-40]
  405f2c:	mov	x10, xzr
  405f30:	subs	x8, x10, x8
  405f34:	add	x8, x9, x8
  405f38:	stur	x8, [x29, #-40]
  405f3c:	ldur	x0, [x29, #-40]
  405f40:	ldur	x1, [x29, #-32]
  405f44:	ldur	x2, [x29, #-56]
  405f48:	bl	401a40 <memcpy@plt>
  405f4c:	b	405e68 <__fxstatat@plt+0x3f48>
  405f50:	sub	sp, sp, #0x30
  405f54:	stp	x29, x30, [sp, #32]
  405f58:	add	x29, sp, #0x20
  405f5c:	stur	x0, [x29, #-8]
  405f60:	str	x1, [sp, #16]
  405f64:	str	x2, [sp, #8]
  405f68:	ldur	x0, [x29, #-8]
  405f6c:	ldr	x1, [sp, #8]
  405f70:	ldr	x2, [sp, #16]
  405f74:	bl	405fac <__fxstatat@plt+0x408c>
  405f78:	str	w0, [sp, #4]
  405f7c:	ldr	x8, [sp, #8]
  405f80:	ldr	x8, [x8]
  405f84:	cbnz	x8, 405f9c <__fxstatat@plt+0x407c>
  405f88:	bl	4061a4 <__fxstatat@plt+0x4284>
  405f8c:	ldr	x8, [sp, #8]
  405f90:	str	x0, [x8]
  405f94:	mov	w9, #0x4                   	// #4
  405f98:	str	w9, [sp, #4]
  405f9c:	ldr	w0, [sp, #4]
  405fa0:	ldp	x29, x30, [sp, #32]
  405fa4:	add	sp, sp, #0x30
  405fa8:	ret
  405fac:	sub	sp, sp, #0x50
  405fb0:	stp	x29, x30, [sp, #64]
  405fb4:	add	x29, sp, #0x40
  405fb8:	stur	x0, [x29, #-16]
  405fbc:	stur	x1, [x29, #-24]
  405fc0:	str	x2, [sp, #32]
  405fc4:	str	wzr, [sp, #24]
  405fc8:	ldur	x8, [x29, #-16]
  405fcc:	cbnz	x8, 406008 <__fxstatat@plt+0x40e8>
  405fd0:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  405fd4:	add	x0, x0, #0x25c
  405fd8:	bl	401ec0 <getenv@plt>
  405fdc:	stur	x0, [x29, #-16]
  405fe0:	cbnz	x0, 406008 <__fxstatat@plt+0x40e8>
  405fe4:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  405fe8:	add	x0, x0, #0x267
  405fec:	bl	401ec0 <getenv@plt>
  405ff0:	stur	x0, [x29, #-16]
  405ff4:	cbnz	x0, 406008 <__fxstatat@plt+0x40e8>
  405ff8:	bl	4061a4 <__fxstatat@plt+0x4284>
  405ffc:	ldur	x8, [x29, #-24]
  406000:	str	x0, [x8]
  406004:	b	406184 <__fxstatat@plt+0x4264>
  406008:	ldur	x8, [x29, #-16]
  40600c:	ldrb	w9, [x8]
  406010:	cmp	w9, #0x27
  406014:	b.ne	406030 <__fxstatat@plt+0x4110>  // b.any
  406018:	ldr	w8, [sp, #24]
  40601c:	orr	w8, w8, #0x4
  406020:	str	w8, [sp, #24]
  406024:	ldur	x9, [x29, #-16]
  406028:	add	x9, x9, #0x1
  40602c:	stur	x9, [x29, #-16]
  406030:	ldur	x0, [x29, #-16]
  406034:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  406038:	add	x1, x1, #0x2b8
  40603c:	adrp	x2, 40f000 <__fxstatat@plt+0xd0e0>
  406040:	add	x2, x2, #0x2d0
  406044:	mov	x3, #0x4                   	// #4
  406048:	bl	404870 <__fxstatat@plt+0x2950>
  40604c:	str	w0, [sp, #28]
  406050:	mov	w8, wzr
  406054:	cmp	w8, w0
  406058:	cset	w8, gt
  40605c:	tbnz	w8, #0, 40608c <__fxstatat@plt+0x416c>
  406060:	ldrsw	x8, [sp, #28]
  406064:	adrp	x9, 40f000 <__fxstatat@plt+0xd0e0>
  406068:	add	x9, x9, #0x2d0
  40606c:	ldr	w10, [x9, x8, lsl #2]
  406070:	ldr	w11, [sp, #24]
  406074:	orr	w10, w11, w10
  406078:	str	w10, [sp, #24]
  40607c:	ldur	x8, [x29, #-24]
  406080:	mov	x9, #0x1                   	// #1
  406084:	str	x9, [x8]
  406088:	b	406184 <__fxstatat@plt+0x4264>
  40608c:	ldur	x0, [x29, #-16]
  406090:	ldur	x3, [x29, #-24]
  406094:	add	x1, sp, #0x10
  406098:	mov	w8, wzr
  40609c:	mov	w2, w8
  4060a0:	adrp	x4, 40f000 <__fxstatat@plt+0xd0e0>
  4060a4:	add	x4, x4, #0x271
  4060a8:	bl	40b0bc <__fxstatat@plt+0x919c>
  4060ac:	str	w0, [sp, #12]
  4060b0:	ldr	w8, [sp, #12]
  4060b4:	cbz	w8, 4060cc <__fxstatat@plt+0x41ac>
  4060b8:	ldr	x8, [sp, #32]
  4060bc:	str	wzr, [x8]
  4060c0:	ldr	w9, [sp, #12]
  4060c4:	stur	w9, [x29, #-4]
  4060c8:	b	406194 <__fxstatat@plt+0x4274>
  4060cc:	ldur	x8, [x29, #-16]
  4060d0:	ldrb	w9, [x8]
  4060d4:	mov	w10, #0x30                  	// #48
  4060d8:	mov	w11, #0x0                   	// #0
  4060dc:	cmp	w10, w9
  4060e0:	str	w11, [sp, #8]
  4060e4:	b.gt	4060fc <__fxstatat@plt+0x41dc>
  4060e8:	ldur	x8, [x29, #-16]
  4060ec:	ldrb	w9, [x8]
  4060f0:	cmp	w9, #0x39
  4060f4:	cset	w9, le
  4060f8:	str	w9, [sp, #8]
  4060fc:	ldr	w8, [sp, #8]
  406100:	eor	w8, w8, #0x1
  406104:	tbnz	w8, #0, 40610c <__fxstatat@plt+0x41ec>
  406108:	b	406184 <__fxstatat@plt+0x4264>
  40610c:	ldur	x8, [x29, #-16]
  406110:	ldr	x9, [sp, #16]
  406114:	cmp	x8, x9
  406118:	b.ne	406174 <__fxstatat@plt+0x4254>  // b.any
  40611c:	ldr	w8, [sp, #24]
  406120:	orr	w8, w8, #0x80
  406124:	str	w8, [sp, #24]
  406128:	ldr	x9, [sp, #16]
  40612c:	ldurb	w8, [x9, #-1]
  406130:	cmp	w8, #0x42
  406134:	b.ne	406144 <__fxstatat@plt+0x4224>  // b.any
  406138:	ldr	w8, [sp, #24]
  40613c:	orr	w8, w8, #0x100
  406140:	str	w8, [sp, #24]
  406144:	ldr	x8, [sp, #16]
  406148:	ldurb	w9, [x8, #-1]
  40614c:	cmp	w9, #0x42
  406150:	b.ne	406164 <__fxstatat@plt+0x4244>  // b.any
  406154:	ldr	x8, [sp, #16]
  406158:	ldurb	w9, [x8, #-2]
  40615c:	cmp	w9, #0x69
  406160:	b.ne	406170 <__fxstatat@plt+0x4250>  // b.any
  406164:	ldr	w8, [sp, #24]
  406168:	orr	w8, w8, #0x20
  40616c:	str	w8, [sp, #24]
  406170:	b	406184 <__fxstatat@plt+0x4264>
  406174:	ldur	x8, [x29, #-16]
  406178:	add	x8, x8, #0x1
  40617c:	stur	x8, [x29, #-16]
  406180:	b	4060cc <__fxstatat@plt+0x41ac>
  406184:	ldr	w8, [sp, #24]
  406188:	ldr	x9, [sp, #32]
  40618c:	str	w8, [x9]
  406190:	stur	wzr, [x29, #-4]
  406194:	ldur	w0, [x29, #-4]
  406198:	ldp	x29, x30, [sp, #64]
  40619c:	add	sp, sp, #0x50
  4061a0:	ret
  4061a4:	sub	sp, sp, #0x20
  4061a8:	stp	x29, x30, [sp, #16]
  4061ac:	add	x29, sp, #0x10
  4061b0:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4061b4:	add	x0, x0, #0x295
  4061b8:	mov	w8, #0x200                 	// #512
  4061bc:	mov	w9, #0x400                 	// #1024
  4061c0:	stur	w8, [x29, #-4]
  4061c4:	str	w9, [sp, #8]
  4061c8:	bl	401ec0 <getenv@plt>
  4061cc:	cmp	x0, #0x0
  4061d0:	ldur	w8, [x29, #-4]
  4061d4:	ldr	w9, [sp, #8]
  4061d8:	csel	w10, w8, w9, ne  // ne = any
  4061dc:	mov	w0, w10
  4061e0:	sxtw	x0, w0
  4061e4:	ldp	x29, x30, [sp, #16]
  4061e8:	add	sp, sp, #0x20
  4061ec:	ret
  4061f0:	sub	sp, sp, #0x20
  4061f4:	mov	w8, #0x0                   	// #0
  4061f8:	str	x0, [sp, #24]
  4061fc:	str	x1, [sp, #16]
  406200:	ldr	x9, [sp, #16]
  406204:	add	x9, x9, #0x14
  406208:	str	x9, [sp, #8]
  40620c:	ldr	x9, [sp, #8]
  406210:	strb	w8, [x9]
  406214:	ldr	x9, [sp, #24]
  406218:	cmp	x9, #0x0
  40621c:	cset	w8, cs  // cs = hs, nlast
  406220:	tbnz	w8, #0, 406284 <__fxstatat@plt+0x4364>
  406224:	ldr	x8, [sp, #24]
  406228:	mov	x9, #0xa                   	// #10
  40622c:	udiv	x10, x8, x9
  406230:	mul	x9, x10, x9
  406234:	subs	x8, x8, x9
  406238:	mov	x9, #0x30                  	// #48
  40623c:	subs	x8, x9, x8
  406240:	ldr	x9, [sp, #8]
  406244:	mov	x10, #0xffffffffffffffff    	// #-1
  406248:	add	x9, x9, x10
  40624c:	str	x9, [sp, #8]
  406250:	strb	w8, [x9]
  406254:	ldr	x8, [sp, #24]
  406258:	mov	x9, #0xa                   	// #10
  40625c:	udiv	x8, x8, x9
  406260:	str	x8, [sp, #24]
  406264:	cbnz	x8, 406224 <__fxstatat@plt+0x4304>
  406268:	ldr	x8, [sp, #8]
  40626c:	mov	x9, #0xffffffffffffffff    	// #-1
  406270:	add	x8, x8, x9
  406274:	str	x8, [sp, #8]
  406278:	mov	w10, #0x2d                  	// #45
  40627c:	strb	w10, [x8]
  406280:	b	4062c4 <__fxstatat@plt+0x43a4>
  406284:	ldr	x8, [sp, #24]
  406288:	mov	x9, #0xa                   	// #10
  40628c:	udiv	x10, x8, x9
  406290:	mul	x9, x10, x9
  406294:	subs	x8, x8, x9
  406298:	add	x8, x8, #0x30
  40629c:	ldr	x9, [sp, #8]
  4062a0:	mov	x10, #0xffffffffffffffff    	// #-1
  4062a4:	add	x9, x9, x10
  4062a8:	str	x9, [sp, #8]
  4062ac:	strb	w8, [x9]
  4062b0:	ldr	x8, [sp, #24]
  4062b4:	mov	x9, #0xa                   	// #10
  4062b8:	udiv	x8, x8, x9
  4062bc:	str	x8, [sp, #24]
  4062c0:	cbnz	x8, 406284 <__fxstatat@plt+0x4364>
  4062c4:	ldr	x0, [sp, #8]
  4062c8:	add	sp, sp, #0x20
  4062cc:	ret
  4062d0:	sub	sp, sp, #0x30
  4062d4:	stp	x29, x30, [sp, #32]
  4062d8:	add	x29, sp, #0x20
  4062dc:	stur	x0, [x29, #-8]
  4062e0:	ldur	x8, [x29, #-8]
  4062e4:	cbnz	x8, 406304 <__fxstatat@plt+0x43e4>
  4062e8:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  4062ec:	add	x8, x8, #0x308
  4062f0:	ldr	x1, [x8]
  4062f4:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  4062f8:	add	x0, x0, #0x2d8
  4062fc:	bl	401a80 <fputs@plt>
  406300:	bl	401ce0 <abort@plt>
  406304:	ldur	x0, [x29, #-8]
  406308:	mov	w1, #0x2f                  	// #47
  40630c:	bl	401ca0 <strrchr@plt>
  406310:	str	x0, [sp, #16]
  406314:	ldr	x8, [sp, #16]
  406318:	cbz	x8, 40632c <__fxstatat@plt+0x440c>
  40631c:	ldr	x8, [sp, #16]
  406320:	add	x8, x8, #0x1
  406324:	str	x8, [sp]
  406328:	b	406334 <__fxstatat@plt+0x4414>
  40632c:	ldur	x8, [x29, #-8]
  406330:	str	x8, [sp]
  406334:	ldr	x8, [sp]
  406338:	str	x8, [sp, #8]
  40633c:	ldr	x8, [sp, #8]
  406340:	ldur	x9, [x29, #-8]
  406344:	subs	x8, x8, x9
  406348:	cmp	x8, #0x7
  40634c:	b.lt	4063ac <__fxstatat@plt+0x448c>  // b.tstop
  406350:	ldr	x8, [sp, #8]
  406354:	mov	x9, #0xfffffffffffffff9    	// #-7
  406358:	add	x0, x8, x9
  40635c:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  406360:	add	x1, x1, #0x310
  406364:	mov	x2, #0x7                   	// #7
  406368:	bl	401c00 <strncmp@plt>
  40636c:	cbnz	w0, 4063ac <__fxstatat@plt+0x448c>
  406370:	ldr	x8, [sp, #8]
  406374:	stur	x8, [x29, #-8]
  406378:	ldr	x0, [sp, #8]
  40637c:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  406380:	add	x1, x1, #0x318
  406384:	mov	x2, #0x3                   	// #3
  406388:	bl	401c00 <strncmp@plt>
  40638c:	cbnz	w0, 4063ac <__fxstatat@plt+0x448c>
  406390:	ldr	x8, [sp, #8]
  406394:	add	x8, x8, #0x3
  406398:	stur	x8, [x29, #-8]
  40639c:	ldur	x8, [x29, #-8]
  4063a0:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  4063a4:	add	x9, x9, #0x328
  4063a8:	str	x8, [x9]
  4063ac:	ldur	x8, [x29, #-8]
  4063b0:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  4063b4:	add	x9, x9, #0x350
  4063b8:	str	x8, [x9]
  4063bc:	ldur	x8, [x29, #-8]
  4063c0:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  4063c4:	add	x9, x9, #0x300
  4063c8:	str	x8, [x9]
  4063cc:	ldp	x29, x30, [sp, #32]
  4063d0:	add	sp, sp, #0x30
  4063d4:	ret
  4063d8:	sub	sp, sp, #0x40
  4063dc:	stp	x29, x30, [sp, #48]
  4063e0:	add	x29, sp, #0x30
  4063e4:	stur	x0, [x29, #-8]
  4063e8:	bl	401eb0 <__errno_location@plt>
  4063ec:	ldr	w8, [x0]
  4063f0:	stur	w8, [x29, #-12]
  4063f4:	ldur	x9, [x29, #-8]
  4063f8:	cbz	x9, 406408 <__fxstatat@plt+0x44e8>
  4063fc:	ldur	x8, [x29, #-8]
  406400:	str	x8, [sp, #16]
  406404:	b	406414 <__fxstatat@plt+0x44f4>
  406408:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  40640c:	add	x8, x8, #0x358
  406410:	str	x8, [sp, #16]
  406414:	ldr	x8, [sp, #16]
  406418:	mov	x0, x8
  40641c:	mov	x1, #0x38                  	// #56
  406420:	bl	40ae18 <__fxstatat@plt+0x8ef8>
  406424:	str	x0, [sp, #24]
  406428:	ldur	w9, [x29, #-12]
  40642c:	str	w9, [sp, #12]
  406430:	bl	401eb0 <__errno_location@plt>
  406434:	ldr	w9, [sp, #12]
  406438:	str	w9, [x0]
  40643c:	ldr	x0, [sp, #24]
  406440:	ldp	x29, x30, [sp, #48]
  406444:	add	sp, sp, #0x40
  406448:	ret
  40644c:	sub	sp, sp, #0x10
  406450:	str	x0, [sp, #8]
  406454:	ldr	x8, [sp, #8]
  406458:	cbz	x8, 406468 <__fxstatat@plt+0x4548>
  40645c:	ldr	x8, [sp, #8]
  406460:	str	x8, [sp]
  406464:	b	406474 <__fxstatat@plt+0x4554>
  406468:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  40646c:	add	x8, x8, #0x358
  406470:	str	x8, [sp]
  406474:	ldr	x8, [sp]
  406478:	ldr	w0, [x8]
  40647c:	add	sp, sp, #0x10
  406480:	ret
  406484:	sub	sp, sp, #0x20
  406488:	str	x0, [sp, #24]
  40648c:	str	w1, [sp, #20]
  406490:	ldr	w8, [sp, #20]
  406494:	ldr	x9, [sp, #24]
  406498:	str	w8, [sp, #16]
  40649c:	cbz	x9, 4064ac <__fxstatat@plt+0x458c>
  4064a0:	ldr	x8, [sp, #24]
  4064a4:	str	x8, [sp, #8]
  4064a8:	b	4064b8 <__fxstatat@plt+0x4598>
  4064ac:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  4064b0:	add	x8, x8, #0x358
  4064b4:	str	x8, [sp, #8]
  4064b8:	ldr	x8, [sp, #8]
  4064bc:	ldr	w9, [sp, #16]
  4064c0:	str	w9, [x8]
  4064c4:	add	sp, sp, #0x20
  4064c8:	ret
  4064cc:	sub	sp, sp, #0x30
  4064d0:	str	x0, [sp, #40]
  4064d4:	strb	w1, [sp, #39]
  4064d8:	str	w2, [sp, #32]
  4064dc:	ldrb	w8, [sp, #39]
  4064e0:	strb	w8, [sp, #31]
  4064e4:	ldr	x9, [sp, #40]
  4064e8:	cbz	x9, 4064f8 <__fxstatat@plt+0x45d8>
  4064ec:	ldr	x8, [sp, #40]
  4064f0:	str	x8, [sp]
  4064f4:	b	406504 <__fxstatat@plt+0x45e4>
  4064f8:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  4064fc:	add	x8, x8, #0x358
  406500:	str	x8, [sp]
  406504:	ldr	x8, [sp]
  406508:	add	x8, x8, #0x8
  40650c:	ldrb	w9, [sp, #31]
  406510:	mov	w10, w9
  406514:	mov	x11, #0x20                  	// #32
  406518:	udiv	x10, x10, x11
  40651c:	mov	x12, #0x4                   	// #4
  406520:	mul	x10, x12, x10
  406524:	add	x8, x8, x10
  406528:	str	x8, [sp, #16]
  40652c:	ldrb	w9, [sp, #31]
  406530:	mov	w8, w9
  406534:	udiv	x10, x8, x11
  406538:	mul	x10, x10, x11
  40653c:	subs	x8, x8, x10
  406540:	str	w8, [sp, #12]
  406544:	ldr	x10, [sp, #16]
  406548:	ldr	w8, [x10]
  40654c:	ldr	w9, [sp, #12]
  406550:	lsr	w8, w8, w9
  406554:	and	w8, w8, #0x1
  406558:	str	w8, [sp, #8]
  40655c:	ldr	w8, [sp, #32]
  406560:	and	w8, w8, #0x1
  406564:	ldr	w9, [sp, #8]
  406568:	eor	w8, w8, w9
  40656c:	ldr	w9, [sp, #12]
  406570:	lsl	w8, w8, w9
  406574:	ldr	x10, [sp, #16]
  406578:	ldr	w9, [x10]
  40657c:	eor	w8, w9, w8
  406580:	str	w8, [x10]
  406584:	ldr	w0, [sp, #8]
  406588:	add	sp, sp, #0x30
  40658c:	ret
  406590:	sub	sp, sp, #0x10
  406594:	str	x0, [sp, #8]
  406598:	str	w1, [sp, #4]
  40659c:	ldr	x8, [sp, #8]
  4065a0:	cbnz	x8, 4065b0 <__fxstatat@plt+0x4690>
  4065a4:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  4065a8:	add	x8, x8, #0x358
  4065ac:	str	x8, [sp, #8]
  4065b0:	ldr	x8, [sp, #8]
  4065b4:	ldr	w9, [x8, #4]
  4065b8:	str	w9, [sp]
  4065bc:	ldr	w9, [sp, #4]
  4065c0:	ldr	x8, [sp, #8]
  4065c4:	str	w9, [x8, #4]
  4065c8:	ldr	w0, [sp]
  4065cc:	add	sp, sp, #0x10
  4065d0:	ret
  4065d4:	sub	sp, sp, #0x30
  4065d8:	stp	x29, x30, [sp, #32]
  4065dc:	add	x29, sp, #0x20
  4065e0:	stur	x0, [x29, #-8]
  4065e4:	str	x1, [sp, #16]
  4065e8:	str	x2, [sp, #8]
  4065ec:	ldur	x8, [x29, #-8]
  4065f0:	cbnz	x8, 406600 <__fxstatat@plt+0x46e0>
  4065f4:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  4065f8:	add	x8, x8, #0x358
  4065fc:	stur	x8, [x29, #-8]
  406600:	ldur	x8, [x29, #-8]
  406604:	mov	w9, #0xa                   	// #10
  406608:	str	w9, [x8]
  40660c:	ldr	x8, [sp, #16]
  406610:	cbz	x8, 40661c <__fxstatat@plt+0x46fc>
  406614:	ldr	x8, [sp, #8]
  406618:	cbnz	x8, 406620 <__fxstatat@plt+0x4700>
  40661c:	bl	401ce0 <abort@plt>
  406620:	ldr	x8, [sp, #16]
  406624:	ldur	x9, [x29, #-8]
  406628:	str	x8, [x9, #40]
  40662c:	ldr	x8, [sp, #8]
  406630:	ldur	x9, [x29, #-8]
  406634:	str	x8, [x9, #48]
  406638:	ldp	x29, x30, [sp, #32]
  40663c:	add	sp, sp, #0x30
  406640:	ret
  406644:	sub	sp, sp, #0x70
  406648:	stp	x29, x30, [sp, #96]
  40664c:	add	x29, sp, #0x60
  406650:	stur	x0, [x29, #-8]
  406654:	stur	x1, [x29, #-16]
  406658:	stur	x2, [x29, #-24]
  40665c:	stur	x3, [x29, #-32]
  406660:	stur	x4, [x29, #-40]
  406664:	ldur	x8, [x29, #-40]
  406668:	cbz	x8, 406678 <__fxstatat@plt+0x4758>
  40666c:	ldur	x8, [x29, #-40]
  406670:	str	x8, [sp, #24]
  406674:	b	406684 <__fxstatat@plt+0x4764>
  406678:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  40667c:	add	x8, x8, #0x358
  406680:	str	x8, [sp, #24]
  406684:	ldr	x8, [sp, #24]
  406688:	str	x8, [sp, #48]
  40668c:	bl	401eb0 <__errno_location@plt>
  406690:	ldr	w9, [x0]
  406694:	str	w9, [sp, #44]
  406698:	ldur	x0, [x29, #-8]
  40669c:	ldur	x1, [x29, #-16]
  4066a0:	ldur	x2, [x29, #-24]
  4066a4:	ldur	x3, [x29, #-32]
  4066a8:	ldr	x8, [sp, #48]
  4066ac:	ldr	w4, [x8]
  4066b0:	ldr	x8, [sp, #48]
  4066b4:	ldr	w5, [x8, #4]
  4066b8:	ldr	x8, [sp, #48]
  4066bc:	add	x6, x8, #0x8
  4066c0:	ldr	x8, [sp, #48]
  4066c4:	ldr	x7, [x8, #40]
  4066c8:	ldr	x8, [sp, #48]
  4066cc:	ldr	x8, [x8, #48]
  4066d0:	mov	x10, sp
  4066d4:	str	x8, [x10]
  4066d8:	bl	406704 <__fxstatat@plt+0x47e4>
  4066dc:	str	x0, [sp, #32]
  4066e0:	ldr	w9, [sp, #44]
  4066e4:	str	w9, [sp, #20]
  4066e8:	bl	401eb0 <__errno_location@plt>
  4066ec:	ldr	w9, [sp, #20]
  4066f0:	str	w9, [x0]
  4066f4:	ldr	x0, [sp, #32]
  4066f8:	ldp	x29, x30, [sp, #96]
  4066fc:	add	sp, sp, #0x70
  406700:	ret
  406704:	sub	sp, sp, #0x130
  406708:	stp	x29, x30, [sp, #272]
  40670c:	str	x28, [sp, #288]
  406710:	add	x29, sp, #0x110
  406714:	ldr	x8, [x29, #32]
  406718:	mov	x9, xzr
  40671c:	mov	w10, #0x0                   	// #0
  406720:	mov	w11, #0x1                   	// #1
  406724:	mov	w12, #0x1                   	// #1
  406728:	stur	x0, [x29, #-16]
  40672c:	stur	x1, [x29, #-24]
  406730:	stur	x2, [x29, #-32]
  406734:	stur	x3, [x29, #-40]
  406738:	stur	w4, [x29, #-44]
  40673c:	stur	w5, [x29, #-48]
  406740:	stur	x6, [x29, #-56]
  406744:	stur	x7, [x29, #-64]
  406748:	stur	x8, [x29, #-72]
  40674c:	stur	xzr, [x29, #-88]
  406750:	stur	xzr, [x29, #-96]
  406754:	stur	x9, [x29, #-104]
  406758:	stur	xzr, [x29, #-112]
  40675c:	sturb	w10, [x29, #-113]
  406760:	str	w10, [sp, #84]
  406764:	str	w11, [sp, #80]
  406768:	str	w12, [sp, #76]
  40676c:	bl	401da0 <__ctype_get_mb_cur_max@plt>
  406770:	cmp	x0, #0x1
  406774:	cset	w10, eq  // eq = none
  406778:	ldr	w11, [sp, #76]
  40677c:	and	w10, w10, w11
  406780:	sturb	w10, [x29, #-114]
  406784:	ldur	w10, [x29, #-48]
  406788:	tst	w10, #0x2
  40678c:	cset	w10, ne  // ne = any
  406790:	and	w10, w10, w11
  406794:	sturb	w10, [x29, #-115]
  406798:	ldr	w10, [sp, #84]
  40679c:	sturb	w10, [x29, #-116]
  4067a0:	sturb	w10, [x29, #-117]
  4067a4:	ldr	w12, [sp, #80]
  4067a8:	sturb	w12, [x29, #-118]
  4067ac:	ldur	w8, [x29, #-44]
  4067b0:	subs	w8, w8, #0x0
  4067b4:	mov	w9, w8
  4067b8:	ubfx	x9, x9, #0, #32
  4067bc:	cmp	x9, #0xa
  4067c0:	str	x9, [sp, #64]
  4067c4:	b.hi	406994 <__fxstatat@plt+0x4a74>  // b.pmore
  4067c8:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  4067cc:	add	x8, x8, #0x320
  4067d0:	ldr	x11, [sp, #64]
  4067d4:	ldrsw	x10, [x8, x11, lsl #2]
  4067d8:	add	x9, x8, x10
  4067dc:	br	x9
  4067e0:	mov	w8, #0x5                   	// #5
  4067e4:	stur	w8, [x29, #-44]
  4067e8:	mov	w8, #0x1                   	// #1
  4067ec:	sturb	w8, [x29, #-115]
  4067f0:	ldurb	w8, [x29, #-115]
  4067f4:	tbnz	w8, #0, 406828 <__fxstatat@plt+0x4908>
  4067f8:	ldur	x8, [x29, #-88]
  4067fc:	ldur	x9, [x29, #-24]
  406800:	cmp	x8, x9
  406804:	b.cs	40681c <__fxstatat@plt+0x48fc>  // b.hs, b.nlast
  406808:	ldur	x8, [x29, #-16]
  40680c:	ldur	x9, [x29, #-88]
  406810:	add	x8, x8, x9
  406814:	mov	w10, #0x22                  	// #34
  406818:	strb	w10, [x8]
  40681c:	ldur	x8, [x29, #-88]
  406820:	add	x8, x8, #0x1
  406824:	stur	x8, [x29, #-88]
  406828:	mov	w8, #0x1                   	// #1
  40682c:	sturb	w8, [x29, #-113]
  406830:	adrp	x9, 40f000 <__fxstatat@plt+0xd0e0>
  406834:	add	x9, x9, #0x614
  406838:	stur	x9, [x29, #-104]
  40683c:	mov	x9, #0x1                   	// #1
  406840:	stur	x9, [x29, #-112]
  406844:	b	406998 <__fxstatat@plt+0x4a78>
  406848:	mov	w8, #0x1                   	// #1
  40684c:	sturb	w8, [x29, #-113]
  406850:	mov	w8, #0x0                   	// #0
  406854:	sturb	w8, [x29, #-115]
  406858:	b	406998 <__fxstatat@plt+0x4a78>
  40685c:	ldur	w8, [x29, #-44]
  406860:	cmp	w8, #0xa
  406864:	b.eq	406890 <__fxstatat@plt+0x4970>  // b.none
  406868:	ldur	w1, [x29, #-44]
  40686c:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  406870:	add	x0, x0, #0x616
  406874:	bl	4084dc <__fxstatat@plt+0x65bc>
  406878:	stur	x0, [x29, #-64]
  40687c:	ldur	w1, [x29, #-44]
  406880:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  406884:	add	x0, x0, #0x618
  406888:	bl	4084dc <__fxstatat@plt+0x65bc>
  40688c:	stur	x0, [x29, #-72]
  406890:	ldurb	w8, [x29, #-115]
  406894:	tbnz	w8, #0, 4068f0 <__fxstatat@plt+0x49d0>
  406898:	ldur	x8, [x29, #-64]
  40689c:	stur	x8, [x29, #-104]
  4068a0:	ldur	x8, [x29, #-104]
  4068a4:	ldrb	w9, [x8]
  4068a8:	cbz	w9, 4068f0 <__fxstatat@plt+0x49d0>
  4068ac:	ldur	x8, [x29, #-88]
  4068b0:	ldur	x9, [x29, #-24]
  4068b4:	cmp	x8, x9
  4068b8:	b.cs	4068d4 <__fxstatat@plt+0x49b4>  // b.hs, b.nlast
  4068bc:	ldur	x8, [x29, #-104]
  4068c0:	ldrb	w9, [x8]
  4068c4:	ldur	x8, [x29, #-16]
  4068c8:	ldur	x10, [x29, #-88]
  4068cc:	add	x8, x8, x10
  4068d0:	strb	w9, [x8]
  4068d4:	ldur	x8, [x29, #-88]
  4068d8:	add	x8, x8, #0x1
  4068dc:	stur	x8, [x29, #-88]
  4068e0:	ldur	x8, [x29, #-104]
  4068e4:	add	x8, x8, #0x1
  4068e8:	stur	x8, [x29, #-104]
  4068ec:	b	4068a0 <__fxstatat@plt+0x4980>
  4068f0:	mov	w8, #0x1                   	// #1
  4068f4:	sturb	w8, [x29, #-113]
  4068f8:	ldur	x9, [x29, #-72]
  4068fc:	stur	x9, [x29, #-104]
  406900:	ldur	x0, [x29, #-104]
  406904:	bl	401a70 <strlen@plt>
  406908:	stur	x0, [x29, #-112]
  40690c:	b	406998 <__fxstatat@plt+0x4a78>
  406910:	mov	w8, #0x1                   	// #1
  406914:	sturb	w8, [x29, #-113]
  406918:	mov	w8, #0x1                   	// #1
  40691c:	sturb	w8, [x29, #-115]
  406920:	ldurb	w8, [x29, #-115]
  406924:	tbnz	w8, #0, 406930 <__fxstatat@plt+0x4a10>
  406928:	mov	w8, #0x1                   	// #1
  40692c:	sturb	w8, [x29, #-113]
  406930:	mov	w8, #0x2                   	// #2
  406934:	stur	w8, [x29, #-44]
  406938:	ldurb	w8, [x29, #-115]
  40693c:	tbnz	w8, #0, 406970 <__fxstatat@plt+0x4a50>
  406940:	ldur	x8, [x29, #-88]
  406944:	ldur	x9, [x29, #-24]
  406948:	cmp	x8, x9
  40694c:	b.cs	406964 <__fxstatat@plt+0x4a44>  // b.hs, b.nlast
  406950:	ldur	x8, [x29, #-16]
  406954:	ldur	x9, [x29, #-88]
  406958:	add	x8, x8, x9
  40695c:	mov	w10, #0x27                  	// #39
  406960:	strb	w10, [x8]
  406964:	ldur	x8, [x29, #-88]
  406968:	add	x8, x8, #0x1
  40696c:	stur	x8, [x29, #-88]
  406970:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  406974:	add	x8, x8, #0x618
  406978:	stur	x8, [x29, #-104]
  40697c:	mov	x8, #0x1                   	// #1
  406980:	stur	x8, [x29, #-112]
  406984:	b	406998 <__fxstatat@plt+0x4a78>
  406988:	mov	w8, #0x0                   	// #0
  40698c:	sturb	w8, [x29, #-115]
  406990:	b	406998 <__fxstatat@plt+0x4a78>
  406994:	bl	401ce0 <abort@plt>
  406998:	stur	xzr, [x29, #-80]
  40699c:	ldur	x8, [x29, #-40]
  4069a0:	mov	x9, #0xffffffffffffffff    	// #-1
  4069a4:	cmp	x8, x9
  4069a8:	b.ne	4069cc <__fxstatat@plt+0x4aac>  // b.any
  4069ac:	ldur	x8, [x29, #-32]
  4069b0:	ldur	x9, [x29, #-80]
  4069b4:	ldrb	w10, [x8, x9]
  4069b8:	cmp	w10, #0x0
  4069bc:	cset	w10, eq  // eq = none
  4069c0:	and	w10, w10, #0x1
  4069c4:	str	w10, [sp, #60]
  4069c8:	b	4069e4 <__fxstatat@plt+0x4ac4>
  4069cc:	ldur	x8, [x29, #-80]
  4069d0:	ldur	x9, [x29, #-40]
  4069d4:	cmp	x8, x9
  4069d8:	cset	w10, eq  // eq = none
  4069dc:	and	w10, w10, #0x1
  4069e0:	str	w10, [sp, #60]
  4069e4:	ldr	w8, [sp, #60]
  4069e8:	cmp	w8, #0x0
  4069ec:	cset	w8, ne  // ne = any
  4069f0:	eor	w8, w8, #0x1
  4069f4:	tbnz	w8, #0, 4069fc <__fxstatat@plt+0x4adc>
  4069f8:	b	407830 <__fxstatat@plt+0x5910>
  4069fc:	mov	w8, #0x0                   	// #0
  406a00:	sturb	w8, [x29, #-121]
  406a04:	sturb	w8, [x29, #-122]
  406a08:	sturb	w8, [x29, #-123]
  406a0c:	ldurb	w8, [x29, #-113]
  406a10:	tbnz	w8, #0, 406a18 <__fxstatat@plt+0x4af8>
  406a14:	b	406abc <__fxstatat@plt+0x4b9c>
  406a18:	ldur	w8, [x29, #-44]
  406a1c:	cmp	w8, #0x2
  406a20:	b.eq	406abc <__fxstatat@plt+0x4b9c>  // b.none
  406a24:	ldur	x8, [x29, #-112]
  406a28:	cbz	x8, 406abc <__fxstatat@plt+0x4b9c>
  406a2c:	ldur	x8, [x29, #-80]
  406a30:	ldur	x9, [x29, #-112]
  406a34:	add	x8, x8, x9
  406a38:	ldur	x9, [x29, #-40]
  406a3c:	mov	x10, #0xffffffffffffffff    	// #-1
  406a40:	cmp	x9, x10
  406a44:	str	x8, [sp, #48]
  406a48:	b.ne	406a70 <__fxstatat@plt+0x4b50>  // b.any
  406a4c:	ldur	x8, [x29, #-112]
  406a50:	mov	x9, #0x1                   	// #1
  406a54:	cmp	x9, x8
  406a58:	b.cs	406a70 <__fxstatat@plt+0x4b50>  // b.hs, b.nlast
  406a5c:	ldur	x0, [x29, #-32]
  406a60:	bl	401a70 <strlen@plt>
  406a64:	stur	x0, [x29, #-40]
  406a68:	str	x0, [sp, #40]
  406a6c:	b	406a78 <__fxstatat@plt+0x4b58>
  406a70:	ldur	x8, [x29, #-40]
  406a74:	str	x8, [sp, #40]
  406a78:	ldr	x8, [sp, #40]
  406a7c:	ldr	x9, [sp, #48]
  406a80:	cmp	x9, x8
  406a84:	b.hi	406abc <__fxstatat@plt+0x4b9c>  // b.pmore
  406a88:	ldur	x8, [x29, #-32]
  406a8c:	ldur	x9, [x29, #-80]
  406a90:	add	x0, x8, x9
  406a94:	ldur	x1, [x29, #-104]
  406a98:	ldur	x2, [x29, #-112]
  406a9c:	bl	401d10 <memcmp@plt>
  406aa0:	cbnz	w0, 406abc <__fxstatat@plt+0x4b9c>
  406aa4:	ldurb	w8, [x29, #-115]
  406aa8:	tbnz	w8, #0, 406ab0 <__fxstatat@plt+0x4b90>
  406aac:	b	406ab4 <__fxstatat@plt+0x4b94>
  406ab0:	b	407968 <__fxstatat@plt+0x5a48>
  406ab4:	mov	w8, #0x1                   	// #1
  406ab8:	sturb	w8, [x29, #-121]
  406abc:	ldur	x8, [x29, #-32]
  406ac0:	ldur	x9, [x29, #-80]
  406ac4:	add	x8, x8, x9
  406ac8:	ldrb	w10, [x8]
  406acc:	sturb	w10, [x29, #-119]
  406ad0:	ldurb	w10, [x29, #-119]
  406ad4:	subs	w10, w10, #0x0
  406ad8:	mov	w8, w10
  406adc:	ubfx	x8, x8, #0, #32
  406ae0:	cmp	x8, #0x7e
  406ae4:	str	x8, [sp, #32]
  406ae8:	b.hi	4070e0 <__fxstatat@plt+0x51c0>  // b.pmore
  406aec:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  406af0:	add	x8, x8, #0x34c
  406af4:	ldr	x11, [sp, #32]
  406af8:	ldrsw	x10, [x8, x11, lsl #2]
  406afc:	add	x9, x8, x10
  406b00:	br	x9
  406b04:	ldurb	w8, [x29, #-113]
  406b08:	tbnz	w8, #0, 406b10 <__fxstatat@plt+0x4bf0>
  406b0c:	b	406cc4 <__fxstatat@plt+0x4da4>
  406b10:	ldurb	w8, [x29, #-115]
  406b14:	tbnz	w8, #0, 406b1c <__fxstatat@plt+0x4bfc>
  406b18:	b	406b20 <__fxstatat@plt+0x4c00>
  406b1c:	b	407968 <__fxstatat@plt+0x5a48>
  406b20:	mov	w8, #0x1                   	// #1
  406b24:	sturb	w8, [x29, #-122]
  406b28:	ldur	w8, [x29, #-44]
  406b2c:	cmp	w8, #0x2
  406b30:	b.ne	406bd4 <__fxstatat@plt+0x4cb4>  // b.any
  406b34:	ldurb	w8, [x29, #-116]
  406b38:	tbnz	w8, #0, 406bd4 <__fxstatat@plt+0x4cb4>
  406b3c:	ldur	x8, [x29, #-88]
  406b40:	ldur	x9, [x29, #-24]
  406b44:	cmp	x8, x9
  406b48:	b.cs	406b60 <__fxstatat@plt+0x4c40>  // b.hs, b.nlast
  406b4c:	ldur	x8, [x29, #-16]
  406b50:	ldur	x9, [x29, #-88]
  406b54:	add	x8, x8, x9
  406b58:	mov	w10, #0x27                  	// #39
  406b5c:	strb	w10, [x8]
  406b60:	ldur	x8, [x29, #-88]
  406b64:	add	x8, x8, #0x1
  406b68:	stur	x8, [x29, #-88]
  406b6c:	ldur	x8, [x29, #-88]
  406b70:	ldur	x9, [x29, #-24]
  406b74:	cmp	x8, x9
  406b78:	b.cs	406b90 <__fxstatat@plt+0x4c70>  // b.hs, b.nlast
  406b7c:	ldur	x8, [x29, #-16]
  406b80:	ldur	x9, [x29, #-88]
  406b84:	add	x8, x8, x9
  406b88:	mov	w10, #0x24                  	// #36
  406b8c:	strb	w10, [x8]
  406b90:	ldur	x8, [x29, #-88]
  406b94:	add	x8, x8, #0x1
  406b98:	stur	x8, [x29, #-88]
  406b9c:	ldur	x8, [x29, #-88]
  406ba0:	ldur	x9, [x29, #-24]
  406ba4:	cmp	x8, x9
  406ba8:	b.cs	406bc0 <__fxstatat@plt+0x4ca0>  // b.hs, b.nlast
  406bac:	ldur	x8, [x29, #-16]
  406bb0:	ldur	x9, [x29, #-88]
  406bb4:	add	x8, x8, x9
  406bb8:	mov	w10, #0x27                  	// #39
  406bbc:	strb	w10, [x8]
  406bc0:	ldur	x8, [x29, #-88]
  406bc4:	add	x8, x8, #0x1
  406bc8:	stur	x8, [x29, #-88]
  406bcc:	mov	w8, #0x1                   	// #1
  406bd0:	sturb	w8, [x29, #-116]
  406bd4:	ldur	x8, [x29, #-88]
  406bd8:	ldur	x9, [x29, #-24]
  406bdc:	cmp	x8, x9
  406be0:	b.cs	406bf8 <__fxstatat@plt+0x4cd8>  // b.hs, b.nlast
  406be4:	ldur	x8, [x29, #-16]
  406be8:	ldur	x9, [x29, #-88]
  406bec:	add	x8, x8, x9
  406bf0:	mov	w10, #0x5c                  	// #92
  406bf4:	strb	w10, [x8]
  406bf8:	ldur	x8, [x29, #-88]
  406bfc:	add	x8, x8, #0x1
  406c00:	stur	x8, [x29, #-88]
  406c04:	ldur	w8, [x29, #-44]
  406c08:	cmp	w8, #0x2
  406c0c:	b.eq	406cb8 <__fxstatat@plt+0x4d98>  // b.none
  406c10:	ldur	x8, [x29, #-80]
  406c14:	add	x8, x8, #0x1
  406c18:	ldur	x9, [x29, #-40]
  406c1c:	cmp	x8, x9
  406c20:	b.cs	406cb8 <__fxstatat@plt+0x4d98>  // b.hs, b.nlast
  406c24:	ldur	x8, [x29, #-32]
  406c28:	ldur	x9, [x29, #-80]
  406c2c:	add	x9, x9, #0x1
  406c30:	ldrb	w10, [x8, x9]
  406c34:	mov	w11, #0x30                  	// #48
  406c38:	cmp	w11, w10
  406c3c:	b.gt	406cb8 <__fxstatat@plt+0x4d98>
  406c40:	ldur	x8, [x29, #-32]
  406c44:	ldur	x9, [x29, #-80]
  406c48:	add	x9, x9, #0x1
  406c4c:	ldrb	w10, [x8, x9]
  406c50:	cmp	w10, #0x39
  406c54:	b.gt	406cb8 <__fxstatat@plt+0x4d98>
  406c58:	ldur	x8, [x29, #-88]
  406c5c:	ldur	x9, [x29, #-24]
  406c60:	cmp	x8, x9
  406c64:	b.cs	406c7c <__fxstatat@plt+0x4d5c>  // b.hs, b.nlast
  406c68:	ldur	x8, [x29, #-16]
  406c6c:	ldur	x9, [x29, #-88]
  406c70:	add	x8, x8, x9
  406c74:	mov	w10, #0x30                  	// #48
  406c78:	strb	w10, [x8]
  406c7c:	ldur	x8, [x29, #-88]
  406c80:	add	x8, x8, #0x1
  406c84:	stur	x8, [x29, #-88]
  406c88:	ldur	x8, [x29, #-88]
  406c8c:	ldur	x9, [x29, #-24]
  406c90:	cmp	x8, x9
  406c94:	b.cs	406cac <__fxstatat@plt+0x4d8c>  // b.hs, b.nlast
  406c98:	ldur	x8, [x29, #-16]
  406c9c:	ldur	x9, [x29, #-88]
  406ca0:	add	x8, x8, x9
  406ca4:	mov	w10, #0x30                  	// #48
  406ca8:	strb	w10, [x8]
  406cac:	ldur	x8, [x29, #-88]
  406cb0:	add	x8, x8, #0x1
  406cb4:	stur	x8, [x29, #-88]
  406cb8:	mov	w8, #0x30                  	// #48
  406cbc:	sturb	w8, [x29, #-119]
  406cc0:	b	406cd4 <__fxstatat@plt+0x4db4>
  406cc4:	ldur	w8, [x29, #-48]
  406cc8:	and	w8, w8, #0x1
  406ccc:	cbz	w8, 406cd4 <__fxstatat@plt+0x4db4>
  406cd0:	b	407820 <__fxstatat@plt+0x5900>
  406cd4:	b	407600 <__fxstatat@plt+0x56e0>
  406cd8:	ldur	w8, [x29, #-44]
  406cdc:	cmp	w8, #0x2
  406ce0:	str	w8, [sp, #28]
  406ce4:	b.eq	406cfc <__fxstatat@plt+0x4ddc>  // b.none
  406ce8:	b	406cec <__fxstatat@plt+0x4dcc>
  406cec:	ldr	w8, [sp, #28]
  406cf0:	cmp	w8, #0x5
  406cf4:	b.eq	406d10 <__fxstatat@plt+0x4df0>  // b.none
  406cf8:	b	406eb4 <__fxstatat@plt+0x4f94>
  406cfc:	ldurb	w8, [x29, #-115]
  406d00:	tbnz	w8, #0, 406d08 <__fxstatat@plt+0x4de8>
  406d04:	b	406d0c <__fxstatat@plt+0x4dec>
  406d08:	b	407968 <__fxstatat@plt+0x5a48>
  406d0c:	b	406eb4 <__fxstatat@plt+0x4f94>
  406d10:	ldur	w8, [x29, #-48]
  406d14:	and	w8, w8, #0x4
  406d18:	cbz	w8, 406eb0 <__fxstatat@plt+0x4f90>
  406d1c:	ldur	x8, [x29, #-80]
  406d20:	add	x8, x8, #0x2
  406d24:	ldur	x9, [x29, #-40]
  406d28:	cmp	x8, x9
  406d2c:	b.cs	406eb0 <__fxstatat@plt+0x4f90>  // b.hs, b.nlast
  406d30:	ldur	x8, [x29, #-32]
  406d34:	ldur	x9, [x29, #-80]
  406d38:	add	x9, x9, #0x1
  406d3c:	ldrb	w10, [x8, x9]
  406d40:	cmp	w10, #0x3f
  406d44:	b.ne	406eb0 <__fxstatat@plt+0x4f90>  // b.any
  406d48:	ldur	x8, [x29, #-32]
  406d4c:	ldur	x9, [x29, #-80]
  406d50:	add	x9, x9, #0x2
  406d54:	ldrb	w10, [x8, x9]
  406d58:	cmp	w10, #0x21
  406d5c:	str	w10, [sp, #24]
  406d60:	b.eq	406db8 <__fxstatat@plt+0x4e98>  // b.none
  406d64:	b	406d68 <__fxstatat@plt+0x4e48>
  406d68:	ldr	w8, [sp, #24]
  406d6c:	subs	w9, w8, #0x27
  406d70:	cmp	w9, #0x2
  406d74:	b.ls	406db8 <__fxstatat@plt+0x4e98>  // b.plast
  406d78:	b	406d7c <__fxstatat@plt+0x4e5c>
  406d7c:	ldr	w8, [sp, #24]
  406d80:	cmp	w8, #0x2d
  406d84:	b.eq	406db8 <__fxstatat@plt+0x4e98>  // b.none
  406d88:	b	406d8c <__fxstatat@plt+0x4e6c>
  406d8c:	ldr	w8, [sp, #24]
  406d90:	cmp	w8, #0x2f
  406d94:	b.eq	406db8 <__fxstatat@plt+0x4e98>  // b.none
  406d98:	b	406d9c <__fxstatat@plt+0x4e7c>
  406d9c:	ldr	w8, [sp, #24]
  406da0:	subs	w9, w8, #0x3c
  406da4:	cmp	w9, #0x2
  406da8:	cset	w9, ls  // ls = plast
  406dac:	eor	w9, w9, #0x1
  406db0:	tbnz	w9, #0, 406eb0 <__fxstatat@plt+0x4f90>
  406db4:	b	406db8 <__fxstatat@plt+0x4e98>
  406db8:	ldurb	w8, [x29, #-115]
  406dbc:	tbnz	w8, #0, 406dc4 <__fxstatat@plt+0x4ea4>
  406dc0:	b	406dc8 <__fxstatat@plt+0x4ea8>
  406dc4:	b	407968 <__fxstatat@plt+0x5a48>
  406dc8:	ldur	x8, [x29, #-32]
  406dcc:	ldur	x9, [x29, #-80]
  406dd0:	add	x9, x9, #0x2
  406dd4:	add	x8, x8, x9
  406dd8:	ldrb	w10, [x8]
  406ddc:	sturb	w10, [x29, #-119]
  406de0:	ldur	x8, [x29, #-80]
  406de4:	add	x8, x8, #0x2
  406de8:	stur	x8, [x29, #-80]
  406dec:	ldur	x8, [x29, #-88]
  406df0:	ldur	x9, [x29, #-24]
  406df4:	cmp	x8, x9
  406df8:	b.cs	406e10 <__fxstatat@plt+0x4ef0>  // b.hs, b.nlast
  406dfc:	ldur	x8, [x29, #-16]
  406e00:	ldur	x9, [x29, #-88]
  406e04:	add	x8, x8, x9
  406e08:	mov	w10, #0x3f                  	// #63
  406e0c:	strb	w10, [x8]
  406e10:	ldur	x8, [x29, #-88]
  406e14:	add	x8, x8, #0x1
  406e18:	stur	x8, [x29, #-88]
  406e1c:	ldur	x8, [x29, #-88]
  406e20:	ldur	x9, [x29, #-24]
  406e24:	cmp	x8, x9
  406e28:	b.cs	406e40 <__fxstatat@plt+0x4f20>  // b.hs, b.nlast
  406e2c:	ldur	x8, [x29, #-16]
  406e30:	ldur	x9, [x29, #-88]
  406e34:	add	x8, x8, x9
  406e38:	mov	w10, #0x22                  	// #34
  406e3c:	strb	w10, [x8]
  406e40:	ldur	x8, [x29, #-88]
  406e44:	add	x8, x8, #0x1
  406e48:	stur	x8, [x29, #-88]
  406e4c:	ldur	x8, [x29, #-88]
  406e50:	ldur	x9, [x29, #-24]
  406e54:	cmp	x8, x9
  406e58:	b.cs	406e70 <__fxstatat@plt+0x4f50>  // b.hs, b.nlast
  406e5c:	ldur	x8, [x29, #-16]
  406e60:	ldur	x9, [x29, #-88]
  406e64:	add	x8, x8, x9
  406e68:	mov	w10, #0x22                  	// #34
  406e6c:	strb	w10, [x8]
  406e70:	ldur	x8, [x29, #-88]
  406e74:	add	x8, x8, #0x1
  406e78:	stur	x8, [x29, #-88]
  406e7c:	ldur	x8, [x29, #-88]
  406e80:	ldur	x9, [x29, #-24]
  406e84:	cmp	x8, x9
  406e88:	b.cs	406ea0 <__fxstatat@plt+0x4f80>  // b.hs, b.nlast
  406e8c:	ldur	x8, [x29, #-16]
  406e90:	ldur	x9, [x29, #-88]
  406e94:	add	x8, x8, x9
  406e98:	mov	w10, #0x3f                  	// #63
  406e9c:	strb	w10, [x8]
  406ea0:	ldur	x8, [x29, #-88]
  406ea4:	add	x8, x8, #0x1
  406ea8:	stur	x8, [x29, #-88]
  406eac:	b	406eb0 <__fxstatat@plt+0x4f90>
  406eb0:	b	406eb4 <__fxstatat@plt+0x4f94>
  406eb4:	b	407600 <__fxstatat@plt+0x56e0>
  406eb8:	mov	w8, #0x61                  	// #97
  406ebc:	sturb	w8, [x29, #-120]
  406ec0:	b	406f74 <__fxstatat@plt+0x5054>
  406ec4:	mov	w8, #0x62                  	// #98
  406ec8:	sturb	w8, [x29, #-120]
  406ecc:	b	406f74 <__fxstatat@plt+0x5054>
  406ed0:	mov	w8, #0x66                  	// #102
  406ed4:	sturb	w8, [x29, #-120]
  406ed8:	b	406f74 <__fxstatat@plt+0x5054>
  406edc:	mov	w8, #0x6e                  	// #110
  406ee0:	sturb	w8, [x29, #-120]
  406ee4:	b	406f58 <__fxstatat@plt+0x5038>
  406ee8:	mov	w8, #0x72                  	// #114
  406eec:	sturb	w8, [x29, #-120]
  406ef0:	b	406f58 <__fxstatat@plt+0x5038>
  406ef4:	mov	w8, #0x74                  	// #116
  406ef8:	sturb	w8, [x29, #-120]
  406efc:	b	406f58 <__fxstatat@plt+0x5038>
  406f00:	mov	w8, #0x76                  	// #118
  406f04:	sturb	w8, [x29, #-120]
  406f08:	b	406f74 <__fxstatat@plt+0x5054>
  406f0c:	ldurb	w8, [x29, #-119]
  406f10:	sturb	w8, [x29, #-120]
  406f14:	ldur	w8, [x29, #-44]
  406f18:	cmp	w8, #0x2
  406f1c:	b.ne	406f34 <__fxstatat@plt+0x5014>  // b.any
  406f20:	ldurb	w8, [x29, #-115]
  406f24:	tbnz	w8, #0, 406f2c <__fxstatat@plt+0x500c>
  406f28:	b	406f30 <__fxstatat@plt+0x5010>
  406f2c:	b	407968 <__fxstatat@plt+0x5a48>
  406f30:	b	407764 <__fxstatat@plt+0x5844>
  406f34:	ldurb	w8, [x29, #-113]
  406f38:	tbnz	w8, #0, 406f40 <__fxstatat@plt+0x5020>
  406f3c:	b	406f58 <__fxstatat@plt+0x5038>
  406f40:	ldurb	w8, [x29, #-115]
  406f44:	tbnz	w8, #0, 406f4c <__fxstatat@plt+0x502c>
  406f48:	b	406f58 <__fxstatat@plt+0x5038>
  406f4c:	ldur	x8, [x29, #-112]
  406f50:	cbz	x8, 406f58 <__fxstatat@plt+0x5038>
  406f54:	b	407764 <__fxstatat@plt+0x5844>
  406f58:	ldur	w8, [x29, #-44]
  406f5c:	cmp	w8, #0x2
  406f60:	b.ne	406f74 <__fxstatat@plt+0x5054>  // b.any
  406f64:	ldurb	w8, [x29, #-115]
  406f68:	tbnz	w8, #0, 406f70 <__fxstatat@plt+0x5050>
  406f6c:	b	406f74 <__fxstatat@plt+0x5054>
  406f70:	b	407968 <__fxstatat@plt+0x5a48>
  406f74:	ldurb	w8, [x29, #-113]
  406f78:	tbnz	w8, #0, 406f80 <__fxstatat@plt+0x5060>
  406f7c:	b	406f8c <__fxstatat@plt+0x506c>
  406f80:	ldurb	w8, [x29, #-120]
  406f84:	sturb	w8, [x29, #-119]
  406f88:	b	407670 <__fxstatat@plt+0x5750>
  406f8c:	b	407600 <__fxstatat@plt+0x56e0>
  406f90:	ldur	x8, [x29, #-40]
  406f94:	mov	x9, #0xffffffffffffffff    	// #-1
  406f98:	cmp	x8, x9
  406f9c:	b.ne	406fb0 <__fxstatat@plt+0x5090>  // b.any
  406fa0:	ldur	x8, [x29, #-32]
  406fa4:	ldrb	w9, [x8, #1]
  406fa8:	cbz	w9, 406fc0 <__fxstatat@plt+0x50a0>
  406fac:	b	406fbc <__fxstatat@plt+0x509c>
  406fb0:	ldur	x8, [x29, #-40]
  406fb4:	cmp	x8, #0x1
  406fb8:	b.eq	406fc0 <__fxstatat@plt+0x50a0>  // b.none
  406fbc:	b	407600 <__fxstatat@plt+0x56e0>
  406fc0:	ldur	x8, [x29, #-80]
  406fc4:	cbz	x8, 406fcc <__fxstatat@plt+0x50ac>
  406fc8:	b	407600 <__fxstatat@plt+0x56e0>
  406fcc:	mov	w8, #0x1                   	// #1
  406fd0:	sturb	w8, [x29, #-123]
  406fd4:	ldur	w8, [x29, #-44]
  406fd8:	cmp	w8, #0x2
  406fdc:	b.ne	406ff0 <__fxstatat@plt+0x50d0>  // b.any
  406fe0:	ldurb	w8, [x29, #-115]
  406fe4:	tbnz	w8, #0, 406fec <__fxstatat@plt+0x50cc>
  406fe8:	b	406ff0 <__fxstatat@plt+0x50d0>
  406fec:	b	407968 <__fxstatat@plt+0x5a48>
  406ff0:	b	407600 <__fxstatat@plt+0x56e0>
  406ff4:	mov	w8, #0x1                   	// #1
  406ff8:	sturb	w8, [x29, #-117]
  406ffc:	sturb	w8, [x29, #-123]
  407000:	ldur	w8, [x29, #-44]
  407004:	cmp	w8, #0x2
  407008:	b.ne	4070d0 <__fxstatat@plt+0x51b0>  // b.any
  40700c:	ldurb	w8, [x29, #-115]
  407010:	tbnz	w8, #0, 407018 <__fxstatat@plt+0x50f8>
  407014:	b	40701c <__fxstatat@plt+0x50fc>
  407018:	b	407968 <__fxstatat@plt+0x5a48>
  40701c:	ldur	x8, [x29, #-24]
  407020:	cbz	x8, 407038 <__fxstatat@plt+0x5118>
  407024:	ldur	x8, [x29, #-96]
  407028:	cbnz	x8, 407038 <__fxstatat@plt+0x5118>
  40702c:	ldur	x8, [x29, #-24]
  407030:	stur	x8, [x29, #-96]
  407034:	stur	xzr, [x29, #-24]
  407038:	ldur	x8, [x29, #-88]
  40703c:	ldur	x9, [x29, #-24]
  407040:	cmp	x8, x9
  407044:	b.cs	40705c <__fxstatat@plt+0x513c>  // b.hs, b.nlast
  407048:	ldur	x8, [x29, #-16]
  40704c:	ldur	x9, [x29, #-88]
  407050:	add	x8, x8, x9
  407054:	mov	w10, #0x27                  	// #39
  407058:	strb	w10, [x8]
  40705c:	ldur	x8, [x29, #-88]
  407060:	add	x8, x8, #0x1
  407064:	stur	x8, [x29, #-88]
  407068:	ldur	x8, [x29, #-88]
  40706c:	ldur	x9, [x29, #-24]
  407070:	cmp	x8, x9
  407074:	b.cs	40708c <__fxstatat@plt+0x516c>  // b.hs, b.nlast
  407078:	ldur	x8, [x29, #-16]
  40707c:	ldur	x9, [x29, #-88]
  407080:	add	x8, x8, x9
  407084:	mov	w10, #0x5c                  	// #92
  407088:	strb	w10, [x8]
  40708c:	ldur	x8, [x29, #-88]
  407090:	add	x8, x8, #0x1
  407094:	stur	x8, [x29, #-88]
  407098:	ldur	x8, [x29, #-88]
  40709c:	ldur	x9, [x29, #-24]
  4070a0:	cmp	x8, x9
  4070a4:	b.cs	4070bc <__fxstatat@plt+0x519c>  // b.hs, b.nlast
  4070a8:	ldur	x8, [x29, #-16]
  4070ac:	ldur	x9, [x29, #-88]
  4070b0:	add	x8, x8, x9
  4070b4:	mov	w10, #0x27                  	// #39
  4070b8:	strb	w10, [x8]
  4070bc:	ldur	x8, [x29, #-88]
  4070c0:	add	x8, x8, #0x1
  4070c4:	stur	x8, [x29, #-88]
  4070c8:	mov	w8, #0x0                   	// #0
  4070cc:	sturb	w8, [x29, #-116]
  4070d0:	b	407600 <__fxstatat@plt+0x56e0>
  4070d4:	mov	w8, #0x1                   	// #1
  4070d8:	sturb	w8, [x29, #-123]
  4070dc:	b	407600 <__fxstatat@plt+0x56e0>
  4070e0:	ldurb	w8, [x29, #-114]
  4070e4:	tbnz	w8, #0, 4070ec <__fxstatat@plt+0x51cc>
  4070e8:	b	407118 <__fxstatat@plt+0x51f8>
  4070ec:	mov	x8, #0x1                   	// #1
  4070f0:	str	x8, [sp, #136]
  4070f4:	bl	401d50 <__ctype_b_loc@plt>
  4070f8:	ldr	x8, [x0]
  4070fc:	ldurb	w9, [x29, #-119]
  407100:	ldrh	w9, [x8, w9, sxtw #1]
  407104:	tst	w9, #0x4000
  407108:	cset	w9, ne  // ne = any
  40710c:	and	w9, w9, #0x1
  407110:	strb	w9, [sp, #135]
  407114:	b	407304 <__fxstatat@plt+0x53e4>
  407118:	str	xzr, [sp, #120]
  40711c:	str	xzr, [sp, #136]
  407120:	mov	w8, #0x1                   	// #1
  407124:	strb	w8, [sp, #135]
  407128:	ldur	x9, [x29, #-40]
  40712c:	mov	x10, #0xffffffffffffffff    	// #-1
  407130:	cmp	x9, x10
  407134:	b.ne	407144 <__fxstatat@plt+0x5224>  // b.any
  407138:	ldur	x0, [x29, #-32]
  40713c:	bl	401a70 <strlen@plt>
  407140:	stur	x0, [x29, #-40]
  407144:	ldur	x8, [x29, #-32]
  407148:	ldur	x9, [x29, #-80]
  40714c:	ldr	x10, [sp, #136]
  407150:	add	x9, x9, x10
  407154:	add	x1, x8, x9
  407158:	ldur	x8, [x29, #-40]
  40715c:	ldur	x9, [x29, #-80]
  407160:	ldr	x10, [sp, #136]
  407164:	add	x9, x9, x10
  407168:	subs	x2, x8, x9
  40716c:	add	x0, sp, #0x74
  407170:	add	x3, sp, #0x78
  407174:	bl	40be68 <__fxstatat@plt+0x9f48>
  407178:	str	x0, [sp, #104]
  40717c:	ldr	x8, [sp, #104]
  407180:	cbnz	x8, 407188 <__fxstatat@plt+0x5268>
  407184:	b	407304 <__fxstatat@plt+0x53e4>
  407188:	ldr	x8, [sp, #104]
  40718c:	mov	x9, #0xffffffffffffffff    	// #-1
  407190:	cmp	x8, x9
  407194:	b.ne	4071a4 <__fxstatat@plt+0x5284>  // b.any
  407198:	mov	w8, #0x0                   	// #0
  40719c:	strb	w8, [sp, #135]
  4071a0:	b	407304 <__fxstatat@plt+0x53e4>
  4071a4:	ldr	x8, [sp, #104]
  4071a8:	mov	x9, #0xfffffffffffffffe    	// #-2
  4071ac:	cmp	x8, x9
  4071b0:	b.ne	40721c <__fxstatat@plt+0x52fc>  // b.any
  4071b4:	mov	w8, #0x0                   	// #0
  4071b8:	strb	w8, [sp, #135]
  4071bc:	ldur	x8, [x29, #-80]
  4071c0:	ldr	x9, [sp, #136]
  4071c4:	add	x8, x8, x9
  4071c8:	ldur	x9, [x29, #-40]
  4071cc:	mov	w10, #0x0                   	// #0
  4071d0:	cmp	x8, x9
  4071d4:	str	w10, [sp, #20]
  4071d8:	b.cs	4071fc <__fxstatat@plt+0x52dc>  // b.hs, b.nlast
  4071dc:	ldur	x8, [x29, #-32]
  4071e0:	ldur	x9, [x29, #-80]
  4071e4:	ldr	x10, [sp, #136]
  4071e8:	add	x9, x9, x10
  4071ec:	ldrb	w11, [x8, x9]
  4071f0:	cmp	w11, #0x0
  4071f4:	cset	w11, ne  // ne = any
  4071f8:	str	w11, [sp, #20]
  4071fc:	ldr	w8, [sp, #20]
  407200:	tbnz	w8, #0, 407208 <__fxstatat@plt+0x52e8>
  407204:	b	407218 <__fxstatat@plt+0x52f8>
  407208:	ldr	x8, [sp, #136]
  40720c:	add	x8, x8, #0x1
  407210:	str	x8, [sp, #136]
  407214:	b	4071bc <__fxstatat@plt+0x529c>
  407218:	b	407304 <__fxstatat@plt+0x53e4>
  40721c:	ldurb	w8, [x29, #-115]
  407220:	tbnz	w8, #0, 407228 <__fxstatat@plt+0x5308>
  407224:	b	4072c8 <__fxstatat@plt+0x53a8>
  407228:	ldur	w8, [x29, #-44]
  40722c:	cmp	w8, #0x2
  407230:	b.ne	4072c8 <__fxstatat@plt+0x53a8>  // b.any
  407234:	mov	x8, #0x1                   	// #1
  407238:	str	x8, [sp, #96]
  40723c:	ldr	x8, [sp, #96]
  407240:	ldr	x9, [sp, #104]
  407244:	cmp	x8, x9
  407248:	b.cs	4072c8 <__fxstatat@plt+0x53a8>  // b.hs, b.nlast
  40724c:	ldur	x8, [x29, #-32]
  407250:	ldur	x9, [x29, #-80]
  407254:	ldr	x10, [sp, #136]
  407258:	add	x9, x9, x10
  40725c:	ldr	x10, [sp, #96]
  407260:	add	x9, x9, x10
  407264:	ldrb	w11, [x8, x9]
  407268:	subs	w12, w11, #0x5b
  40726c:	cmp	w12, #0x1
  407270:	str	w11, [sp, #16]
  407274:	b.ls	4072b4 <__fxstatat@plt+0x5394>  // b.plast
  407278:	b	40727c <__fxstatat@plt+0x535c>
  40727c:	ldr	w8, [sp, #16]
  407280:	cmp	w8, #0x5e
  407284:	b.eq	4072b4 <__fxstatat@plt+0x5394>  // b.none
  407288:	b	40728c <__fxstatat@plt+0x536c>
  40728c:	ldr	w8, [sp, #16]
  407290:	cmp	w8, #0x60
  407294:	b.eq	4072b4 <__fxstatat@plt+0x5394>  // b.none
  407298:	b	40729c <__fxstatat@plt+0x537c>
  40729c:	ldr	w8, [sp, #16]
  4072a0:	cmp	w8, #0x7c
  4072a4:	cset	w9, eq  // eq = none
  4072a8:	eor	w9, w9, #0x1
  4072ac:	tbnz	w9, #0, 4072b8 <__fxstatat@plt+0x5398>
  4072b0:	b	4072b4 <__fxstatat@plt+0x5394>
  4072b4:	b	407968 <__fxstatat@plt+0x5a48>
  4072b8:	ldr	x8, [sp, #96]
  4072bc:	add	x8, x8, #0x1
  4072c0:	str	x8, [sp, #96]
  4072c4:	b	40723c <__fxstatat@plt+0x531c>
  4072c8:	ldr	w0, [sp, #116]
  4072cc:	bl	401e80 <iswprint@plt>
  4072d0:	cbnz	w0, 4072dc <__fxstatat@plt+0x53bc>
  4072d4:	mov	w8, #0x0                   	// #0
  4072d8:	strb	w8, [sp, #135]
  4072dc:	ldr	x8, [sp, #104]
  4072e0:	ldr	x9, [sp, #136]
  4072e4:	add	x8, x9, x8
  4072e8:	str	x8, [sp, #136]
  4072ec:	add	x0, sp, #0x78
  4072f0:	bl	401cf0 <mbsinit@plt>
  4072f4:	cmp	w0, #0x0
  4072f8:	cset	w8, ne  // ne = any
  4072fc:	eor	w8, w8, #0x1
  407300:	tbnz	w8, #0, 407144 <__fxstatat@plt+0x5224>
  407304:	ldrb	w8, [sp, #135]
  407308:	and	w8, w8, #0x1
  40730c:	sturb	w8, [x29, #-123]
  407310:	ldr	x9, [sp, #136]
  407314:	mov	x10, #0x1                   	// #1
  407318:	cmp	x10, x9
  40731c:	b.cc	407334 <__fxstatat@plt+0x5414>  // b.lo, b.ul, b.last
  407320:	ldurb	w8, [x29, #-113]
  407324:	tbnz	w8, #0, 40732c <__fxstatat@plt+0x540c>
  407328:	b	407600 <__fxstatat@plt+0x56e0>
  40732c:	ldrb	w8, [sp, #135]
  407330:	tbnz	w8, #0, 407600 <__fxstatat@plt+0x56e0>
  407334:	ldur	x8, [x29, #-80]
  407338:	ldr	x9, [sp, #136]
  40733c:	add	x8, x8, x9
  407340:	str	x8, [sp, #88]
  407344:	ldurb	w8, [x29, #-113]
  407348:	tbnz	w8, #0, 407350 <__fxstatat@plt+0x5430>
  40734c:	b	4074d4 <__fxstatat@plt+0x55b4>
  407350:	ldrb	w8, [sp, #135]
  407354:	tbnz	w8, #0, 4074d4 <__fxstatat@plt+0x55b4>
  407358:	ldurb	w8, [x29, #-115]
  40735c:	tbnz	w8, #0, 407364 <__fxstatat@plt+0x5444>
  407360:	b	407368 <__fxstatat@plt+0x5448>
  407364:	b	407968 <__fxstatat@plt+0x5a48>
  407368:	mov	w8, #0x1                   	// #1
  40736c:	sturb	w8, [x29, #-122]
  407370:	ldur	w8, [x29, #-44]
  407374:	cmp	w8, #0x2
  407378:	b.ne	40741c <__fxstatat@plt+0x54fc>  // b.any
  40737c:	ldurb	w8, [x29, #-116]
  407380:	tbnz	w8, #0, 40741c <__fxstatat@plt+0x54fc>
  407384:	ldur	x8, [x29, #-88]
  407388:	ldur	x9, [x29, #-24]
  40738c:	cmp	x8, x9
  407390:	b.cs	4073a8 <__fxstatat@plt+0x5488>  // b.hs, b.nlast
  407394:	ldur	x8, [x29, #-16]
  407398:	ldur	x9, [x29, #-88]
  40739c:	add	x8, x8, x9
  4073a0:	mov	w10, #0x27                  	// #39
  4073a4:	strb	w10, [x8]
  4073a8:	ldur	x8, [x29, #-88]
  4073ac:	add	x8, x8, #0x1
  4073b0:	stur	x8, [x29, #-88]
  4073b4:	ldur	x8, [x29, #-88]
  4073b8:	ldur	x9, [x29, #-24]
  4073bc:	cmp	x8, x9
  4073c0:	b.cs	4073d8 <__fxstatat@plt+0x54b8>  // b.hs, b.nlast
  4073c4:	ldur	x8, [x29, #-16]
  4073c8:	ldur	x9, [x29, #-88]
  4073cc:	add	x8, x8, x9
  4073d0:	mov	w10, #0x24                  	// #36
  4073d4:	strb	w10, [x8]
  4073d8:	ldur	x8, [x29, #-88]
  4073dc:	add	x8, x8, #0x1
  4073e0:	stur	x8, [x29, #-88]
  4073e4:	ldur	x8, [x29, #-88]
  4073e8:	ldur	x9, [x29, #-24]
  4073ec:	cmp	x8, x9
  4073f0:	b.cs	407408 <__fxstatat@plt+0x54e8>  // b.hs, b.nlast
  4073f4:	ldur	x8, [x29, #-16]
  4073f8:	ldur	x9, [x29, #-88]
  4073fc:	add	x8, x8, x9
  407400:	mov	w10, #0x27                  	// #39
  407404:	strb	w10, [x8]
  407408:	ldur	x8, [x29, #-88]
  40740c:	add	x8, x8, #0x1
  407410:	stur	x8, [x29, #-88]
  407414:	mov	w8, #0x1                   	// #1
  407418:	sturb	w8, [x29, #-116]
  40741c:	ldur	x8, [x29, #-88]
  407420:	ldur	x9, [x29, #-24]
  407424:	cmp	x8, x9
  407428:	b.cs	407440 <__fxstatat@plt+0x5520>  // b.hs, b.nlast
  40742c:	ldur	x8, [x29, #-16]
  407430:	ldur	x9, [x29, #-88]
  407434:	add	x8, x8, x9
  407438:	mov	w10, #0x5c                  	// #92
  40743c:	strb	w10, [x8]
  407440:	ldur	x8, [x29, #-88]
  407444:	add	x8, x8, #0x1
  407448:	stur	x8, [x29, #-88]
  40744c:	ldur	x8, [x29, #-88]
  407450:	ldur	x9, [x29, #-24]
  407454:	cmp	x8, x9
  407458:	b.cs	407478 <__fxstatat@plt+0x5558>  // b.hs, b.nlast
  40745c:	ldurb	w8, [x29, #-119]
  407460:	asr	w8, w8, #6
  407464:	add	w8, w8, #0x30
  407468:	ldur	x9, [x29, #-16]
  40746c:	ldur	x10, [x29, #-88]
  407470:	add	x9, x9, x10
  407474:	strb	w8, [x9]
  407478:	ldur	x8, [x29, #-88]
  40747c:	add	x8, x8, #0x1
  407480:	stur	x8, [x29, #-88]
  407484:	ldur	x8, [x29, #-88]
  407488:	ldur	x9, [x29, #-24]
  40748c:	cmp	x8, x9
  407490:	b.cs	4074b4 <__fxstatat@plt+0x5594>  // b.hs, b.nlast
  407494:	ldurb	w8, [x29, #-119]
  407498:	asr	w8, w8, #3
  40749c:	and	w8, w8, #0x7
  4074a0:	add	w8, w8, #0x30
  4074a4:	ldur	x9, [x29, #-16]
  4074a8:	ldur	x10, [x29, #-88]
  4074ac:	add	x9, x9, x10
  4074b0:	strb	w8, [x9]
  4074b4:	ldur	x8, [x29, #-88]
  4074b8:	add	x8, x8, #0x1
  4074bc:	stur	x8, [x29, #-88]
  4074c0:	ldurb	w8, [x29, #-119]
  4074c4:	and	w8, w8, #0x7
  4074c8:	add	w8, w8, #0x30
  4074cc:	sturb	w8, [x29, #-119]
  4074d0:	b	407518 <__fxstatat@plt+0x55f8>
  4074d4:	ldurb	w8, [x29, #-121]
  4074d8:	tbnz	w8, #0, 4074e0 <__fxstatat@plt+0x55c0>
  4074dc:	b	407518 <__fxstatat@plt+0x55f8>
  4074e0:	ldur	x8, [x29, #-88]
  4074e4:	ldur	x9, [x29, #-24]
  4074e8:	cmp	x8, x9
  4074ec:	b.cs	407504 <__fxstatat@plt+0x55e4>  // b.hs, b.nlast
  4074f0:	ldur	x8, [x29, #-16]
  4074f4:	ldur	x9, [x29, #-88]
  4074f8:	add	x8, x8, x9
  4074fc:	mov	w10, #0x5c                  	// #92
  407500:	strb	w10, [x8]
  407504:	ldur	x8, [x29, #-88]
  407508:	add	x8, x8, #0x1
  40750c:	stur	x8, [x29, #-88]
  407510:	mov	w8, #0x0                   	// #0
  407514:	sturb	w8, [x29, #-121]
  407518:	ldr	x8, [sp, #88]
  40751c:	ldur	x9, [x29, #-80]
  407520:	add	x9, x9, #0x1
  407524:	cmp	x8, x9
  407528:	b.hi	407530 <__fxstatat@plt+0x5610>  // b.pmore
  40752c:	b	4075fc <__fxstatat@plt+0x56dc>
  407530:	ldurb	w8, [x29, #-116]
  407534:	tbnz	w8, #0, 40753c <__fxstatat@plt+0x561c>
  407538:	b	4075ac <__fxstatat@plt+0x568c>
  40753c:	ldurb	w8, [x29, #-122]
  407540:	tbnz	w8, #0, 4075ac <__fxstatat@plt+0x568c>
  407544:	ldur	x8, [x29, #-88]
  407548:	ldur	x9, [x29, #-24]
  40754c:	cmp	x8, x9
  407550:	b.cs	407568 <__fxstatat@plt+0x5648>  // b.hs, b.nlast
  407554:	ldur	x8, [x29, #-16]
  407558:	ldur	x9, [x29, #-88]
  40755c:	add	x8, x8, x9
  407560:	mov	w10, #0x27                  	// #39
  407564:	strb	w10, [x8]
  407568:	ldur	x8, [x29, #-88]
  40756c:	add	x8, x8, #0x1
  407570:	stur	x8, [x29, #-88]
  407574:	ldur	x8, [x29, #-88]
  407578:	ldur	x9, [x29, #-24]
  40757c:	cmp	x8, x9
  407580:	b.cs	407598 <__fxstatat@plt+0x5678>  // b.hs, b.nlast
  407584:	ldur	x8, [x29, #-16]
  407588:	ldur	x9, [x29, #-88]
  40758c:	add	x8, x8, x9
  407590:	mov	w10, #0x27                  	// #39
  407594:	strb	w10, [x8]
  407598:	ldur	x8, [x29, #-88]
  40759c:	add	x8, x8, #0x1
  4075a0:	stur	x8, [x29, #-88]
  4075a4:	mov	w8, #0x0                   	// #0
  4075a8:	sturb	w8, [x29, #-116]
  4075ac:	ldur	x8, [x29, #-88]
  4075b0:	ldur	x9, [x29, #-24]
  4075b4:	cmp	x8, x9
  4075b8:	b.cs	4075d0 <__fxstatat@plt+0x56b0>  // b.hs, b.nlast
  4075bc:	ldurb	w8, [x29, #-119]
  4075c0:	ldur	x9, [x29, #-16]
  4075c4:	ldur	x10, [x29, #-88]
  4075c8:	add	x9, x9, x10
  4075cc:	strb	w8, [x9]
  4075d0:	ldur	x8, [x29, #-88]
  4075d4:	add	x8, x8, #0x1
  4075d8:	stur	x8, [x29, #-88]
  4075dc:	ldur	x8, [x29, #-32]
  4075e0:	ldur	x9, [x29, #-80]
  4075e4:	add	x9, x9, #0x1
  4075e8:	stur	x9, [x29, #-80]
  4075ec:	add	x8, x8, x9
  4075f0:	ldrb	w10, [x8]
  4075f4:	sturb	w10, [x29, #-119]
  4075f8:	b	407344 <__fxstatat@plt+0x5424>
  4075fc:	b	407764 <__fxstatat@plt+0x5844>
  407600:	ldurb	w8, [x29, #-113]
  407604:	tbnz	w8, #0, 40760c <__fxstatat@plt+0x56ec>
  407608:	b	407618 <__fxstatat@plt+0x56f8>
  40760c:	ldur	w8, [x29, #-44]
  407610:	cmp	w8, #0x2
  407614:	b.ne	407624 <__fxstatat@plt+0x5704>  // b.any
  407618:	ldurb	w8, [x29, #-115]
  40761c:	tbnz	w8, #0, 407624 <__fxstatat@plt+0x5704>
  407620:	b	407664 <__fxstatat@plt+0x5744>
  407624:	ldur	x8, [x29, #-56]
  407628:	cbz	x8, 407664 <__fxstatat@plt+0x5744>
  40762c:	ldur	x8, [x29, #-56]
  407630:	ldurb	w9, [x29, #-119]
  407634:	mov	w10, w9
  407638:	mov	x11, #0x20                  	// #32
  40763c:	udiv	x10, x10, x11
  407640:	ldr	w9, [x8, x10, lsl #2]
  407644:	ldurb	w12, [x29, #-119]
  407648:	mov	w8, w12
  40764c:	udiv	x10, x8, x11
  407650:	mul	x10, x10, x11
  407654:	subs	x8, x8, x10
  407658:	lsr	w8, w9, w8
  40765c:	and	w8, w8, #0x1
  407660:	cbnz	w8, 407670 <__fxstatat@plt+0x5750>
  407664:	ldurb	w8, [x29, #-121]
  407668:	tbnz	w8, #0, 407670 <__fxstatat@plt+0x5750>
  40766c:	b	407764 <__fxstatat@plt+0x5844>
  407670:	ldurb	w8, [x29, #-115]
  407674:	tbnz	w8, #0, 40767c <__fxstatat@plt+0x575c>
  407678:	b	407680 <__fxstatat@plt+0x5760>
  40767c:	b	407968 <__fxstatat@plt+0x5a48>
  407680:	mov	w8, #0x1                   	// #1
  407684:	sturb	w8, [x29, #-122]
  407688:	ldur	w8, [x29, #-44]
  40768c:	cmp	w8, #0x2
  407690:	b.ne	407734 <__fxstatat@plt+0x5814>  // b.any
  407694:	ldurb	w8, [x29, #-116]
  407698:	tbnz	w8, #0, 407734 <__fxstatat@plt+0x5814>
  40769c:	ldur	x8, [x29, #-88]
  4076a0:	ldur	x9, [x29, #-24]
  4076a4:	cmp	x8, x9
  4076a8:	b.cs	4076c0 <__fxstatat@plt+0x57a0>  // b.hs, b.nlast
  4076ac:	ldur	x8, [x29, #-16]
  4076b0:	ldur	x9, [x29, #-88]
  4076b4:	add	x8, x8, x9
  4076b8:	mov	w10, #0x27                  	// #39
  4076bc:	strb	w10, [x8]
  4076c0:	ldur	x8, [x29, #-88]
  4076c4:	add	x8, x8, #0x1
  4076c8:	stur	x8, [x29, #-88]
  4076cc:	ldur	x8, [x29, #-88]
  4076d0:	ldur	x9, [x29, #-24]
  4076d4:	cmp	x8, x9
  4076d8:	b.cs	4076f0 <__fxstatat@plt+0x57d0>  // b.hs, b.nlast
  4076dc:	ldur	x8, [x29, #-16]
  4076e0:	ldur	x9, [x29, #-88]
  4076e4:	add	x8, x8, x9
  4076e8:	mov	w10, #0x24                  	// #36
  4076ec:	strb	w10, [x8]
  4076f0:	ldur	x8, [x29, #-88]
  4076f4:	add	x8, x8, #0x1
  4076f8:	stur	x8, [x29, #-88]
  4076fc:	ldur	x8, [x29, #-88]
  407700:	ldur	x9, [x29, #-24]
  407704:	cmp	x8, x9
  407708:	b.cs	407720 <__fxstatat@plt+0x5800>  // b.hs, b.nlast
  40770c:	ldur	x8, [x29, #-16]
  407710:	ldur	x9, [x29, #-88]
  407714:	add	x8, x8, x9
  407718:	mov	w10, #0x27                  	// #39
  40771c:	strb	w10, [x8]
  407720:	ldur	x8, [x29, #-88]
  407724:	add	x8, x8, #0x1
  407728:	stur	x8, [x29, #-88]
  40772c:	mov	w8, #0x1                   	// #1
  407730:	sturb	w8, [x29, #-116]
  407734:	ldur	x8, [x29, #-88]
  407738:	ldur	x9, [x29, #-24]
  40773c:	cmp	x8, x9
  407740:	b.cs	407758 <__fxstatat@plt+0x5838>  // b.hs, b.nlast
  407744:	ldur	x8, [x29, #-16]
  407748:	ldur	x9, [x29, #-88]
  40774c:	add	x8, x8, x9
  407750:	mov	w10, #0x5c                  	// #92
  407754:	strb	w10, [x8]
  407758:	ldur	x8, [x29, #-88]
  40775c:	add	x8, x8, #0x1
  407760:	stur	x8, [x29, #-88]
  407764:	ldurb	w8, [x29, #-116]
  407768:	tbnz	w8, #0, 407770 <__fxstatat@plt+0x5850>
  40776c:	b	4077e0 <__fxstatat@plt+0x58c0>
  407770:	ldurb	w8, [x29, #-122]
  407774:	tbnz	w8, #0, 4077e0 <__fxstatat@plt+0x58c0>
  407778:	ldur	x8, [x29, #-88]
  40777c:	ldur	x9, [x29, #-24]
  407780:	cmp	x8, x9
  407784:	b.cs	40779c <__fxstatat@plt+0x587c>  // b.hs, b.nlast
  407788:	ldur	x8, [x29, #-16]
  40778c:	ldur	x9, [x29, #-88]
  407790:	add	x8, x8, x9
  407794:	mov	w10, #0x27                  	// #39
  407798:	strb	w10, [x8]
  40779c:	ldur	x8, [x29, #-88]
  4077a0:	add	x8, x8, #0x1
  4077a4:	stur	x8, [x29, #-88]
  4077a8:	ldur	x8, [x29, #-88]
  4077ac:	ldur	x9, [x29, #-24]
  4077b0:	cmp	x8, x9
  4077b4:	b.cs	4077cc <__fxstatat@plt+0x58ac>  // b.hs, b.nlast
  4077b8:	ldur	x8, [x29, #-16]
  4077bc:	ldur	x9, [x29, #-88]
  4077c0:	add	x8, x8, x9
  4077c4:	mov	w10, #0x27                  	// #39
  4077c8:	strb	w10, [x8]
  4077cc:	ldur	x8, [x29, #-88]
  4077d0:	add	x8, x8, #0x1
  4077d4:	stur	x8, [x29, #-88]
  4077d8:	mov	w8, #0x0                   	// #0
  4077dc:	sturb	w8, [x29, #-116]
  4077e0:	ldur	x8, [x29, #-88]
  4077e4:	ldur	x9, [x29, #-24]
  4077e8:	cmp	x8, x9
  4077ec:	b.cs	407804 <__fxstatat@plt+0x58e4>  // b.hs, b.nlast
  4077f0:	ldurb	w8, [x29, #-119]
  4077f4:	ldur	x9, [x29, #-16]
  4077f8:	ldur	x10, [x29, #-88]
  4077fc:	add	x9, x9, x10
  407800:	strb	w8, [x9]
  407804:	ldur	x8, [x29, #-88]
  407808:	add	x8, x8, #0x1
  40780c:	stur	x8, [x29, #-88]
  407810:	ldurb	w8, [x29, #-123]
  407814:	tbnz	w8, #0, 407820 <__fxstatat@plt+0x5900>
  407818:	mov	w8, #0x0                   	// #0
  40781c:	sturb	w8, [x29, #-118]
  407820:	ldur	x8, [x29, #-80]
  407824:	add	x8, x8, #0x1
  407828:	stur	x8, [x29, #-80]
  40782c:	b	40699c <__fxstatat@plt+0x4a7c>
  407830:	ldur	x8, [x29, #-88]
  407834:	cbnz	x8, 407854 <__fxstatat@plt+0x5934>
  407838:	ldur	w8, [x29, #-44]
  40783c:	cmp	w8, #0x2
  407840:	b.ne	407854 <__fxstatat@plt+0x5934>  // b.any
  407844:	ldurb	w8, [x29, #-115]
  407848:	tbnz	w8, #0, 407850 <__fxstatat@plt+0x5930>
  40784c:	b	407854 <__fxstatat@plt+0x5934>
  407850:	b	407968 <__fxstatat@plt+0x5a48>
  407854:	ldur	w8, [x29, #-44]
  407858:	cmp	w8, #0x2
  40785c:	b.ne	4078d8 <__fxstatat@plt+0x59b8>  // b.any
  407860:	ldurb	w8, [x29, #-115]
  407864:	tbnz	w8, #0, 4078d8 <__fxstatat@plt+0x59b8>
  407868:	ldurb	w8, [x29, #-117]
  40786c:	tbnz	w8, #0, 407874 <__fxstatat@plt+0x5954>
  407870:	b	4078d8 <__fxstatat@plt+0x59b8>
  407874:	ldurb	w8, [x29, #-118]
  407878:	tbnz	w8, #0, 407880 <__fxstatat@plt+0x5960>
  40787c:	b	4078b8 <__fxstatat@plt+0x5998>
  407880:	ldur	x0, [x29, #-16]
  407884:	ldur	x1, [x29, #-96]
  407888:	ldur	x2, [x29, #-32]
  40788c:	ldur	x3, [x29, #-40]
  407890:	ldur	w5, [x29, #-48]
  407894:	ldur	x6, [x29, #-56]
  407898:	ldur	x7, [x29, #-64]
  40789c:	ldur	x8, [x29, #-72]
  4078a0:	mov	w4, #0x5                   	// #5
  4078a4:	mov	x9, sp
  4078a8:	str	x8, [x9]
  4078ac:	bl	406704 <__fxstatat@plt+0x47e4>
  4078b0:	stur	x0, [x29, #-8]
  4078b4:	b	4079c4 <__fxstatat@plt+0x5aa4>
  4078b8:	ldur	x8, [x29, #-24]
  4078bc:	cbnz	x8, 4078d8 <__fxstatat@plt+0x59b8>
  4078c0:	ldur	x8, [x29, #-96]
  4078c4:	cbz	x8, 4078d8 <__fxstatat@plt+0x59b8>
  4078c8:	ldur	x8, [x29, #-96]
  4078cc:	stur	x8, [x29, #-24]
  4078d0:	stur	xzr, [x29, #-88]
  4078d4:	b	4067ac <__fxstatat@plt+0x488c>
  4078d8:	ldur	x8, [x29, #-104]
  4078dc:	cbz	x8, 407938 <__fxstatat@plt+0x5a18>
  4078e0:	ldurb	w8, [x29, #-115]
  4078e4:	tbnz	w8, #0, 407938 <__fxstatat@plt+0x5a18>
  4078e8:	ldur	x8, [x29, #-104]
  4078ec:	ldrb	w9, [x8]
  4078f0:	cbz	w9, 407938 <__fxstatat@plt+0x5a18>
  4078f4:	ldur	x8, [x29, #-88]
  4078f8:	ldur	x9, [x29, #-24]
  4078fc:	cmp	x8, x9
  407900:	b.cs	40791c <__fxstatat@plt+0x59fc>  // b.hs, b.nlast
  407904:	ldur	x8, [x29, #-104]
  407908:	ldrb	w9, [x8]
  40790c:	ldur	x8, [x29, #-16]
  407910:	ldur	x10, [x29, #-88]
  407914:	add	x8, x8, x10
  407918:	strb	w9, [x8]
  40791c:	ldur	x8, [x29, #-88]
  407920:	add	x8, x8, #0x1
  407924:	stur	x8, [x29, #-88]
  407928:	ldur	x8, [x29, #-104]
  40792c:	add	x8, x8, #0x1
  407930:	stur	x8, [x29, #-104]
  407934:	b	4078e8 <__fxstatat@plt+0x59c8>
  407938:	ldur	x8, [x29, #-88]
  40793c:	ldur	x9, [x29, #-24]
  407940:	cmp	x8, x9
  407944:	b.cs	40795c <__fxstatat@plt+0x5a3c>  // b.hs, b.nlast
  407948:	ldur	x8, [x29, #-16]
  40794c:	ldur	x9, [x29, #-88]
  407950:	add	x8, x8, x9
  407954:	mov	w10, #0x0                   	// #0
  407958:	strb	w10, [x8]
  40795c:	ldur	x8, [x29, #-88]
  407960:	stur	x8, [x29, #-8]
  407964:	b	4079c4 <__fxstatat@plt+0x5aa4>
  407968:	ldur	w8, [x29, #-44]
  40796c:	cmp	w8, #0x2
  407970:	b.ne	407988 <__fxstatat@plt+0x5a68>  // b.any
  407974:	ldurb	w8, [x29, #-113]
  407978:	tbnz	w8, #0, 407980 <__fxstatat@plt+0x5a60>
  40797c:	b	407988 <__fxstatat@plt+0x5a68>
  407980:	mov	w8, #0x4                   	// #4
  407984:	stur	w8, [x29, #-44]
  407988:	ldur	x0, [x29, #-16]
  40798c:	ldur	x1, [x29, #-24]
  407990:	ldur	x2, [x29, #-32]
  407994:	ldur	x3, [x29, #-40]
  407998:	ldur	w4, [x29, #-44]
  40799c:	ldur	w8, [x29, #-48]
  4079a0:	and	w5, w8, #0xfffffffd
  4079a4:	ldur	x7, [x29, #-64]
  4079a8:	ldur	x9, [x29, #-72]
  4079ac:	mov	x10, xzr
  4079b0:	mov	x6, x10
  4079b4:	mov	x10, sp
  4079b8:	str	x9, [x10]
  4079bc:	bl	406704 <__fxstatat@plt+0x47e4>
  4079c0:	stur	x0, [x29, #-8]
  4079c4:	ldur	x0, [x29, #-8]
  4079c8:	ldr	x28, [sp, #288]
  4079cc:	ldp	x29, x30, [sp, #272]
  4079d0:	add	sp, sp, #0x130
  4079d4:	ret
  4079d8:	sub	sp, sp, #0x30
  4079dc:	stp	x29, x30, [sp, #32]
  4079e0:	add	x29, sp, #0x20
  4079e4:	mov	x8, xzr
  4079e8:	stur	x0, [x29, #-8]
  4079ec:	str	x1, [sp, #16]
  4079f0:	str	x2, [sp, #8]
  4079f4:	ldur	x0, [x29, #-8]
  4079f8:	ldr	x1, [sp, #16]
  4079fc:	ldr	x3, [sp, #8]
  407a00:	mov	x2, x8
  407a04:	bl	407a14 <__fxstatat@plt+0x5af4>
  407a08:	ldp	x29, x30, [sp, #32]
  407a0c:	add	sp, sp, #0x30
  407a10:	ret
  407a14:	sub	sp, sp, #0x70
  407a18:	stp	x29, x30, [sp, #96]
  407a1c:	add	x29, sp, #0x60
  407a20:	stur	x0, [x29, #-8]
  407a24:	stur	x1, [x29, #-16]
  407a28:	stur	x2, [x29, #-24]
  407a2c:	stur	x3, [x29, #-32]
  407a30:	ldur	x8, [x29, #-32]
  407a34:	cbz	x8, 407a44 <__fxstatat@plt+0x5b24>
  407a38:	ldur	x8, [x29, #-32]
  407a3c:	str	x8, [sp, #24]
  407a40:	b	407a50 <__fxstatat@plt+0x5b30>
  407a44:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  407a48:	add	x8, x8, #0x358
  407a4c:	str	x8, [sp, #24]
  407a50:	ldr	x8, [sp, #24]
  407a54:	stur	x8, [x29, #-40]
  407a58:	bl	401eb0 <__errno_location@plt>
  407a5c:	ldr	w9, [x0]
  407a60:	stur	w9, [x29, #-44]
  407a64:	ldur	x8, [x29, #-40]
  407a68:	ldr	w9, [x8, #4]
  407a6c:	ldur	x8, [x29, #-24]
  407a70:	mov	x10, xzr
  407a74:	mov	w11, #0x1                   	// #1
  407a78:	mov	w12, wzr
  407a7c:	cmp	x8, #0x0
  407a80:	csel	w11, w12, w11, ne  // ne = any
  407a84:	orr	w9, w9, w11
  407a88:	str	w9, [sp, #48]
  407a8c:	ldur	x2, [x29, #-8]
  407a90:	ldur	x3, [x29, #-16]
  407a94:	ldur	x8, [x29, #-40]
  407a98:	ldr	w4, [x8]
  407a9c:	ldr	w5, [sp, #48]
  407aa0:	ldur	x8, [x29, #-40]
  407aa4:	add	x6, x8, #0x8
  407aa8:	ldur	x8, [x29, #-40]
  407aac:	ldr	x7, [x8, #40]
  407ab0:	ldur	x8, [x29, #-40]
  407ab4:	ldr	x8, [x8, #48]
  407ab8:	mov	x0, x10
  407abc:	mov	x1, x10
  407ac0:	mov	x10, sp
  407ac4:	str	x8, [x10]
  407ac8:	bl	406704 <__fxstatat@plt+0x47e4>
  407acc:	add	x8, x0, #0x1
  407ad0:	str	x8, [sp, #40]
  407ad4:	ldr	x0, [sp, #40]
  407ad8:	bl	40ad34 <__fxstatat@plt+0x8e14>
  407adc:	str	x0, [sp, #32]
  407ae0:	ldr	x0, [sp, #32]
  407ae4:	ldr	x1, [sp, #40]
  407ae8:	ldur	x2, [x29, #-8]
  407aec:	ldur	x3, [x29, #-16]
  407af0:	ldur	x8, [x29, #-40]
  407af4:	ldr	w4, [x8]
  407af8:	ldr	w5, [sp, #48]
  407afc:	ldur	x8, [x29, #-40]
  407b00:	add	x6, x8, #0x8
  407b04:	ldur	x8, [x29, #-40]
  407b08:	ldr	x7, [x8, #40]
  407b0c:	ldur	x8, [x29, #-40]
  407b10:	ldr	x8, [x8, #48]
  407b14:	mov	x10, sp
  407b18:	str	x8, [x10]
  407b1c:	bl	406704 <__fxstatat@plt+0x47e4>
  407b20:	ldur	w9, [x29, #-44]
  407b24:	str	w9, [sp, #20]
  407b28:	bl	401eb0 <__errno_location@plt>
  407b2c:	ldr	w9, [sp, #20]
  407b30:	str	w9, [x0]
  407b34:	ldur	x8, [x29, #-24]
  407b38:	cbz	x8, 407b4c <__fxstatat@plt+0x5c2c>
  407b3c:	ldr	x8, [sp, #40]
  407b40:	subs	x8, x8, #0x1
  407b44:	ldur	x9, [x29, #-24]
  407b48:	str	x8, [x9]
  407b4c:	ldr	x0, [sp, #32]
  407b50:	ldp	x29, x30, [sp, #96]
  407b54:	add	sp, sp, #0x70
  407b58:	ret
  407b5c:	sub	sp, sp, #0x30
  407b60:	stp	x29, x30, [sp, #32]
  407b64:	add	x29, sp, #0x20
  407b68:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  407b6c:	add	x8, x8, #0x2a8
  407b70:	mov	w9, #0x1                   	// #1
  407b74:	adrp	x10, 421000 <__fxstatat@plt+0x1f0e0>
  407b78:	add	x10, x10, #0x2b8
  407b7c:	ldr	x8, [x8]
  407b80:	stur	x8, [x29, #-8]
  407b84:	stur	w9, [x29, #-12]
  407b88:	str	x10, [sp, #8]
  407b8c:	ldur	w8, [x29, #-12]
  407b90:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  407b94:	add	x9, x9, #0x2b0
  407b98:	ldr	w10, [x9]
  407b9c:	cmp	w8, w10
  407ba0:	b.ge	407bd0 <__fxstatat@plt+0x5cb0>  // b.tcont
  407ba4:	ldur	x8, [x29, #-8]
  407ba8:	ldursw	x9, [x29, #-12]
  407bac:	mov	x10, #0x10                  	// #16
  407bb0:	mul	x9, x10, x9
  407bb4:	add	x8, x8, x9
  407bb8:	ldr	x0, [x8, #8]
  407bbc:	bl	401d70 <free@plt>
  407bc0:	ldur	w8, [x29, #-12]
  407bc4:	add	w8, w8, #0x1
  407bc8:	stur	w8, [x29, #-12]
  407bcc:	b	407b8c <__fxstatat@plt+0x5c6c>
  407bd0:	ldur	x8, [x29, #-8]
  407bd4:	ldr	x8, [x8, #8]
  407bd8:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  407bdc:	add	x9, x9, #0x390
  407be0:	cmp	x8, x9
  407be4:	b.eq	407c0c <__fxstatat@plt+0x5cec>  // b.none
  407be8:	ldur	x8, [x29, #-8]
  407bec:	ldr	x0, [x8, #8]
  407bf0:	bl	401d70 <free@plt>
  407bf4:	mov	x8, #0x100                 	// #256
  407bf8:	ldr	x9, [sp, #8]
  407bfc:	str	x8, [x9]
  407c00:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  407c04:	add	x8, x8, #0x390
  407c08:	str	x8, [x9, #8]
  407c0c:	ldur	x8, [x29, #-8]
  407c10:	ldr	x9, [sp, #8]
  407c14:	cmp	x8, x9
  407c18:	b.eq	407c34 <__fxstatat@plt+0x5d14>  // b.none
  407c1c:	ldur	x0, [x29, #-8]
  407c20:	bl	401d70 <free@plt>
  407c24:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  407c28:	add	x8, x8, #0x2a8
  407c2c:	ldr	x9, [sp, #8]
  407c30:	str	x9, [x8]
  407c34:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  407c38:	add	x8, x8, #0x2b0
  407c3c:	mov	w9, #0x1                   	// #1
  407c40:	str	w9, [x8]
  407c44:	ldp	x29, x30, [sp, #32]
  407c48:	add	sp, sp, #0x30
  407c4c:	ret
  407c50:	sub	sp, sp, #0x20
  407c54:	stp	x29, x30, [sp, #16]
  407c58:	add	x29, sp, #0x10
  407c5c:	mov	x2, #0xffffffffffffffff    	// #-1
  407c60:	adrp	x3, 421000 <__fxstatat@plt+0x1f0e0>
  407c64:	add	x3, x3, #0x358
  407c68:	stur	w0, [x29, #-4]
  407c6c:	str	x1, [sp]
  407c70:	ldur	w0, [x29, #-4]
  407c74:	ldr	x1, [sp]
  407c78:	bl	407c88 <__fxstatat@plt+0x5d68>
  407c7c:	ldp	x29, x30, [sp, #16]
  407c80:	add	sp, sp, #0x20
  407c84:	ret
  407c88:	sub	sp, sp, #0x90
  407c8c:	stp	x29, x30, [sp, #128]
  407c90:	add	x29, sp, #0x80
  407c94:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  407c98:	add	x8, x8, #0x2a8
  407c9c:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  407ca0:	add	x9, x9, #0x2b0
  407ca4:	stur	w0, [x29, #-4]
  407ca8:	stur	x1, [x29, #-16]
  407cac:	stur	x2, [x29, #-24]
  407cb0:	stur	x3, [x29, #-32]
  407cb4:	str	x8, [sp, #32]
  407cb8:	str	x9, [sp, #24]
  407cbc:	bl	401eb0 <__errno_location@plt>
  407cc0:	ldr	w10, [x0]
  407cc4:	stur	w10, [x29, #-36]
  407cc8:	ldr	x8, [sp, #32]
  407ccc:	ldr	x9, [x8]
  407cd0:	stur	x9, [x29, #-48]
  407cd4:	ldur	w10, [x29, #-4]
  407cd8:	cmp	w10, #0x0
  407cdc:	cset	w10, ge  // ge = tcont
  407ce0:	tbnz	w10, #0, 407ce8 <__fxstatat@plt+0x5dc8>
  407ce4:	bl	401ce0 <abort@plt>
  407ce8:	ldr	x8, [sp, #24]
  407cec:	ldr	w9, [x8]
  407cf0:	ldur	w10, [x29, #-4]
  407cf4:	cmp	w9, w10
  407cf8:	b.gt	407dec <__fxstatat@plt+0x5ecc>
  407cfc:	ldur	x8, [x29, #-48]
  407d00:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  407d04:	add	x9, x9, #0x2b8
  407d08:	cmp	x8, x9
  407d0c:	cset	w10, eq  // eq = none
  407d10:	and	w10, w10, #0x1
  407d14:	sturb	w10, [x29, #-49]
  407d18:	mov	w10, #0x7ffffffe            	// #2147483646
  407d1c:	stur	w10, [x29, #-56]
  407d20:	ldur	w10, [x29, #-56]
  407d24:	ldur	w11, [x29, #-4]
  407d28:	cmp	w10, w11
  407d2c:	b.ge	407d34 <__fxstatat@plt+0x5e14>  // b.tcont
  407d30:	bl	40ae90 <__fxstatat@plt+0x8f70>
  407d34:	ldurb	w8, [x29, #-49]
  407d38:	tbnz	w8, #0, 407d40 <__fxstatat@plt+0x5e20>
  407d3c:	b	407d4c <__fxstatat@plt+0x5e2c>
  407d40:	mov	x8, xzr
  407d44:	str	x8, [sp, #16]
  407d48:	b	407d54 <__fxstatat@plt+0x5e34>
  407d4c:	ldur	x8, [x29, #-48]
  407d50:	str	x8, [sp, #16]
  407d54:	ldr	x8, [sp, #16]
  407d58:	ldur	w9, [x29, #-4]
  407d5c:	add	w9, w9, #0x1
  407d60:	mov	w10, #0x10                  	// #16
  407d64:	smull	x1, w9, w10
  407d68:	mov	x0, x8
  407d6c:	bl	40abd4 <__fxstatat@plt+0x8cb4>
  407d70:	stur	x0, [x29, #-48]
  407d74:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  407d78:	add	x8, x8, #0x2a8
  407d7c:	str	x0, [x8]
  407d80:	ldurb	w9, [x29, #-49]
  407d84:	tbnz	w9, #0, 407d8c <__fxstatat@plt+0x5e6c>
  407d88:	b	407da0 <__fxstatat@plt+0x5e80>
  407d8c:	ldur	x8, [x29, #-48]
  407d90:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  407d94:	add	x9, x9, #0x2b8
  407d98:	ldr	q0, [x9]
  407d9c:	str	q0, [x8]
  407da0:	ldur	x8, [x29, #-48]
  407da4:	ldr	x9, [sp, #24]
  407da8:	ldrsw	x10, [x9]
  407dac:	mov	x11, #0x10                  	// #16
  407db0:	mul	x10, x11, x10
  407db4:	add	x0, x8, x10
  407db8:	ldur	w12, [x29, #-4]
  407dbc:	add	w12, w12, #0x1
  407dc0:	ldr	w13, [x9]
  407dc4:	subs	w12, w12, w13
  407dc8:	mov	w13, #0x10                  	// #16
  407dcc:	smull	x2, w12, w13
  407dd0:	mov	w12, wzr
  407dd4:	mov	w1, w12
  407dd8:	bl	401c30 <memset@plt>
  407ddc:	ldur	w12, [x29, #-4]
  407de0:	add	w12, w12, #0x1
  407de4:	ldr	x8, [sp, #24]
  407de8:	str	w12, [x8]
  407dec:	ldur	x8, [x29, #-48]
  407df0:	ldursw	x9, [x29, #-4]
  407df4:	mov	x10, #0x10                  	// #16
  407df8:	mul	x9, x10, x9
  407dfc:	ldr	x8, [x8, x9]
  407e00:	str	x8, [sp, #64]
  407e04:	ldur	x8, [x29, #-48]
  407e08:	ldursw	x9, [x29, #-4]
  407e0c:	mul	x9, x10, x9
  407e10:	add	x8, x8, x9
  407e14:	ldr	x8, [x8, #8]
  407e18:	str	x8, [sp, #56]
  407e1c:	ldur	x8, [x29, #-32]
  407e20:	ldr	w11, [x8, #4]
  407e24:	orr	w11, w11, #0x1
  407e28:	str	w11, [sp, #52]
  407e2c:	ldr	x0, [sp, #56]
  407e30:	ldr	x1, [sp, #64]
  407e34:	ldur	x2, [x29, #-16]
  407e38:	ldur	x3, [x29, #-24]
  407e3c:	ldur	x8, [x29, #-32]
  407e40:	ldr	w4, [x8]
  407e44:	ldr	w5, [sp, #52]
  407e48:	ldur	x8, [x29, #-32]
  407e4c:	add	x6, x8, #0x8
  407e50:	ldur	x8, [x29, #-32]
  407e54:	ldr	x7, [x8, #40]
  407e58:	ldur	x8, [x29, #-32]
  407e5c:	ldr	x8, [x8, #48]
  407e60:	mov	x9, sp
  407e64:	str	x8, [x9]
  407e68:	bl	406704 <__fxstatat@plt+0x47e4>
  407e6c:	str	x0, [sp, #40]
  407e70:	ldr	x8, [sp, #64]
  407e74:	ldr	x9, [sp, #40]
  407e78:	cmp	x8, x9
  407e7c:	b.hi	407f20 <__fxstatat@plt+0x6000>  // b.pmore
  407e80:	ldr	x8, [sp, #40]
  407e84:	add	x8, x8, #0x1
  407e88:	str	x8, [sp, #64]
  407e8c:	ldur	x9, [x29, #-48]
  407e90:	ldursw	x10, [x29, #-4]
  407e94:	mov	x11, #0x10                  	// #16
  407e98:	mul	x10, x11, x10
  407e9c:	str	x8, [x9, x10]
  407ea0:	ldr	x8, [sp, #56]
  407ea4:	adrp	x9, 421000 <__fxstatat@plt+0x1f0e0>
  407ea8:	add	x9, x9, #0x390
  407eac:	cmp	x8, x9
  407eb0:	b.eq	407ebc <__fxstatat@plt+0x5f9c>  // b.none
  407eb4:	ldr	x0, [sp, #56]
  407eb8:	bl	401d70 <free@plt>
  407ebc:	ldr	x0, [sp, #64]
  407ec0:	bl	40ad34 <__fxstatat@plt+0x8e14>
  407ec4:	str	x0, [sp, #56]
  407ec8:	ldur	x8, [x29, #-48]
  407ecc:	ldursw	x9, [x29, #-4]
  407ed0:	mov	x10, #0x10                  	// #16
  407ed4:	mul	x9, x10, x9
  407ed8:	add	x8, x8, x9
  407edc:	str	x0, [x8, #8]
  407ee0:	ldr	x0, [sp, #56]
  407ee4:	ldr	x1, [sp, #64]
  407ee8:	ldur	x2, [x29, #-16]
  407eec:	ldur	x3, [x29, #-24]
  407ef0:	ldur	x8, [x29, #-32]
  407ef4:	ldr	w4, [x8]
  407ef8:	ldr	w5, [sp, #52]
  407efc:	ldur	x8, [x29, #-32]
  407f00:	add	x6, x8, #0x8
  407f04:	ldur	x8, [x29, #-32]
  407f08:	ldr	x7, [x8, #40]
  407f0c:	ldur	x8, [x29, #-32]
  407f10:	ldr	x8, [x8, #48]
  407f14:	mov	x9, sp
  407f18:	str	x8, [x9]
  407f1c:	bl	406704 <__fxstatat@plt+0x47e4>
  407f20:	ldur	w8, [x29, #-36]
  407f24:	str	w8, [sp, #12]
  407f28:	bl	401eb0 <__errno_location@plt>
  407f2c:	ldr	w8, [sp, #12]
  407f30:	str	w8, [x0]
  407f34:	ldr	x0, [sp, #56]
  407f38:	ldp	x29, x30, [sp, #128]
  407f3c:	add	sp, sp, #0x90
  407f40:	ret
  407f44:	sub	sp, sp, #0x30
  407f48:	stp	x29, x30, [sp, #32]
  407f4c:	add	x29, sp, #0x20
  407f50:	adrp	x3, 421000 <__fxstatat@plt+0x1f0e0>
  407f54:	add	x3, x3, #0x358
  407f58:	stur	w0, [x29, #-4]
  407f5c:	str	x1, [sp, #16]
  407f60:	str	x2, [sp, #8]
  407f64:	ldur	w0, [x29, #-4]
  407f68:	ldr	x1, [sp, #16]
  407f6c:	ldr	x2, [sp, #8]
  407f70:	bl	407c88 <__fxstatat@plt+0x5d68>
  407f74:	ldp	x29, x30, [sp, #32]
  407f78:	add	sp, sp, #0x30
  407f7c:	ret
  407f80:	sub	sp, sp, #0x20
  407f84:	stp	x29, x30, [sp, #16]
  407f88:	add	x29, sp, #0x10
  407f8c:	mov	w8, wzr
  407f90:	str	x0, [sp, #8]
  407f94:	ldr	x1, [sp, #8]
  407f98:	mov	w0, w8
  407f9c:	bl	407c50 <__fxstatat@plt+0x5d30>
  407fa0:	ldp	x29, x30, [sp, #16]
  407fa4:	add	sp, sp, #0x20
  407fa8:	ret
  407fac:	sub	sp, sp, #0x20
  407fb0:	stp	x29, x30, [sp, #16]
  407fb4:	add	x29, sp, #0x10
  407fb8:	mov	w8, wzr
  407fbc:	str	x0, [sp, #8]
  407fc0:	str	x1, [sp]
  407fc4:	ldr	x1, [sp, #8]
  407fc8:	ldr	x2, [sp]
  407fcc:	mov	w0, w8
  407fd0:	bl	407f44 <__fxstatat@plt+0x6024>
  407fd4:	ldp	x29, x30, [sp, #16]
  407fd8:	add	sp, sp, #0x20
  407fdc:	ret
  407fe0:	sub	sp, sp, #0x70
  407fe4:	stp	x29, x30, [sp, #96]
  407fe8:	add	x29, sp, #0x60
  407fec:	mov	x8, #0xffffffffffffffff    	// #-1
  407ff0:	add	x9, sp, #0x18
  407ff4:	stur	w0, [x29, #-4]
  407ff8:	stur	w1, [x29, #-8]
  407ffc:	stur	x2, [x29, #-16]
  408000:	ldur	w0, [x29, #-8]
  408004:	str	x8, [sp, #16]
  408008:	mov	x8, x9
  40800c:	str	x9, [sp, #8]
  408010:	bl	408034 <__fxstatat@plt+0x6114>
  408014:	ldur	w0, [x29, #-4]
  408018:	ldur	x1, [x29, #-16]
  40801c:	ldr	x2, [sp, #16]
  408020:	ldr	x3, [sp, #8]
  408024:	bl	407c88 <__fxstatat@plt+0x5d68>
  408028:	ldp	x29, x30, [sp, #96]
  40802c:	add	sp, sp, #0x70
  408030:	ret
  408034:	sub	sp, sp, #0x20
  408038:	stp	x29, x30, [sp, #16]
  40803c:	add	x29, sp, #0x10
  408040:	mov	x2, #0x38                  	// #56
  408044:	stur	w0, [x29, #-4]
  408048:	mov	x0, x8
  40804c:	mov	w9, wzr
  408050:	mov	w1, w9
  408054:	str	x8, [sp]
  408058:	bl	401c30 <memset@plt>
  40805c:	ldur	w9, [x29, #-4]
  408060:	cmp	w9, #0xa
  408064:	b.ne	40806c <__fxstatat@plt+0x614c>  // b.any
  408068:	bl	401ce0 <abort@plt>
  40806c:	ldur	w8, [x29, #-4]
  408070:	ldr	x9, [sp]
  408074:	str	w8, [x9]
  408078:	ldp	x29, x30, [sp, #16]
  40807c:	add	sp, sp, #0x20
  408080:	ret
  408084:	sub	sp, sp, #0x70
  408088:	stp	x29, x30, [sp, #96]
  40808c:	add	x29, sp, #0x60
  408090:	add	x8, sp, #0x10
  408094:	stur	w0, [x29, #-4]
  408098:	stur	w1, [x29, #-8]
  40809c:	stur	x2, [x29, #-16]
  4080a0:	stur	x3, [x29, #-24]
  4080a4:	ldur	w0, [x29, #-8]
  4080a8:	str	x8, [sp, #8]
  4080ac:	bl	408034 <__fxstatat@plt+0x6114>
  4080b0:	ldur	w0, [x29, #-4]
  4080b4:	ldur	x1, [x29, #-16]
  4080b8:	ldur	x2, [x29, #-24]
  4080bc:	ldr	x3, [sp, #8]
  4080c0:	bl	407c88 <__fxstatat@plt+0x5d68>
  4080c4:	ldp	x29, x30, [sp, #96]
  4080c8:	add	sp, sp, #0x70
  4080cc:	ret
  4080d0:	sub	sp, sp, #0x20
  4080d4:	stp	x29, x30, [sp, #16]
  4080d8:	add	x29, sp, #0x10
  4080dc:	mov	w8, wzr
  4080e0:	stur	w0, [x29, #-4]
  4080e4:	str	x1, [sp]
  4080e8:	ldur	w1, [x29, #-4]
  4080ec:	ldr	x2, [sp]
  4080f0:	mov	w0, w8
  4080f4:	bl	407fe0 <__fxstatat@plt+0x60c0>
  4080f8:	ldp	x29, x30, [sp, #16]
  4080fc:	add	sp, sp, #0x20
  408100:	ret
  408104:	sub	sp, sp, #0x30
  408108:	stp	x29, x30, [sp, #32]
  40810c:	add	x29, sp, #0x20
  408110:	mov	w8, wzr
  408114:	stur	w0, [x29, #-4]
  408118:	str	x1, [sp, #16]
  40811c:	str	x2, [sp, #8]
  408120:	ldur	w1, [x29, #-4]
  408124:	ldr	x2, [sp, #16]
  408128:	ldr	x3, [sp, #8]
  40812c:	mov	w0, w8
  408130:	bl	408084 <__fxstatat@plt+0x6164>
  408134:	ldp	x29, x30, [sp, #32]
  408138:	add	sp, sp, #0x30
  40813c:	ret
  408140:	sub	sp, sp, #0x70
  408144:	stp	x29, x30, [sp, #96]
  408148:	add	x29, sp, #0x60
  40814c:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  408150:	add	x8, x8, #0x358
  408154:	mov	x9, #0x38                  	// #56
  408158:	mov	w10, #0x1                   	// #1
  40815c:	mov	w11, wzr
  408160:	add	x12, sp, #0x10
  408164:	stur	x0, [x29, #-8]
  408168:	stur	x1, [x29, #-16]
  40816c:	sturb	w2, [x29, #-17]
  408170:	mov	x0, x12
  408174:	mov	x1, x8
  408178:	mov	x2, x9
  40817c:	str	w10, [sp, #12]
  408180:	str	w11, [sp, #8]
  408184:	str	x12, [sp]
  408188:	bl	401a40 <memcpy@plt>
  40818c:	ldurb	w1, [x29, #-17]
  408190:	ldr	x0, [sp]
  408194:	ldr	w2, [sp, #12]
  408198:	bl	4064cc <__fxstatat@plt+0x45ac>
  40819c:	ldur	x1, [x29, #-8]
  4081a0:	ldur	x2, [x29, #-16]
  4081a4:	ldr	w10, [sp, #8]
  4081a8:	mov	w0, w10
  4081ac:	ldr	x3, [sp]
  4081b0:	bl	407c88 <__fxstatat@plt+0x5d68>
  4081b4:	ldp	x29, x30, [sp, #96]
  4081b8:	add	sp, sp, #0x70
  4081bc:	ret
  4081c0:	sub	sp, sp, #0x20
  4081c4:	stp	x29, x30, [sp, #16]
  4081c8:	add	x29, sp, #0x10
  4081cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4081d0:	str	x0, [sp, #8]
  4081d4:	strb	w1, [sp, #7]
  4081d8:	ldr	x0, [sp, #8]
  4081dc:	ldrb	w2, [sp, #7]
  4081e0:	mov	x1, x8
  4081e4:	bl	408140 <__fxstatat@plt+0x6220>
  4081e8:	ldp	x29, x30, [sp, #16]
  4081ec:	add	sp, sp, #0x20
  4081f0:	ret
  4081f4:	sub	sp, sp, #0x20
  4081f8:	stp	x29, x30, [sp, #16]
  4081fc:	add	x29, sp, #0x10
  408200:	str	x0, [sp, #8]
  408204:	ldr	x0, [sp, #8]
  408208:	mov	w1, #0x3a                  	// #58
  40820c:	bl	4081c0 <__fxstatat@plt+0x62a0>
  408210:	ldp	x29, x30, [sp, #16]
  408214:	add	sp, sp, #0x20
  408218:	ret
  40821c:	sub	sp, sp, #0x20
  408220:	stp	x29, x30, [sp, #16]
  408224:	add	x29, sp, #0x10
  408228:	str	x0, [sp, #8]
  40822c:	str	x1, [sp]
  408230:	ldr	x0, [sp, #8]
  408234:	ldr	x1, [sp]
  408238:	mov	w2, #0x3a                  	// #58
  40823c:	bl	408140 <__fxstatat@plt+0x6220>
  408240:	ldp	x29, x30, [sp, #16]
  408244:	add	sp, sp, #0x20
  408248:	ret
  40824c:	sub	sp, sp, #0xc0
  408250:	stp	x29, x30, [sp, #176]
  408254:	add	x29, sp, #0xb0
  408258:	mov	x8, #0x38                  	// #56
  40825c:	mov	w9, #0x1                   	// #1
  408260:	mov	x10, #0xffffffffffffffff    	// #-1
  408264:	sub	x11, x29, #0x48
  408268:	add	x12, sp, #0x30
  40826c:	stur	w0, [x29, #-4]
  408270:	stur	w1, [x29, #-8]
  408274:	stur	x2, [x29, #-16]
  408278:	ldur	w0, [x29, #-8]
  40827c:	str	x8, [sp, #40]
  408280:	mov	x8, x12
  408284:	str	w9, [sp, #36]
  408288:	str	x10, [sp, #24]
  40828c:	str	x11, [sp, #16]
  408290:	str	x12, [sp, #8]
  408294:	bl	408034 <__fxstatat@plt+0x6114>
  408298:	ldr	x0, [sp, #16]
  40829c:	ldr	x1, [sp, #8]
  4082a0:	ldr	x2, [sp, #40]
  4082a4:	bl	401a40 <memcpy@plt>
  4082a8:	ldr	x0, [sp, #16]
  4082ac:	mov	w1, #0x3a                  	// #58
  4082b0:	ldr	w2, [sp, #36]
  4082b4:	bl	4064cc <__fxstatat@plt+0x45ac>
  4082b8:	ldur	w9, [x29, #-4]
  4082bc:	ldur	x1, [x29, #-16]
  4082c0:	mov	w0, w9
  4082c4:	ldr	x2, [sp, #24]
  4082c8:	ldr	x3, [sp, #16]
  4082cc:	bl	407c88 <__fxstatat@plt+0x5d68>
  4082d0:	ldp	x29, x30, [sp, #176]
  4082d4:	add	sp, sp, #0xc0
  4082d8:	ret
  4082dc:	sub	sp, sp, #0x30
  4082e0:	stp	x29, x30, [sp, #32]
  4082e4:	add	x29, sp, #0x20
  4082e8:	mov	x4, #0xffffffffffffffff    	// #-1
  4082ec:	stur	w0, [x29, #-4]
  4082f0:	str	x1, [sp, #16]
  4082f4:	str	x2, [sp, #8]
  4082f8:	str	x3, [sp]
  4082fc:	ldur	w0, [x29, #-4]
  408300:	ldr	x1, [sp, #16]
  408304:	ldr	x2, [sp, #8]
  408308:	ldr	x3, [sp]
  40830c:	bl	40831c <__fxstatat@plt+0x63fc>
  408310:	ldp	x29, x30, [sp, #32]
  408314:	add	sp, sp, #0x30
  408318:	ret
  40831c:	sub	sp, sp, #0x80
  408320:	stp	x29, x30, [sp, #112]
  408324:	add	x29, sp, #0x70
  408328:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  40832c:	add	x8, x8, #0x358
  408330:	mov	x9, #0x38                  	// #56
  408334:	add	x10, sp, #0x10
  408338:	stur	w0, [x29, #-4]
  40833c:	stur	x1, [x29, #-16]
  408340:	stur	x2, [x29, #-24]
  408344:	stur	x3, [x29, #-32]
  408348:	stur	x4, [x29, #-40]
  40834c:	mov	x0, x10
  408350:	mov	x1, x8
  408354:	mov	x2, x9
  408358:	str	x10, [sp, #8]
  40835c:	bl	401a40 <memcpy@plt>
  408360:	ldur	x1, [x29, #-16]
  408364:	ldur	x2, [x29, #-24]
  408368:	ldr	x0, [sp, #8]
  40836c:	bl	4065d4 <__fxstatat@plt+0x46b4>
  408370:	ldur	w0, [x29, #-4]
  408374:	ldur	x1, [x29, #-32]
  408378:	ldur	x2, [x29, #-40]
  40837c:	ldr	x3, [sp, #8]
  408380:	bl	407c88 <__fxstatat@plt+0x5d68>
  408384:	ldp	x29, x30, [sp, #112]
  408388:	add	sp, sp, #0x80
  40838c:	ret
  408390:	sub	sp, sp, #0x30
  408394:	stp	x29, x30, [sp, #32]
  408398:	add	x29, sp, #0x20
  40839c:	mov	w8, wzr
  4083a0:	stur	x0, [x29, #-8]
  4083a4:	str	x1, [sp, #16]
  4083a8:	str	x2, [sp, #8]
  4083ac:	ldur	x1, [x29, #-8]
  4083b0:	ldr	x2, [sp, #16]
  4083b4:	ldr	x3, [sp, #8]
  4083b8:	mov	w0, w8
  4083bc:	bl	4082dc <__fxstatat@plt+0x63bc>
  4083c0:	ldp	x29, x30, [sp, #32]
  4083c4:	add	sp, sp, #0x30
  4083c8:	ret
  4083cc:	sub	sp, sp, #0x30
  4083d0:	stp	x29, x30, [sp, #32]
  4083d4:	add	x29, sp, #0x20
  4083d8:	mov	w8, wzr
  4083dc:	stur	x0, [x29, #-8]
  4083e0:	str	x1, [sp, #16]
  4083e4:	str	x2, [sp, #8]
  4083e8:	str	x3, [sp]
  4083ec:	ldur	x1, [x29, #-8]
  4083f0:	ldr	x2, [sp, #16]
  4083f4:	ldr	x3, [sp, #8]
  4083f8:	ldr	x4, [sp]
  4083fc:	mov	w0, w8
  408400:	bl	40831c <__fxstatat@plt+0x63fc>
  408404:	ldp	x29, x30, [sp, #32]
  408408:	add	sp, sp, #0x30
  40840c:	ret
  408410:	sub	sp, sp, #0x30
  408414:	stp	x29, x30, [sp, #32]
  408418:	add	x29, sp, #0x20
  40841c:	adrp	x3, 421000 <__fxstatat@plt+0x1f0e0>
  408420:	add	x3, x3, #0x2c8
  408424:	stur	w0, [x29, #-4]
  408428:	str	x1, [sp, #16]
  40842c:	str	x2, [sp, #8]
  408430:	ldur	w0, [x29, #-4]
  408434:	ldr	x1, [sp, #16]
  408438:	ldr	x2, [sp, #8]
  40843c:	bl	407c88 <__fxstatat@plt+0x5d68>
  408440:	ldp	x29, x30, [sp, #32]
  408444:	add	sp, sp, #0x30
  408448:	ret
  40844c:	sub	sp, sp, #0x20
  408450:	stp	x29, x30, [sp, #16]
  408454:	add	x29, sp, #0x10
  408458:	mov	w8, wzr
  40845c:	str	x0, [sp, #8]
  408460:	str	x1, [sp]
  408464:	ldr	x1, [sp, #8]
  408468:	ldr	x2, [sp]
  40846c:	mov	w0, w8
  408470:	bl	408410 <__fxstatat@plt+0x64f0>
  408474:	ldp	x29, x30, [sp, #16]
  408478:	add	sp, sp, #0x20
  40847c:	ret
  408480:	sub	sp, sp, #0x20
  408484:	stp	x29, x30, [sp, #16]
  408488:	add	x29, sp, #0x10
  40848c:	mov	x2, #0xffffffffffffffff    	// #-1
  408490:	stur	w0, [x29, #-4]
  408494:	str	x1, [sp]
  408498:	ldur	w0, [x29, #-4]
  40849c:	ldr	x1, [sp]
  4084a0:	bl	408410 <__fxstatat@plt+0x64f0>
  4084a4:	ldp	x29, x30, [sp, #16]
  4084a8:	add	sp, sp, #0x20
  4084ac:	ret
  4084b0:	sub	sp, sp, #0x20
  4084b4:	stp	x29, x30, [sp, #16]
  4084b8:	add	x29, sp, #0x10
  4084bc:	mov	w8, wzr
  4084c0:	str	x0, [sp, #8]
  4084c4:	ldr	x1, [sp, #8]
  4084c8:	mov	w0, w8
  4084cc:	bl	408480 <__fxstatat@plt+0x6560>
  4084d0:	ldp	x29, x30, [sp, #16]
  4084d4:	add	sp, sp, #0x20
  4084d8:	ret
  4084dc:	sub	sp, sp, #0x40
  4084e0:	stp	x29, x30, [sp, #48]
  4084e4:	add	x29, sp, #0x30
  4084e8:	stur	x0, [x29, #-16]
  4084ec:	stur	w1, [x29, #-20]
  4084f0:	ldur	x0, [x29, #-16]
  4084f4:	bl	401ee0 <gettext@plt>
  4084f8:	str	x0, [sp, #16]
  4084fc:	ldr	x8, [sp, #16]
  408500:	ldur	x9, [x29, #-16]
  408504:	cmp	x8, x9
  408508:	b.eq	408518 <__fxstatat@plt+0x65f8>  // b.none
  40850c:	ldr	x8, [sp, #16]
  408510:	stur	x8, [x29, #-8]
  408514:	b	4085b8 <__fxstatat@plt+0x6698>
  408518:	bl	40c20c <__fxstatat@plt+0xa2ec>
  40851c:	str	x0, [sp, #8]
  408520:	ldr	x0, [sp, #8]
  408524:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  408528:	add	x1, x1, #0x61a
  40852c:	bl	40bf10 <__fxstatat@plt+0x9ff0>
  408530:	cbnz	w0, 40855c <__fxstatat@plt+0x663c>
  408534:	ldur	x8, [x29, #-16]
  408538:	ldrb	w9, [x8]
  40853c:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  408540:	add	x8, x8, #0x624
  408544:	adrp	x10, 40f000 <__fxstatat@plt+0xd0e0>
  408548:	add	x10, x10, #0x620
  40854c:	cmp	w9, #0x60
  408550:	csel	x8, x10, x8, eq  // eq = none
  408554:	stur	x8, [x29, #-8]
  408558:	b	4085b8 <__fxstatat@plt+0x6698>
  40855c:	ldr	x0, [sp, #8]
  408560:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  408564:	add	x1, x1, #0x628
  408568:	bl	40bf10 <__fxstatat@plt+0x9ff0>
  40856c:	cbnz	w0, 408598 <__fxstatat@plt+0x6678>
  408570:	ldur	x8, [x29, #-16]
  408574:	ldrb	w9, [x8]
  408578:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40857c:	add	x8, x8, #0x634
  408580:	adrp	x10, 40f000 <__fxstatat@plt+0xd0e0>
  408584:	add	x10, x10, #0x630
  408588:	cmp	w9, #0x60
  40858c:	csel	x8, x10, x8, eq  // eq = none
  408590:	stur	x8, [x29, #-8]
  408594:	b	4085b8 <__fxstatat@plt+0x6698>
  408598:	ldur	w8, [x29, #-20]
  40859c:	adrp	x9, 40f000 <__fxstatat@plt+0xd0e0>
  4085a0:	add	x9, x9, #0x618
  4085a4:	adrp	x10, 40f000 <__fxstatat@plt+0xd0e0>
  4085a8:	add	x10, x10, #0x614
  4085ac:	cmp	w8, #0x9
  4085b0:	csel	x9, x10, x9, eq  // eq = none
  4085b4:	stur	x9, [x29, #-8]
  4085b8:	ldur	x0, [x29, #-8]
  4085bc:	ldp	x29, x30, [sp, #48]
  4085c0:	add	sp, sp, #0x40
  4085c4:	ret
  4085c8:	sub	sp, sp, #0x20
  4085cc:	stp	x29, x30, [sp, #16]
  4085d0:	add	x29, sp, #0x10
  4085d4:	mov	x8, #0x18                  	// #24
  4085d8:	str	x0, [sp, #8]
  4085dc:	mov	x0, x8
  4085e0:	bl	40ab40 <__fxstatat@plt+0x8c20>
  4085e4:	str	x0, [sp]
  4085e8:	ldr	x8, [sp, #8]
  4085ec:	ldr	x9, [sp]
  4085f0:	str	x8, [x9]
  4085f4:	ldr	x8, [sp]
  4085f8:	str	xzr, [x8, #16]
  4085fc:	ldr	x8, [sp]
  408600:	str	xzr, [x8, #8]
  408604:	ldr	x0, [sp]
  408608:	ldp	x29, x30, [sp, #16]
  40860c:	add	sp, sp, #0x20
  408610:	ret
  408614:	sub	sp, sp, #0x30
  408618:	stp	x29, x30, [sp, #32]
  40861c:	add	x29, sp, #0x20
  408620:	stur	x0, [x29, #-8]
  408624:	str	x1, [sp, #16]
  408628:	ldur	x0, [x29, #-8]
  40862c:	ldr	x1, [sp, #16]
  408630:	bl	4088f8 <__fxstatat@plt+0x69d8>
  408634:	str	x0, [sp, #8]
  408638:	ldr	x8, [sp, #8]
  40863c:	cbz	x8, 408650 <__fxstatat@plt+0x6730>
  408640:	ldr	x0, [sp, #8]
  408644:	bl	4085c8 <__fxstatat@plt+0x66a8>
  408648:	str	x0, [sp]
  40864c:	b	408658 <__fxstatat@plt+0x6738>
  408650:	mov	x8, xzr
  408654:	str	x8, [sp]
  408658:	ldr	x8, [sp]
  40865c:	mov	x0, x8
  408660:	ldp	x29, x30, [sp, #32]
  408664:	add	sp, sp, #0x30
  408668:	ret
  40866c:	sub	sp, sp, #0x10
  408670:	str	x0, [sp, #8]
  408674:	ldr	x8, [sp, #8]
  408678:	ldr	x0, [x8]
  40867c:	add	sp, sp, #0x10
  408680:	ret
  408684:	sub	sp, sp, #0x80
  408688:	stp	x29, x30, [sp, #112]
  40868c:	add	x29, sp, #0x70
  408690:	stur	x0, [x29, #-16]
  408694:	stur	x1, [x29, #-24]
  408698:	ldur	x8, [x29, #-16]
  40869c:	ldr	x8, [x8]
  4086a0:	stur	x8, [x29, #-32]
  4086a4:	ldur	x8, [x29, #-16]
  4086a8:	ldr	x8, [x8, #8]
  4086ac:	stur	x8, [x29, #-40]
  4086b0:	ldur	x8, [x29, #-16]
  4086b4:	ldr	x8, [x8, #16]
  4086b8:	stur	x8, [x29, #-48]
  4086bc:	ldur	x8, [x29, #-24]
  4086c0:	add	x8, x8, #0x1
  4086c4:	str	x8, [sp, #56]
  4086c8:	ldur	x8, [x29, #-48]
  4086cc:	ldur	x9, [x29, #-24]
  4086d0:	cmp	x8, x9
  4086d4:	b.cs	408770 <__fxstatat@plt+0x6850>  // b.hs, b.nlast
  4086d8:	str	xzr, [sp, #48]
  4086dc:	ldur	x8, [x29, #-48]
  4086e0:	str	x8, [sp, #40]
  4086e4:	ldr	x0, [sp, #40]
  4086e8:	bl	408858 <__fxstatat@plt+0x6938>
  4086ec:	add	x8, x0, #0xff
  4086f0:	str	x8, [sp, #40]
  4086f4:	ldr	x8, [sp, #48]
  4086f8:	add	x8, x8, #0x1
  4086fc:	str	x8, [sp, #48]
  408700:	ldr	x8, [sp, #40]
  408704:	ldur	x9, [x29, #-24]
  408708:	cmp	x8, x9
  40870c:	b.cc	4086e4 <__fxstatat@plt+0x67c4>  // b.lo, b.ul, b.last
  408710:	ldur	x0, [x29, #-32]
  408714:	ldr	x2, [sp, #48]
  408718:	add	x1, sp, #0x20
  40871c:	bl	408e00 <__fxstatat@plt+0x6ee0>
  408720:	str	xzr, [sp, #48]
  408724:	ldur	x0, [x29, #-40]
  408728:	bl	408858 <__fxstatat@plt+0x6938>
  40872c:	ldr	x8, [sp, #48]
  408730:	add	x9, sp, #0x20
  408734:	ldrb	w10, [x9, x8]
  408738:	mov	w8, w10
  40873c:	add	x8, x0, x8
  408740:	stur	x8, [x29, #-40]
  408744:	ldur	x0, [x29, #-48]
  408748:	bl	408858 <__fxstatat@plt+0x6938>
  40874c:	add	x8, x0, #0xff
  408750:	stur	x8, [x29, #-48]
  408754:	ldr	x8, [sp, #48]
  408758:	add	x8, x8, #0x1
  40875c:	str	x8, [sp, #48]
  408760:	ldur	x8, [x29, #-48]
  408764:	ldur	x9, [x29, #-24]
  408768:	cmp	x8, x9
  40876c:	b.cc	408724 <__fxstatat@plt+0x6804>  // b.lo, b.ul, b.last
  408770:	ldur	x8, [x29, #-48]
  408774:	ldur	x9, [x29, #-24]
  408778:	cmp	x8, x9
  40877c:	b.ne	40879c <__fxstatat@plt+0x687c>  // b.any
  408780:	ldur	x8, [x29, #-16]
  408784:	str	xzr, [x8, #16]
  408788:	ldur	x8, [x29, #-16]
  40878c:	str	xzr, [x8, #8]
  408790:	ldur	x8, [x29, #-40]
  408794:	stur	x8, [x29, #-8]
  408798:	b	408848 <__fxstatat@plt+0x6928>
  40879c:	ldur	x8, [x29, #-48]
  4087a0:	ldur	x9, [x29, #-24]
  4087a4:	subs	x8, x8, x9
  4087a8:	str	x8, [sp, #24]
  4087ac:	ldr	x8, [sp, #24]
  4087b0:	ldr	x9, [sp, #56]
  4087b4:	udiv	x10, x8, x9
  4087b8:	mul	x9, x10, x9
  4087bc:	subs	x8, x8, x9
  4087c0:	str	x8, [sp, #16]
  4087c4:	ldur	x8, [x29, #-48]
  4087c8:	ldr	x9, [sp, #16]
  4087cc:	subs	x8, x8, x9
  4087d0:	str	x8, [sp, #8]
  4087d4:	ldur	x8, [x29, #-40]
  4087d8:	ldr	x9, [sp, #56]
  4087dc:	udiv	x10, x8, x9
  4087e0:	mul	x9, x10, x9
  4087e4:	subs	x8, x8, x9
  4087e8:	str	x8, [sp]
  4087ec:	ldur	x8, [x29, #-40]
  4087f0:	ldr	x9, [sp, #8]
  4087f4:	cmp	x8, x9
  4087f8:	b.hi	408830 <__fxstatat@plt+0x6910>  // b.pmore
  4087fc:	ldur	x8, [x29, #-40]
  408800:	ldr	x9, [sp, #56]
  408804:	udiv	x8, x8, x9
  408808:	ldur	x9, [x29, #-16]
  40880c:	str	x8, [x9, #8]
  408810:	ldr	x8, [sp, #24]
  408814:	ldr	x9, [sp, #56]
  408818:	udiv	x8, x8, x9
  40881c:	ldur	x9, [x29, #-16]
  408820:	str	x8, [x9, #16]
  408824:	ldr	x8, [sp]
  408828:	stur	x8, [x29, #-8]
  40882c:	b	408848 <__fxstatat@plt+0x6928>
  408830:	ldr	x8, [sp]
  408834:	stur	x8, [x29, #-40]
  408838:	ldr	x8, [sp, #16]
  40883c:	subs	x8, x8, #0x1
  408840:	stur	x8, [x29, #-48]
  408844:	b	4086c8 <__fxstatat@plt+0x67a8>
  408848:	ldur	x0, [x29, #-8]
  40884c:	ldp	x29, x30, [sp, #112]
  408850:	add	sp, sp, #0x80
  408854:	ret
  408858:	sub	sp, sp, #0x10
  40885c:	str	x0, [sp, #8]
  408860:	ldr	x8, [sp, #8]
  408864:	lsl	x0, x8, #8
  408868:	add	sp, sp, #0x10
  40886c:	ret
  408870:	sub	sp, sp, #0x20
  408874:	stp	x29, x30, [sp, #16]
  408878:	add	x29, sp, #0x10
  40887c:	mov	x1, #0x18                  	// #24
  408880:	str	x0, [sp, #8]
  408884:	ldr	x0, [sp, #8]
  408888:	bl	401e40 <explicit_bzero@plt>
  40888c:	ldr	x0, [sp, #8]
  408890:	bl	401d70 <free@plt>
  408894:	ldp	x29, x30, [sp, #16]
  408898:	add	sp, sp, #0x20
  40889c:	ret
  4088a0:	sub	sp, sp, #0x30
  4088a4:	stp	x29, x30, [sp, #32]
  4088a8:	add	x29, sp, #0x20
  4088ac:	stur	x0, [x29, #-8]
  4088b0:	ldur	x8, [x29, #-8]
  4088b4:	ldr	x0, [x8]
  4088b8:	bl	409088 <__fxstatat@plt+0x7168>
  4088bc:	stur	w0, [x29, #-12]
  4088c0:	bl	401eb0 <__errno_location@plt>
  4088c4:	ldr	w9, [x0]
  4088c8:	str	w9, [sp, #16]
  4088cc:	ldur	x0, [x29, #-8]
  4088d0:	bl	408870 <__fxstatat@plt+0x6950>
  4088d4:	ldr	w9, [sp, #16]
  4088d8:	str	w9, [sp, #12]
  4088dc:	bl	401eb0 <__errno_location@plt>
  4088e0:	ldr	w9, [sp, #12]
  4088e4:	str	w9, [x0]
  4088e8:	ldur	w0, [x29, #-12]
  4088ec:	ldp	x29, x30, [sp, #32]
  4088f0:	add	sp, sp, #0x30
  4088f4:	ret
  4088f8:	sub	sp, sp, #0x50
  4088fc:	stp	x29, x30, [sp, #64]
  408900:	add	x29, sp, #0x40
  408904:	stur	x0, [x29, #-16]
  408908:	stur	x1, [x29, #-24]
  40890c:	ldur	x8, [x29, #-24]
  408910:	cbnz	x8, 40892c <__fxstatat@plt+0x6a0c>
  408914:	mov	x8, xzr
  408918:	mov	x0, x8
  40891c:	mov	x1, x8
  408920:	bl	408a10 <__fxstatat@plt+0x6af0>
  408924:	stur	x0, [x29, #-8]
  408928:	b	408a00 <__fxstatat@plt+0x6ae0>
  40892c:	mov	x8, xzr
  408930:	str	x8, [sp, #32]
  408934:	ldur	x8, [x29, #-16]
  408938:	cbz	x8, 408960 <__fxstatat@plt+0x6a40>
  40893c:	ldur	x0, [x29, #-16]
  408940:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  408944:	add	x1, x1, #0x637
  408948:	bl	40c080 <__fxstatat@plt+0xa160>
  40894c:	str	x0, [sp, #32]
  408950:	cbnz	x0, 408960 <__fxstatat@plt+0x6a40>
  408954:	mov	x8, xzr
  408958:	stur	x8, [x29, #-8]
  40895c:	b	408a00 <__fxstatat@plt+0x6ae0>
  408960:	ldr	x0, [sp, #32]
  408964:	ldur	x1, [x29, #-16]
  408968:	bl	408a10 <__fxstatat@plt+0x6af0>
  40896c:	str	x0, [sp, #24]
  408970:	ldr	x8, [sp, #32]
  408974:	cbz	x8, 4089d0 <__fxstatat@plt+0x6ab0>
  408978:	ldr	x0, [sp, #32]
  40897c:	ldr	x8, [sp, #24]
  408980:	add	x1, x8, #0x18
  408984:	ldur	x8, [x29, #-24]
  408988:	mov	x9, #0x1000                	// #4096
  40898c:	cmp	x9, x8
  408990:	str	x0, [sp, #16]
  408994:	str	x1, [sp, #8]
  408998:	b.cs	4089a8 <__fxstatat@plt+0x6a88>  // b.hs, b.nlast
  40899c:	mov	x8, #0x1000                	// #4096
  4089a0:	str	x8, [sp]
  4089a4:	b	4089b0 <__fxstatat@plt+0x6a90>
  4089a8:	ldur	x8, [x29, #-24]
  4089ac:	str	x8, [sp]
  4089b0:	ldr	x8, [sp]
  4089b4:	ldr	x0, [sp, #16]
  4089b8:	ldr	x1, [sp, #8]
  4089bc:	mov	w9, wzr
  4089c0:	mov	w2, w9
  4089c4:	mov	x3, x8
  4089c8:	bl	401b00 <setvbuf@plt>
  4089cc:	b	4089f8 <__fxstatat@plt+0x6ad8>
  4089d0:	ldr	x8, [sp, #24]
  4089d4:	str	xzr, [x8, #24]
  4089d8:	ldr	x8, [sp, #24]
  4089dc:	add	x0, x8, #0x20
  4089e0:	ldur	x2, [x29, #-24]
  4089e4:	mov	x1, #0x800                 	// #2048
  4089e8:	bl	408a74 <__fxstatat@plt+0x6b54>
  4089ec:	ldr	x8, [sp, #24]
  4089f0:	add	x0, x8, #0x20
  4089f4:	bl	409708 <__fxstatat@plt+0x77e8>
  4089f8:	ldr	x8, [sp, #24]
  4089fc:	stur	x8, [x29, #-8]
  408a00:	ldur	x0, [x29, #-8]
  408a04:	ldp	x29, x30, [sp, #64]
  408a08:	add	sp, sp, #0x50
  408a0c:	ret
  408a10:	sub	sp, sp, #0x30
  408a14:	stp	x29, x30, [sp, #32]
  408a18:	add	x29, sp, #0x20
  408a1c:	mov	x8, #0x1038                	// #4152
  408a20:	adrp	x9, 409000 <__fxstatat@plt+0x70e0>
  408a24:	add	x9, x9, #0xec
  408a28:	stur	x0, [x29, #-8]
  408a2c:	str	x1, [sp, #16]
  408a30:	mov	x0, x8
  408a34:	str	x9, [sp]
  408a38:	bl	40ab40 <__fxstatat@plt+0x8c20>
  408a3c:	str	x0, [sp, #8]
  408a40:	ldur	x8, [x29, #-8]
  408a44:	ldr	x9, [sp, #8]
  408a48:	str	x8, [x9]
  408a4c:	ldr	x8, [sp, #8]
  408a50:	ldr	x9, [sp]
  408a54:	str	x9, [x8, #8]
  408a58:	ldr	x8, [sp, #16]
  408a5c:	ldr	x10, [sp, #8]
  408a60:	str	x8, [x10, #16]
  408a64:	ldr	x0, [sp, #8]
  408a68:	ldp	x29, x30, [sp, #32]
  408a6c:	add	sp, sp, #0x30
  408a70:	ret
  408a74:	sub	sp, sp, #0xe0
  408a78:	stp	x29, x30, [sp, #208]
  408a7c:	add	x29, sp, #0xd0
  408a80:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  408a84:	add	x8, x8, #0x659
  408a88:	mov	w9, wzr
  408a8c:	stur	x0, [x29, #-8]
  408a90:	stur	x1, [x29, #-16]
  408a94:	stur	x2, [x29, #-24]
  408a98:	ldur	x10, [x29, #-8]
  408a9c:	stur	x10, [x29, #-32]
  408aa0:	stur	xzr, [x29, #-40]
  408aa4:	mov	x0, x8
  408aa8:	mov	w1, w9
  408aac:	str	w9, [sp, #68]
  408ab0:	bl	401be0 <open@plt>
  408ab4:	stur	w0, [x29, #-44]
  408ab8:	ldur	w9, [x29, #-44]
  408abc:	ldr	w11, [sp, #68]
  408ac0:	cmp	w11, w9
  408ac4:	cset	w9, gt
  408ac8:	tbnz	w9, #0, 408b34 <__fxstatat@plt+0x6c14>
  408acc:	ldur	w0, [x29, #-44]
  408ad0:	ldur	x1, [x29, #-32]
  408ad4:	ldur	x8, [x29, #-16]
  408ad8:	ldur	x9, [x29, #-24]
  408adc:	cmp	x8, x9
  408ae0:	str	w0, [sp, #64]
  408ae4:	str	x1, [sp, #56]
  408ae8:	b.cs	408af8 <__fxstatat@plt+0x6bd8>  // b.hs, b.nlast
  408aec:	ldur	x8, [x29, #-16]
  408af0:	str	x8, [sp, #48]
  408af4:	b	408b00 <__fxstatat@plt+0x6be0>
  408af8:	ldur	x8, [x29, #-24]
  408afc:	str	x8, [sp, #48]
  408b00:	ldr	x8, [sp, #48]
  408b04:	ldr	w0, [sp, #64]
  408b08:	ldr	x1, [sp, #56]
  408b0c:	mov	x2, x8
  408b10:	bl	401e10 <read@plt>
  408b14:	stur	x0, [x29, #-40]
  408b18:	ldur	x8, [x29, #-40]
  408b1c:	cmp	x8, #0x0
  408b20:	cset	w9, ge  // ge = tcont
  408b24:	tbnz	w9, #0, 408b2c <__fxstatat@plt+0x6c0c>
  408b28:	stur	xzr, [x29, #-40]
  408b2c:	ldur	w0, [x29, #-44]
  408b30:	bl	401c90 <close@plt>
  408b34:	ldur	x8, [x29, #-40]
  408b38:	ldur	x9, [x29, #-16]
  408b3c:	cmp	x8, x9
  408b40:	b.cs	408bc4 <__fxstatat@plt+0x6ca4>  // b.hs, b.nlast
  408b44:	ldur	x8, [x29, #-16]
  408b48:	ldur	x9, [x29, #-40]
  408b4c:	subs	x8, x8, x9
  408b50:	mov	x9, #0x10                  	// #16
  408b54:	cmp	x9, x8
  408b58:	b.cs	408b68 <__fxstatat@plt+0x6c48>  // b.hs, b.nlast
  408b5c:	mov	x8, #0x10                  	// #16
  408b60:	str	x8, [sp, #40]
  408b64:	b	408b78 <__fxstatat@plt+0x6c58>
  408b68:	ldur	x8, [x29, #-16]
  408b6c:	ldur	x9, [x29, #-40]
  408b70:	subs	x8, x8, x9
  408b74:	str	x8, [sp, #40]
  408b78:	ldr	x8, [sp, #40]
  408b7c:	stur	x8, [x29, #-72]
  408b80:	sub	x8, x29, #0x40
  408b84:	mov	x0, x8
  408b88:	mov	x9, xzr
  408b8c:	mov	x1, x9
  408b90:	str	x8, [sp, #32]
  408b94:	bl	401c50 <gettimeofday@plt>
  408b98:	ldur	x8, [x29, #-32]
  408b9c:	ldur	x9, [x29, #-40]
  408ba0:	add	x8, x8, x9
  408ba4:	ldur	x2, [x29, #-72]
  408ba8:	mov	x0, x8
  408bac:	ldr	x1, [sp, #32]
  408bb0:	bl	401a40 <memcpy@plt>
  408bb4:	ldur	x8, [x29, #-72]
  408bb8:	ldur	x9, [x29, #-40]
  408bbc:	add	x8, x9, x8
  408bc0:	stur	x8, [x29, #-40]
  408bc4:	ldur	x8, [x29, #-40]
  408bc8:	ldur	x9, [x29, #-16]
  408bcc:	cmp	x8, x9
  408bd0:	b.cs	408c40 <__fxstatat@plt+0x6d20>  // b.hs, b.nlast
  408bd4:	ldur	x8, [x29, #-16]
  408bd8:	ldur	x9, [x29, #-40]
  408bdc:	subs	x8, x8, x9
  408be0:	mov	x9, #0x4                   	// #4
  408be4:	cmp	x9, x8
  408be8:	b.cs	408bf8 <__fxstatat@plt+0x6cd8>  // b.hs, b.nlast
  408bec:	mov	x8, #0x4                   	// #4
  408bf0:	str	x8, [sp, #24]
  408bf4:	b	408c08 <__fxstatat@plt+0x6ce8>
  408bf8:	ldur	x8, [x29, #-16]
  408bfc:	ldur	x9, [x29, #-40]
  408c00:	subs	x8, x8, x9
  408c04:	str	x8, [sp, #24]
  408c08:	ldr	x8, [sp, #24]
  408c0c:	stur	x8, [x29, #-88]
  408c10:	bl	401b80 <getpid@plt>
  408c14:	sub	x1, x29, #0x4c
  408c18:	stur	w0, [x29, #-76]
  408c1c:	ldur	x8, [x29, #-32]
  408c20:	ldur	x9, [x29, #-40]
  408c24:	add	x0, x8, x9
  408c28:	ldur	x2, [x29, #-88]
  408c2c:	bl	401a40 <memcpy@plt>
  408c30:	ldur	x8, [x29, #-88]
  408c34:	ldur	x9, [x29, #-40]
  408c38:	add	x8, x9, x8
  408c3c:	stur	x8, [x29, #-40]
  408c40:	ldur	x8, [x29, #-40]
  408c44:	ldur	x9, [x29, #-16]
  408c48:	cmp	x8, x9
  408c4c:	b.cs	408cbc <__fxstatat@plt+0x6d9c>  // b.hs, b.nlast
  408c50:	ldur	x8, [x29, #-16]
  408c54:	ldur	x9, [x29, #-40]
  408c58:	subs	x8, x8, x9
  408c5c:	mov	x9, #0x4                   	// #4
  408c60:	cmp	x9, x8
  408c64:	b.cs	408c74 <__fxstatat@plt+0x6d54>  // b.hs, b.nlast
  408c68:	mov	x8, #0x4                   	// #4
  408c6c:	str	x8, [sp, #16]
  408c70:	b	408c84 <__fxstatat@plt+0x6d64>
  408c74:	ldur	x8, [x29, #-16]
  408c78:	ldur	x9, [x29, #-40]
  408c7c:	subs	x8, x8, x9
  408c80:	str	x8, [sp, #16]
  408c84:	ldr	x8, [sp, #16]
  408c88:	str	x8, [sp, #104]
  408c8c:	bl	401bf0 <getppid@plt>
  408c90:	sub	x1, x29, #0x5c
  408c94:	stur	w0, [x29, #-92]
  408c98:	ldur	x8, [x29, #-32]
  408c9c:	ldur	x9, [x29, #-40]
  408ca0:	add	x0, x8, x9
  408ca4:	ldr	x2, [sp, #104]
  408ca8:	bl	401a40 <memcpy@plt>
  408cac:	ldr	x8, [sp, #104]
  408cb0:	ldur	x9, [x29, #-40]
  408cb4:	add	x8, x9, x8
  408cb8:	stur	x8, [x29, #-40]
  408cbc:	ldur	x8, [x29, #-40]
  408cc0:	ldur	x9, [x29, #-16]
  408cc4:	cmp	x8, x9
  408cc8:	b.cs	408d38 <__fxstatat@plt+0x6e18>  // b.hs, b.nlast
  408ccc:	ldur	x8, [x29, #-16]
  408cd0:	ldur	x9, [x29, #-40]
  408cd4:	subs	x8, x8, x9
  408cd8:	mov	x9, #0x4                   	// #4
  408cdc:	cmp	x9, x8
  408ce0:	b.cs	408cf0 <__fxstatat@plt+0x6dd0>  // b.hs, b.nlast
  408ce4:	mov	x8, #0x4                   	// #4
  408ce8:	str	x8, [sp, #8]
  408cec:	b	408d00 <__fxstatat@plt+0x6de0>
  408cf0:	ldur	x8, [x29, #-16]
  408cf4:	ldur	x9, [x29, #-40]
  408cf8:	subs	x8, x8, x9
  408cfc:	str	x8, [sp, #8]
  408d00:	ldr	x8, [sp, #8]
  408d04:	str	x8, [sp, #88]
  408d08:	bl	401ae0 <getuid@plt>
  408d0c:	add	x1, sp, #0x64
  408d10:	str	w0, [sp, #100]
  408d14:	ldur	x8, [x29, #-32]
  408d18:	ldur	x9, [x29, #-40]
  408d1c:	add	x0, x8, x9
  408d20:	ldr	x2, [sp, #88]
  408d24:	bl	401a40 <memcpy@plt>
  408d28:	ldr	x8, [sp, #88]
  408d2c:	ldur	x9, [x29, #-40]
  408d30:	add	x8, x9, x8
  408d34:	stur	x8, [x29, #-40]
  408d38:	ldur	x8, [x29, #-40]
  408d3c:	ldur	x9, [x29, #-16]
  408d40:	cmp	x8, x9
  408d44:	b.cs	408db4 <__fxstatat@plt+0x6e94>  // b.hs, b.nlast
  408d48:	ldur	x8, [x29, #-16]
  408d4c:	ldur	x9, [x29, #-40]
  408d50:	subs	x8, x8, x9
  408d54:	mov	x9, #0x4                   	// #4
  408d58:	cmp	x9, x8
  408d5c:	b.cs	408d6c <__fxstatat@plt+0x6e4c>  // b.hs, b.nlast
  408d60:	mov	x8, #0x4                   	// #4
  408d64:	str	x8, [sp]
  408d68:	b	408d7c <__fxstatat@plt+0x6e5c>
  408d6c:	ldur	x8, [x29, #-16]
  408d70:	ldur	x9, [x29, #-40]
  408d74:	subs	x8, x8, x9
  408d78:	str	x8, [sp]
  408d7c:	ldr	x8, [sp]
  408d80:	str	x8, [sp, #72]
  408d84:	bl	401db0 <getgid@plt>
  408d88:	add	x1, sp, #0x54
  408d8c:	str	w0, [sp, #84]
  408d90:	ldur	x8, [x29, #-32]
  408d94:	ldur	x9, [x29, #-40]
  408d98:	add	x0, x8, x9
  408d9c:	ldr	x2, [sp, #72]
  408da0:	bl	401a40 <memcpy@plt>
  408da4:	ldr	x8, [sp, #72]
  408da8:	ldur	x9, [x29, #-40]
  408dac:	add	x8, x9, x8
  408db0:	stur	x8, [x29, #-40]
  408db4:	ldp	x29, x30, [sp, #208]
  408db8:	add	sp, sp, #0xe0
  408dbc:	ret
  408dc0:	sub	sp, sp, #0x10
  408dc4:	str	x0, [sp, #8]
  408dc8:	str	x1, [sp]
  408dcc:	ldr	x8, [sp]
  408dd0:	ldr	x9, [sp, #8]
  408dd4:	str	x8, [x9, #8]
  408dd8:	add	sp, sp, #0x10
  408ddc:	ret
  408de0:	sub	sp, sp, #0x10
  408de4:	str	x0, [sp, #8]
  408de8:	str	x1, [sp]
  408dec:	ldr	x8, [sp]
  408df0:	ldr	x9, [sp, #8]
  408df4:	str	x8, [x9, #16]
  408df8:	add	sp, sp, #0x10
  408dfc:	ret
  408e00:	sub	sp, sp, #0x30
  408e04:	stp	x29, x30, [sp, #32]
  408e08:	add	x29, sp, #0x20
  408e0c:	stur	x0, [x29, #-8]
  408e10:	str	x1, [sp, #16]
  408e14:	str	x2, [sp, #8]
  408e18:	ldur	x8, [x29, #-8]
  408e1c:	ldr	x8, [x8]
  408e20:	cbz	x8, 408e38 <__fxstatat@plt+0x6f18>
  408e24:	ldur	x0, [x29, #-8]
  408e28:	ldr	x1, [sp, #16]
  408e2c:	ldr	x2, [sp, #8]
  408e30:	bl	408e58 <__fxstatat@plt+0x6f38>
  408e34:	b	408e4c <__fxstatat@plt+0x6f2c>
  408e38:	ldur	x8, [x29, #-8]
  408e3c:	add	x0, x8, #0x18
  408e40:	ldr	x1, [sp, #16]
  408e44:	ldr	x2, [sp, #8]
  408e48:	bl	408f20 <__fxstatat@plt+0x7000>
  408e4c:	ldp	x29, x30, [sp, #32]
  408e50:	add	sp, sp, #0x30
  408e54:	ret
  408e58:	sub	sp, sp, #0x40
  408e5c:	stp	x29, x30, [sp, #48]
  408e60:	add	x29, sp, #0x30
  408e64:	stur	x0, [x29, #-8]
  408e68:	stur	x1, [x29, #-16]
  408e6c:	str	x2, [sp, #24]
  408e70:	ldur	x0, [x29, #-16]
  408e74:	ldr	x2, [sp, #24]
  408e78:	ldur	x8, [x29, #-8]
  408e7c:	ldr	x3, [x8]
  408e80:	mov	x1, #0x1                   	// #1
  408e84:	bl	401d00 <fread_unlocked@plt>
  408e88:	str	x0, [sp, #16]
  408e8c:	bl	401eb0 <__errno_location@plt>
  408e90:	ldr	w9, [x0]
  408e94:	str	w9, [sp, #12]
  408e98:	ldr	x8, [sp, #16]
  408e9c:	ldur	x10, [x29, #-16]
  408ea0:	add	x8, x10, x8
  408ea4:	stur	x8, [x29, #-16]
  408ea8:	ldr	x8, [sp, #16]
  408eac:	ldr	x10, [sp, #24]
  408eb0:	subs	x8, x10, x8
  408eb4:	str	x8, [sp, #24]
  408eb8:	ldr	x8, [sp, #24]
  408ebc:	cbnz	x8, 408ec4 <__fxstatat@plt+0x6fa4>
  408ec0:	b	408f14 <__fxstatat@plt+0x6ff4>
  408ec4:	ldur	x8, [x29, #-8]
  408ec8:	ldr	x0, [x8]
  408ecc:	bl	401ac0 <ferror_unlocked@plt>
  408ed0:	cbz	w0, 408ee0 <__fxstatat@plt+0x6fc0>
  408ed4:	ldr	w8, [sp, #12]
  408ed8:	str	w8, [sp, #8]
  408edc:	b	408ee8 <__fxstatat@plt+0x6fc8>
  408ee0:	mov	w8, wzr
  408ee4:	str	w8, [sp, #8]
  408ee8:	ldr	w8, [sp, #8]
  408eec:	str	w8, [sp, #4]
  408ef0:	bl	401eb0 <__errno_location@plt>
  408ef4:	ldr	w8, [sp, #4]
  408ef8:	str	w8, [x0]
  408efc:	ldur	x9, [x29, #-8]
  408f00:	ldr	x9, [x9, #8]
  408f04:	ldur	x10, [x29, #-8]
  408f08:	ldr	x0, [x10, #16]
  408f0c:	blr	x9
  408f10:	b	408e70 <__fxstatat@plt+0x6f50>
  408f14:	ldp	x29, x30, [sp, #48]
  408f18:	add	sp, sp, #0x40
  408f1c:	ret
  408f20:	sub	sp, sp, #0x40
  408f24:	stp	x29, x30, [sp, #48]
  408f28:	add	x29, sp, #0x30
  408f2c:	stur	x0, [x29, #-8]
  408f30:	stur	x1, [x29, #-16]
  408f34:	str	x2, [sp, #24]
  408f38:	ldur	x8, [x29, #-8]
  408f3c:	ldr	x8, [x8]
  408f40:	str	x8, [sp, #16]
  408f44:	ldur	x8, [x29, #-16]
  408f48:	str	x8, [sp, #8]
  408f4c:	ldr	x8, [sp, #24]
  408f50:	ldr	x9, [sp, #16]
  408f54:	cmp	x8, x9
  408f58:	b.hi	408f9c <__fxstatat@plt+0x707c>  // b.pmore
  408f5c:	ldur	x0, [x29, #-16]
  408f60:	ldur	x8, [x29, #-8]
  408f64:	mov	x9, #0x1020                	// #4128
  408f68:	add	x8, x8, x9
  408f6c:	ldr	x9, [sp, #16]
  408f70:	mov	x10, xzr
  408f74:	subs	x9, x10, x9
  408f78:	add	x1, x8, x9
  408f7c:	ldr	x2, [sp, #24]
  408f80:	bl	401a40 <memcpy@plt>
  408f84:	ldr	x8, [sp, #16]
  408f88:	ldr	x9, [sp, #24]
  408f8c:	subs	x8, x8, x9
  408f90:	ldur	x9, [x29, #-8]
  408f94:	str	x8, [x9]
  408f98:	b	40907c <__fxstatat@plt+0x715c>
  408f9c:	ldur	x0, [x29, #-16]
  408fa0:	ldur	x8, [x29, #-8]
  408fa4:	mov	x9, #0x1020                	// #4128
  408fa8:	add	x8, x8, x9
  408fac:	ldr	x9, [sp, #16]
  408fb0:	mov	x10, xzr
  408fb4:	subs	x9, x10, x9
  408fb8:	add	x1, x8, x9
  408fbc:	ldr	x2, [sp, #16]
  408fc0:	bl	401a40 <memcpy@plt>
  408fc4:	ldr	x8, [sp, #8]
  408fc8:	ldr	x9, [sp, #16]
  408fcc:	add	x8, x8, x9
  408fd0:	stur	x8, [x29, #-16]
  408fd4:	ldr	x8, [sp, #16]
  408fd8:	ldr	x9, [sp, #24]
  408fdc:	subs	x8, x9, x8
  408fe0:	str	x8, [sp, #24]
  408fe4:	ldur	x8, [x29, #-16]
  408fe8:	mov	x9, #0x8                   	// #8
  408fec:	udiv	x10, x8, x9
  408ff0:	mul	x9, x10, x9
  408ff4:	subs	x8, x8, x9
  408ff8:	cbnz	x8, 40905c <__fxstatat@plt+0x713c>
  408ffc:	ldur	x8, [x29, #-16]
  409000:	str	x8, [sp]
  409004:	ldr	x8, [sp, #24]
  409008:	mov	x9, #0x800                 	// #2048
  40900c:	cmp	x9, x8
  409010:	b.hi	409054 <__fxstatat@plt+0x7134>  // b.pmore
  409014:	ldur	x8, [x29, #-8]
  409018:	add	x0, x8, #0x8
  40901c:	ldr	x1, [sp]
  409020:	bl	409180 <__fxstatat@plt+0x7260>
  409024:	ldr	x8, [sp]
  409028:	add	x8, x8, #0x800
  40902c:	str	x8, [sp]
  409030:	ldr	x8, [sp, #24]
  409034:	subs	x8, x8, #0x800
  409038:	str	x8, [sp, #24]
  40903c:	ldr	x8, [sp, #24]
  409040:	cbnz	x8, 409050 <__fxstatat@plt+0x7130>
  409044:	ldur	x8, [x29, #-8]
  409048:	str	xzr, [x8]
  40904c:	b	40907c <__fxstatat@plt+0x715c>
  409050:	b	409004 <__fxstatat@plt+0x70e4>
  409054:	ldr	x8, [sp]
  409058:	stur	x8, [x29, #-16]
  40905c:	ldur	x8, [x29, #-8]
  409060:	add	x0, x8, #0x8
  409064:	ldur	x8, [x29, #-8]
  409068:	add	x1, x8, #0x820
  40906c:	bl	409180 <__fxstatat@plt+0x7260>
  409070:	mov	x8, #0x800                 	// #2048
  409074:	str	x8, [sp, #16]
  409078:	b	408f44 <__fxstatat@plt+0x7024>
  40907c:	ldp	x29, x30, [sp, #48]
  409080:	add	sp, sp, #0x40
  409084:	ret
  409088:	sub	sp, sp, #0x30
  40908c:	stp	x29, x30, [sp, #32]
  409090:	add	x29, sp, #0x20
  409094:	mov	x1, #0x1038                	// #4152
  409098:	stur	x0, [x29, #-8]
  40909c:	ldur	x8, [x29, #-8]
  4090a0:	ldr	x8, [x8]
  4090a4:	str	x8, [sp, #16]
  4090a8:	ldur	x0, [x29, #-8]
  4090ac:	bl	401e40 <explicit_bzero@plt>
  4090b0:	ldur	x0, [x29, #-8]
  4090b4:	bl	401d70 <free@plt>
  4090b8:	ldr	x8, [sp, #16]
  4090bc:	cbz	x8, 4090d0 <__fxstatat@plt+0x71b0>
  4090c0:	ldr	x0, [sp, #16]
  4090c4:	bl	40b694 <__fxstatat@plt+0x9774>
  4090c8:	str	w0, [sp, #12]
  4090cc:	b	4090d8 <__fxstatat@plt+0x71b8>
  4090d0:	mov	w8, wzr
  4090d4:	str	w8, [sp, #12]
  4090d8:	ldr	w8, [sp, #12]
  4090dc:	mov	w0, w8
  4090e0:	ldp	x29, x30, [sp, #32]
  4090e4:	add	sp, sp, #0x30
  4090e8:	ret
  4090ec:	sub	sp, sp, #0x40
  4090f0:	stp	x29, x30, [sp, #48]
  4090f4:	add	x29, sp, #0x30
  4090f8:	stur	x0, [x29, #-8]
  4090fc:	ldur	x8, [x29, #-8]
  409100:	cbz	x8, 40917c <__fxstatat@plt+0x725c>
  409104:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  409108:	add	x8, x8, #0x2a0
  40910c:	ldr	w0, [x8]
  409110:	stur	w0, [x29, #-12]
  409114:	bl	401eb0 <__errno_location@plt>
  409118:	ldr	w1, [x0]
  40911c:	stur	w1, [x29, #-16]
  409120:	bl	401eb0 <__errno_location@plt>
  409124:	ldr	w9, [x0]
  409128:	cbnz	w9, 409140 <__fxstatat@plt+0x7220>
  40912c:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  409130:	add	x0, x0, #0x63a
  409134:	bl	401ee0 <gettext@plt>
  409138:	str	x0, [sp, #24]
  40913c:	b	409150 <__fxstatat@plt+0x7230>
  409140:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  409144:	add	x0, x0, #0x64a
  409148:	bl	401ee0 <gettext@plt>
  40914c:	str	x0, [sp, #24]
  409150:	ldr	x8, [sp, #24]
  409154:	ldur	x0, [x29, #-8]
  409158:	str	x8, [sp, #16]
  40915c:	bl	4084b0 <__fxstatat@plt+0x6590>
  409160:	ldur	w9, [x29, #-12]
  409164:	str	x0, [sp, #8]
  409168:	mov	w0, w9
  40916c:	ldur	w1, [x29, #-16]
  409170:	ldr	x2, [sp, #16]
  409174:	ldr	x3, [sp, #8]
  409178:	bl	401aa0 <error@plt>
  40917c:	bl	401ce0 <abort@plt>
  409180:	sub	sp, sp, #0xf0
  409184:	stp	x29, x30, [sp, #224]
  409188:	add	x29, sp, #0xe0
  40918c:	stur	x0, [x29, #-8]
  409190:	stur	x1, [x29, #-16]
  409194:	ldur	x8, [x29, #-8]
  409198:	ldr	x8, [x8, #2048]
  40919c:	stur	x8, [x29, #-24]
  4091a0:	ldur	x8, [x29, #-8]
  4091a4:	ldr	x8, [x8, #2056]
  4091a8:	ldur	x9, [x29, #-8]
  4091ac:	ldr	x10, [x9, #2064]
  4091b0:	add	x10, x10, #0x1
  4091b4:	str	x10, [x9, #2064]
  4091b8:	add	x8, x8, x10
  4091bc:	stur	x8, [x29, #-32]
  4091c0:	ldur	x8, [x29, #-8]
  4091c4:	stur	x8, [x29, #-40]
  4091c8:	ldur	x8, [x29, #-16]
  4091cc:	stur	x8, [x29, #-48]
  4091d0:	ldur	x8, [x29, #-24]
  4091d4:	ldur	x9, [x29, #-24]
  4091d8:	eor	x8, x8, x9, lsl #21
  4091dc:	mov	x9, xzr
  4091e0:	eon	x8, x8, x9
  4091e4:	ldur	x10, [x29, #-40]
  4091e8:	ldr	x10, [x10, #1024]
  4091ec:	add	x8, x8, x10
  4091f0:	stur	x8, [x29, #-24]
  4091f4:	ldur	x8, [x29, #-40]
  4091f8:	ldr	x8, [x8]
  4091fc:	stur	x8, [x29, #-56]
  409200:	ldur	x0, [x29, #-8]
  409204:	ldur	x1, [x29, #-56]
  409208:	str	x9, [sp, #40]
  40920c:	bl	40969c <__fxstatat@plt+0x777c>
  409210:	ldur	x8, [x29, #-24]
  409214:	add	x8, x0, x8
  409218:	ldur	x9, [x29, #-32]
  40921c:	add	x8, x8, x9
  409220:	stur	x8, [x29, #-64]
  409224:	ldur	x9, [x29, #-40]
  409228:	str	x8, [x9]
  40922c:	ldur	x0, [x29, #-8]
  409230:	ldur	x8, [x29, #-64]
  409234:	lsr	x1, x8, #8
  409238:	bl	40969c <__fxstatat@plt+0x777c>
  40923c:	ldur	x8, [x29, #-56]
  409240:	add	x0, x0, x8
  409244:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409248:	stur	x0, [x29, #-32]
  40924c:	ldur	x8, [x29, #-48]
  409250:	str	x0, [x8]
  409254:	ldur	x8, [x29, #-24]
  409258:	ldur	x0, [x29, #-24]
  40925c:	str	x8, [sp, #32]
  409260:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409264:	ldr	x8, [sp, #32]
  409268:	eor	x9, x8, x0, lsr #5
  40926c:	ldr	x10, [sp, #40]
  409270:	eor	x9, x10, x9
  409274:	ldur	x11, [x29, #-40]
  409278:	ldr	x11, [x11, #1032]
  40927c:	add	x9, x9, x11
  409280:	stur	x9, [x29, #-24]
  409284:	ldur	x9, [x29, #-40]
  409288:	ldr	x9, [x9, #8]
  40928c:	stur	x9, [x29, #-72]
  409290:	ldur	x0, [x29, #-8]
  409294:	ldur	x1, [x29, #-72]
  409298:	bl	40969c <__fxstatat@plt+0x777c>
  40929c:	ldur	x8, [x29, #-24]
  4092a0:	add	x8, x0, x8
  4092a4:	ldur	x9, [x29, #-32]
  4092a8:	add	x8, x8, x9
  4092ac:	stur	x8, [x29, #-80]
  4092b0:	ldur	x9, [x29, #-40]
  4092b4:	str	x8, [x9, #8]
  4092b8:	ldur	x0, [x29, #-8]
  4092bc:	ldur	x8, [x29, #-80]
  4092c0:	lsr	x1, x8, #8
  4092c4:	bl	40969c <__fxstatat@plt+0x777c>
  4092c8:	ldur	x8, [x29, #-72]
  4092cc:	add	x0, x0, x8
  4092d0:	bl	4096e4 <__fxstatat@plt+0x77c4>
  4092d4:	stur	x0, [x29, #-32]
  4092d8:	ldur	x8, [x29, #-48]
  4092dc:	str	x0, [x8, #8]
  4092e0:	ldur	x8, [x29, #-24]
  4092e4:	ldur	x9, [x29, #-24]
  4092e8:	eor	x8, x8, x9, lsl #12
  4092ec:	ldr	x9, [sp, #40]
  4092f0:	eor	x8, x9, x8
  4092f4:	ldur	x10, [x29, #-40]
  4092f8:	ldr	x10, [x10, #1040]
  4092fc:	add	x8, x8, x10
  409300:	stur	x8, [x29, #-24]
  409304:	ldur	x8, [x29, #-40]
  409308:	ldr	x8, [x8, #16]
  40930c:	stur	x8, [x29, #-88]
  409310:	ldur	x0, [x29, #-8]
  409314:	ldur	x1, [x29, #-88]
  409318:	bl	40969c <__fxstatat@plt+0x777c>
  40931c:	ldur	x8, [x29, #-24]
  409320:	add	x8, x0, x8
  409324:	ldur	x9, [x29, #-32]
  409328:	add	x8, x8, x9
  40932c:	stur	x8, [x29, #-96]
  409330:	ldur	x9, [x29, #-40]
  409334:	str	x8, [x9, #16]
  409338:	ldur	x0, [x29, #-8]
  40933c:	ldur	x8, [x29, #-96]
  409340:	lsr	x1, x8, #8
  409344:	bl	40969c <__fxstatat@plt+0x777c>
  409348:	ldur	x8, [x29, #-88]
  40934c:	add	x0, x0, x8
  409350:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409354:	stur	x0, [x29, #-32]
  409358:	ldur	x8, [x29, #-48]
  40935c:	str	x0, [x8, #16]
  409360:	ldur	x8, [x29, #-24]
  409364:	ldur	x0, [x29, #-24]
  409368:	str	x8, [sp, #24]
  40936c:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409370:	ldr	x8, [sp, #24]
  409374:	eor	x9, x8, x0, lsr #33
  409378:	ldr	x10, [sp, #40]
  40937c:	eor	x9, x10, x9
  409380:	ldur	x11, [x29, #-40]
  409384:	ldr	x11, [x11, #1048]
  409388:	add	x9, x9, x11
  40938c:	stur	x9, [x29, #-24]
  409390:	ldur	x9, [x29, #-40]
  409394:	ldr	x9, [x9, #24]
  409398:	stur	x9, [x29, #-104]
  40939c:	ldur	x0, [x29, #-8]
  4093a0:	ldur	x1, [x29, #-104]
  4093a4:	bl	40969c <__fxstatat@plt+0x777c>
  4093a8:	ldur	x8, [x29, #-24]
  4093ac:	add	x8, x0, x8
  4093b0:	ldur	x9, [x29, #-32]
  4093b4:	add	x8, x8, x9
  4093b8:	str	x8, [sp, #112]
  4093bc:	ldur	x9, [x29, #-40]
  4093c0:	str	x8, [x9, #24]
  4093c4:	ldur	x0, [x29, #-8]
  4093c8:	ldr	x8, [sp, #112]
  4093cc:	lsr	x1, x8, #8
  4093d0:	bl	40969c <__fxstatat@plt+0x777c>
  4093d4:	ldur	x8, [x29, #-104]
  4093d8:	add	x0, x0, x8
  4093dc:	bl	4096e4 <__fxstatat@plt+0x77c4>
  4093e0:	stur	x0, [x29, #-32]
  4093e4:	ldur	x8, [x29, #-48]
  4093e8:	str	x0, [x8, #24]
  4093ec:	ldur	x8, [x29, #-48]
  4093f0:	add	x8, x8, #0x20
  4093f4:	stur	x8, [x29, #-48]
  4093f8:	ldur	x8, [x29, #-40]
  4093fc:	add	x8, x8, #0x20
  409400:	stur	x8, [x29, #-40]
  409404:	ldur	x9, [x29, #-8]
  409408:	add	x9, x9, #0x400
  40940c:	cmp	x8, x9
  409410:	b.cc	4091d0 <__fxstatat@plt+0x72b0>  // b.lo, b.ul, b.last
  409414:	ldur	x8, [x29, #-24]
  409418:	ldur	x9, [x29, #-24]
  40941c:	eor	x8, x8, x9, lsl #21
  409420:	mov	x9, xzr
  409424:	eon	x8, x8, x9
  409428:	ldur	x10, [x29, #-40]
  40942c:	mov	x11, #0xfffffffffffffc00    	// #-1024
  409430:	add	x10, x10, x11
  409434:	ldr	x10, [x10]
  409438:	add	x8, x8, x10
  40943c:	stur	x8, [x29, #-24]
  409440:	ldur	x8, [x29, #-40]
  409444:	ldr	x8, [x8]
  409448:	str	x8, [sp, #104]
  40944c:	ldur	x0, [x29, #-8]
  409450:	ldr	x1, [sp, #104]
  409454:	str	x9, [sp, #16]
  409458:	bl	40969c <__fxstatat@plt+0x777c>
  40945c:	ldur	x8, [x29, #-24]
  409460:	add	x8, x0, x8
  409464:	ldur	x9, [x29, #-32]
  409468:	add	x8, x8, x9
  40946c:	str	x8, [sp, #96]
  409470:	ldur	x9, [x29, #-40]
  409474:	str	x8, [x9]
  409478:	ldur	x0, [x29, #-8]
  40947c:	ldr	x8, [sp, #96]
  409480:	lsr	x1, x8, #8
  409484:	bl	40969c <__fxstatat@plt+0x777c>
  409488:	ldr	x8, [sp, #104]
  40948c:	add	x0, x0, x8
  409490:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409494:	stur	x0, [x29, #-32]
  409498:	ldur	x8, [x29, #-48]
  40949c:	str	x0, [x8]
  4094a0:	ldur	x8, [x29, #-24]
  4094a4:	ldur	x0, [x29, #-24]
  4094a8:	str	x8, [sp, #8]
  4094ac:	bl	4096e4 <__fxstatat@plt+0x77c4>
  4094b0:	ldr	x8, [sp, #8]
  4094b4:	eor	x9, x8, x0, lsr #5
  4094b8:	ldr	x10, [sp, #16]
  4094bc:	eor	x9, x10, x9
  4094c0:	ldur	x11, [x29, #-40]
  4094c4:	mov	x12, #0xfffffffffffffc08    	// #-1016
  4094c8:	add	x11, x11, x12
  4094cc:	ldr	x11, [x11]
  4094d0:	add	x9, x9, x11
  4094d4:	stur	x9, [x29, #-24]
  4094d8:	ldur	x9, [x29, #-40]
  4094dc:	ldr	x9, [x9, #8]
  4094e0:	str	x9, [sp, #88]
  4094e4:	ldur	x0, [x29, #-8]
  4094e8:	ldr	x1, [sp, #88]
  4094ec:	bl	40969c <__fxstatat@plt+0x777c>
  4094f0:	ldur	x8, [x29, #-24]
  4094f4:	add	x8, x0, x8
  4094f8:	ldur	x9, [x29, #-32]
  4094fc:	add	x8, x8, x9
  409500:	str	x8, [sp, #80]
  409504:	ldur	x9, [x29, #-40]
  409508:	str	x8, [x9, #8]
  40950c:	ldur	x0, [x29, #-8]
  409510:	ldr	x8, [sp, #80]
  409514:	lsr	x1, x8, #8
  409518:	bl	40969c <__fxstatat@plt+0x777c>
  40951c:	ldr	x8, [sp, #88]
  409520:	add	x0, x0, x8
  409524:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409528:	stur	x0, [x29, #-32]
  40952c:	ldur	x8, [x29, #-48]
  409530:	str	x0, [x8, #8]
  409534:	ldur	x8, [x29, #-24]
  409538:	ldur	x9, [x29, #-24]
  40953c:	eor	x8, x8, x9, lsl #12
  409540:	ldr	x9, [sp, #16]
  409544:	eor	x8, x9, x8
  409548:	ldur	x10, [x29, #-40]
  40954c:	mov	x11, #0xfffffffffffffc10    	// #-1008
  409550:	add	x10, x10, x11
  409554:	ldr	x10, [x10]
  409558:	add	x8, x8, x10
  40955c:	stur	x8, [x29, #-24]
  409560:	ldur	x8, [x29, #-40]
  409564:	ldr	x8, [x8, #16]
  409568:	str	x8, [sp, #72]
  40956c:	ldur	x0, [x29, #-8]
  409570:	ldr	x1, [sp, #72]
  409574:	bl	40969c <__fxstatat@plt+0x777c>
  409578:	ldur	x8, [x29, #-24]
  40957c:	add	x8, x0, x8
  409580:	ldur	x9, [x29, #-32]
  409584:	add	x8, x8, x9
  409588:	str	x8, [sp, #64]
  40958c:	ldur	x9, [x29, #-40]
  409590:	str	x8, [x9, #16]
  409594:	ldur	x0, [x29, #-8]
  409598:	ldr	x8, [sp, #64]
  40959c:	lsr	x1, x8, #8
  4095a0:	bl	40969c <__fxstatat@plt+0x777c>
  4095a4:	ldr	x8, [sp, #72]
  4095a8:	add	x0, x0, x8
  4095ac:	bl	4096e4 <__fxstatat@plt+0x77c4>
  4095b0:	stur	x0, [x29, #-32]
  4095b4:	ldur	x8, [x29, #-48]
  4095b8:	str	x0, [x8, #16]
  4095bc:	ldur	x8, [x29, #-24]
  4095c0:	ldur	x0, [x29, #-24]
  4095c4:	str	x8, [sp]
  4095c8:	bl	4096e4 <__fxstatat@plt+0x77c4>
  4095cc:	ldr	x8, [sp]
  4095d0:	eor	x9, x8, x0, lsr #33
  4095d4:	ldr	x10, [sp, #16]
  4095d8:	eor	x9, x10, x9
  4095dc:	ldur	x11, [x29, #-40]
  4095e0:	mov	x12, #0xfffffffffffffc18    	// #-1000
  4095e4:	add	x11, x11, x12
  4095e8:	ldr	x11, [x11]
  4095ec:	add	x9, x9, x11
  4095f0:	stur	x9, [x29, #-24]
  4095f4:	ldur	x9, [x29, #-40]
  4095f8:	ldr	x9, [x9, #24]
  4095fc:	str	x9, [sp, #56]
  409600:	ldur	x0, [x29, #-8]
  409604:	ldr	x1, [sp, #56]
  409608:	bl	40969c <__fxstatat@plt+0x777c>
  40960c:	ldur	x8, [x29, #-24]
  409610:	add	x8, x0, x8
  409614:	ldur	x9, [x29, #-32]
  409618:	add	x8, x8, x9
  40961c:	str	x8, [sp, #48]
  409620:	ldur	x9, [x29, #-40]
  409624:	str	x8, [x9, #24]
  409628:	ldur	x0, [x29, #-8]
  40962c:	ldr	x8, [sp, #48]
  409630:	lsr	x1, x8, #8
  409634:	bl	40969c <__fxstatat@plt+0x777c>
  409638:	ldr	x8, [sp, #56]
  40963c:	add	x0, x0, x8
  409640:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409644:	stur	x0, [x29, #-32]
  409648:	ldur	x8, [x29, #-48]
  40964c:	str	x0, [x8, #24]
  409650:	ldur	x8, [x29, #-48]
  409654:	add	x8, x8, #0x20
  409658:	stur	x8, [x29, #-48]
  40965c:	ldur	x8, [x29, #-40]
  409660:	add	x8, x8, #0x20
  409664:	stur	x8, [x29, #-40]
  409668:	ldur	x9, [x29, #-8]
  40966c:	add	x9, x9, #0x800
  409670:	cmp	x8, x9
  409674:	b.cc	409414 <__fxstatat@plt+0x74f4>  // b.lo, b.ul, b.last
  409678:	ldur	x8, [x29, #-24]
  40967c:	ldur	x9, [x29, #-8]
  409680:	str	x8, [x9, #2048]
  409684:	ldur	x8, [x29, #-32]
  409688:	ldur	x9, [x29, #-8]
  40968c:	str	x8, [x9, #2056]
  409690:	ldp	x29, x30, [sp, #224]
  409694:	add	sp, sp, #0xf0
  409698:	ret
  40969c:	sub	sp, sp, #0x30
  4096a0:	str	x0, [sp, #40]
  4096a4:	str	x1, [sp, #32]
  4096a8:	ldr	x8, [sp, #40]
  4096ac:	str	x8, [sp, #24]
  4096b0:	ldr	x8, [sp, #24]
  4096b4:	str	x8, [sp, #16]
  4096b8:	ldr	x8, [sp, #16]
  4096bc:	ldr	x9, [sp, #32]
  4096c0:	and	x9, x9, #0x7f8
  4096c4:	add	x8, x8, x9
  4096c8:	str	x8, [sp, #8]
  4096cc:	ldr	x8, [sp, #8]
  4096d0:	str	x8, [sp]
  4096d4:	ldr	x8, [sp]
  4096d8:	ldr	x0, [x8]
  4096dc:	add	sp, sp, #0x30
  4096e0:	ret
  4096e4:	sub	sp, sp, #0x10
  4096e8:	mov	x8, #0xffffffffffffffff    	// #-1
  4096ec:	str	x0, [sp, #8]
  4096f0:	str	x8, [sp]
  4096f4:	ldr	x8, [sp, #8]
  4096f8:	ldr	x9, [sp]
  4096fc:	and	x0, x8, x9
  409700:	add	sp, sp, #0x10
  409704:	ret
  409708:	sub	sp, sp, #0x60
  40970c:	stp	x29, x30, [sp, #80]
  409710:	add	x29, sp, #0x50
  409714:	mov	x8, #0x4b7c                	// #19324
  409718:	movk	x8, #0xa288, lsl #16
  40971c:	movk	x8, #0x4677, lsl #32
  409720:	movk	x8, #0x647c, lsl #48
  409724:	mov	x9, #0xc862                	// #51298
  409728:	movk	x9, #0xc73a, lsl #16
  40972c:	movk	x9, #0xb322, lsl #32
  409730:	movk	x9, #0xb9f8, lsl #48
  409734:	mov	x10, #0x12a0                	// #4768
  409738:	movk	x10, #0x3d47, lsl #16
  40973c:	movk	x10, #0xa505, lsl #32
  409740:	movk	x10, #0x8c0e, lsl #48
  409744:	mov	x11, #0x5524                	// #21796
  409748:	movk	x11, #0x4a59, lsl #16
  40974c:	movk	x11, #0x2e82, lsl #32
  409750:	movk	x11, #0xb29b, lsl #48
  409754:	mov	x12, #0xe0ce                	// #57550
  409758:	movk	x12, #0x8355, lsl #16
  40975c:	movk	x12, #0x53db, lsl #32
  409760:	movk	x12, #0x82f0, lsl #48
  409764:	mov	x13, #0x9315                	// #37653
  409768:	movk	x13, #0xa5a0, lsl #16
  40976c:	movk	x13, #0x4a0f, lsl #32
  409770:	movk	x13, #0x48fe, lsl #48
  409774:	mov	x14, #0x89ed                	// #35309
  409778:	movk	x14, #0xcbfc, lsl #16
  40977c:	movk	x14, #0x5bf2, lsl #32
  409780:	movk	x14, #0xae98, lsl #48
  409784:	mov	x15, #0xc0ab                	// #49323
  409788:	movk	x15, #0x6c44, lsl #16
  40978c:	movk	x15, #0x704f, lsl #32
  409790:	movk	x15, #0x98f5, lsl #48
  409794:	stur	x0, [x29, #-8]
  409798:	stur	x8, [x29, #-16]
  40979c:	stur	x9, [x29, #-24]
  4097a0:	stur	x10, [x29, #-32]
  4097a4:	str	x11, [sp, #40]
  4097a8:	str	x12, [sp, #32]
  4097ac:	str	x13, [sp, #24]
  4097b0:	str	x14, [sp, #16]
  4097b4:	str	x15, [sp, #8]
  4097b8:	str	wzr, [sp, #4]
  4097bc:	ldr	w8, [sp, #4]
  4097c0:	cmp	w8, #0x100
  4097c4:	b.ge	409ae0 <__fxstatat@plt+0x7bc0>  // b.tcont
  4097c8:	ldur	x8, [x29, #-8]
  4097cc:	ldrsw	x9, [sp, #4]
  4097d0:	ldr	x8, [x8, x9, lsl #3]
  4097d4:	ldur	x9, [x29, #-16]
  4097d8:	add	x8, x9, x8
  4097dc:	stur	x8, [x29, #-16]
  4097e0:	ldur	x8, [x29, #-8]
  4097e4:	ldr	w10, [sp, #4]
  4097e8:	add	w10, w10, #0x1
  4097ec:	ldr	x8, [x8, w10, sxtw #3]
  4097f0:	ldur	x9, [x29, #-24]
  4097f4:	add	x8, x9, x8
  4097f8:	stur	x8, [x29, #-24]
  4097fc:	ldur	x8, [x29, #-8]
  409800:	ldr	w10, [sp, #4]
  409804:	add	w10, w10, #0x2
  409808:	ldr	x8, [x8, w10, sxtw #3]
  40980c:	ldur	x9, [x29, #-32]
  409810:	add	x8, x9, x8
  409814:	stur	x8, [x29, #-32]
  409818:	ldur	x8, [x29, #-8]
  40981c:	ldr	w10, [sp, #4]
  409820:	add	w10, w10, #0x3
  409824:	ldr	x8, [x8, w10, sxtw #3]
  409828:	ldr	x9, [sp, #40]
  40982c:	add	x8, x9, x8
  409830:	str	x8, [sp, #40]
  409834:	ldur	x8, [x29, #-8]
  409838:	ldr	w10, [sp, #4]
  40983c:	add	w10, w10, #0x4
  409840:	ldr	x8, [x8, w10, sxtw #3]
  409844:	ldr	x9, [sp, #32]
  409848:	add	x8, x9, x8
  40984c:	str	x8, [sp, #32]
  409850:	ldur	x8, [x29, #-8]
  409854:	ldr	w10, [sp, #4]
  409858:	add	w10, w10, #0x5
  40985c:	ldr	x8, [x8, w10, sxtw #3]
  409860:	ldr	x9, [sp, #24]
  409864:	add	x8, x9, x8
  409868:	str	x8, [sp, #24]
  40986c:	ldur	x8, [x29, #-8]
  409870:	ldr	w10, [sp, #4]
  409874:	add	w10, w10, #0x6
  409878:	ldr	x8, [x8, w10, sxtw #3]
  40987c:	ldr	x9, [sp, #16]
  409880:	add	x8, x9, x8
  409884:	str	x8, [sp, #16]
  409888:	ldur	x8, [x29, #-8]
  40988c:	ldr	w10, [sp, #4]
  409890:	add	w10, w10, #0x7
  409894:	ldr	x8, [x8, w10, sxtw #3]
  409898:	ldr	x9, [sp, #8]
  40989c:	add	x8, x9, x8
  4098a0:	str	x8, [sp, #8]
  4098a4:	ldr	x8, [sp, #32]
  4098a8:	ldur	x9, [x29, #-16]
  4098ac:	subs	x8, x9, x8
  4098b0:	stur	x8, [x29, #-16]
  4098b4:	ldr	x0, [sp, #8]
  4098b8:	bl	4096e4 <__fxstatat@plt+0x77c4>
  4098bc:	ldr	x8, [sp, #24]
  4098c0:	eor	x8, x8, x0, lsr #9
  4098c4:	str	x8, [sp, #24]
  4098c8:	ldur	x8, [x29, #-16]
  4098cc:	ldr	x9, [sp, #8]
  4098d0:	add	x8, x9, x8
  4098d4:	str	x8, [sp, #8]
  4098d8:	ldr	x8, [sp, #24]
  4098dc:	ldur	x9, [x29, #-24]
  4098e0:	subs	x8, x9, x8
  4098e4:	stur	x8, [x29, #-24]
  4098e8:	ldur	x8, [x29, #-16]
  4098ec:	ldr	x9, [sp, #16]
  4098f0:	eor	x8, x9, x8, lsl #9
  4098f4:	str	x8, [sp, #16]
  4098f8:	ldur	x8, [x29, #-24]
  4098fc:	ldur	x9, [x29, #-16]
  409900:	add	x8, x9, x8
  409904:	stur	x8, [x29, #-16]
  409908:	ldr	x8, [sp, #16]
  40990c:	ldur	x9, [x29, #-32]
  409910:	subs	x8, x9, x8
  409914:	stur	x8, [x29, #-32]
  409918:	ldur	x0, [x29, #-24]
  40991c:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409920:	ldr	x8, [sp, #8]
  409924:	eor	x8, x8, x0, lsr #23
  409928:	str	x8, [sp, #8]
  40992c:	ldur	x8, [x29, #-32]
  409930:	ldur	x9, [x29, #-24]
  409934:	add	x8, x9, x8
  409938:	stur	x8, [x29, #-24]
  40993c:	ldr	x8, [sp, #8]
  409940:	ldr	x9, [sp, #40]
  409944:	subs	x8, x9, x8
  409948:	str	x8, [sp, #40]
  40994c:	ldur	x8, [x29, #-32]
  409950:	ldur	x9, [x29, #-16]
  409954:	eor	x8, x9, x8, lsl #15
  409958:	stur	x8, [x29, #-16]
  40995c:	ldr	x8, [sp, #40]
  409960:	ldur	x9, [x29, #-32]
  409964:	add	x8, x9, x8
  409968:	stur	x8, [x29, #-32]
  40996c:	ldur	x8, [x29, #-16]
  409970:	ldr	x9, [sp, #32]
  409974:	subs	x8, x9, x8
  409978:	str	x8, [sp, #32]
  40997c:	ldr	x0, [sp, #40]
  409980:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409984:	ldur	x8, [x29, #-24]
  409988:	eor	x8, x8, x0, lsr #14
  40998c:	stur	x8, [x29, #-24]
  409990:	ldr	x8, [sp, #32]
  409994:	ldr	x9, [sp, #40]
  409998:	add	x8, x9, x8
  40999c:	str	x8, [sp, #40]
  4099a0:	ldur	x8, [x29, #-24]
  4099a4:	ldr	x9, [sp, #24]
  4099a8:	subs	x8, x9, x8
  4099ac:	str	x8, [sp, #24]
  4099b0:	ldr	x8, [sp, #32]
  4099b4:	ldur	x9, [x29, #-32]
  4099b8:	eor	x8, x9, x8, lsl #20
  4099bc:	stur	x8, [x29, #-32]
  4099c0:	ldr	x8, [sp, #24]
  4099c4:	ldr	x9, [sp, #32]
  4099c8:	add	x8, x9, x8
  4099cc:	str	x8, [sp, #32]
  4099d0:	ldur	x8, [x29, #-32]
  4099d4:	ldr	x9, [sp, #16]
  4099d8:	subs	x8, x9, x8
  4099dc:	str	x8, [sp, #16]
  4099e0:	ldr	x0, [sp, #24]
  4099e4:	bl	4096e4 <__fxstatat@plt+0x77c4>
  4099e8:	ldr	x8, [sp, #40]
  4099ec:	eor	x8, x8, x0, lsr #17
  4099f0:	str	x8, [sp, #40]
  4099f4:	ldr	x8, [sp, #16]
  4099f8:	ldr	x9, [sp, #24]
  4099fc:	add	x8, x9, x8
  409a00:	str	x8, [sp, #24]
  409a04:	ldr	x8, [sp, #40]
  409a08:	ldr	x9, [sp, #8]
  409a0c:	subs	x8, x9, x8
  409a10:	str	x8, [sp, #8]
  409a14:	ldr	x8, [sp, #16]
  409a18:	ldr	x9, [sp, #32]
  409a1c:	eor	x8, x9, x8, lsl #14
  409a20:	str	x8, [sp, #32]
  409a24:	ldr	x8, [sp, #8]
  409a28:	ldr	x9, [sp, #16]
  409a2c:	add	x8, x9, x8
  409a30:	str	x8, [sp, #16]
  409a34:	ldur	x8, [x29, #-16]
  409a38:	ldur	x9, [x29, #-8]
  409a3c:	ldrsw	x11, [sp, #4]
  409a40:	str	x8, [x9, x11, lsl #3]
  409a44:	ldur	x8, [x29, #-24]
  409a48:	ldur	x9, [x29, #-8]
  409a4c:	ldr	w10, [sp, #4]
  409a50:	add	w10, w10, #0x1
  409a54:	str	x8, [x9, w10, sxtw #3]
  409a58:	ldur	x8, [x29, #-32]
  409a5c:	ldur	x9, [x29, #-8]
  409a60:	ldr	w10, [sp, #4]
  409a64:	add	w10, w10, #0x2
  409a68:	str	x8, [x9, w10, sxtw #3]
  409a6c:	ldr	x8, [sp, #40]
  409a70:	ldur	x9, [x29, #-8]
  409a74:	ldr	w10, [sp, #4]
  409a78:	add	w10, w10, #0x3
  409a7c:	str	x8, [x9, w10, sxtw #3]
  409a80:	ldr	x8, [sp, #32]
  409a84:	ldur	x9, [x29, #-8]
  409a88:	ldr	w10, [sp, #4]
  409a8c:	add	w10, w10, #0x4
  409a90:	str	x8, [x9, w10, sxtw #3]
  409a94:	ldr	x8, [sp, #24]
  409a98:	ldur	x9, [x29, #-8]
  409a9c:	ldr	w10, [sp, #4]
  409aa0:	add	w10, w10, #0x5
  409aa4:	str	x8, [x9, w10, sxtw #3]
  409aa8:	ldr	x8, [sp, #16]
  409aac:	ldur	x9, [x29, #-8]
  409ab0:	ldr	w10, [sp, #4]
  409ab4:	add	w10, w10, #0x6
  409ab8:	str	x8, [x9, w10, sxtw #3]
  409abc:	ldr	x8, [sp, #8]
  409ac0:	ldur	x9, [x29, #-8]
  409ac4:	ldr	w10, [sp, #4]
  409ac8:	add	w10, w10, #0x7
  409acc:	str	x8, [x9, w10, sxtw #3]
  409ad0:	ldr	w8, [sp, #4]
  409ad4:	add	w8, w8, #0x8
  409ad8:	str	w8, [sp, #4]
  409adc:	b	4097bc <__fxstatat@plt+0x789c>
  409ae0:	str	wzr, [sp]
  409ae4:	ldr	w8, [sp]
  409ae8:	cmp	w8, #0x100
  409aec:	b.ge	409e08 <__fxstatat@plt+0x7ee8>  // b.tcont
  409af0:	ldur	x8, [x29, #-8]
  409af4:	ldrsw	x9, [sp]
  409af8:	ldr	x8, [x8, x9, lsl #3]
  409afc:	ldur	x9, [x29, #-16]
  409b00:	add	x8, x9, x8
  409b04:	stur	x8, [x29, #-16]
  409b08:	ldur	x8, [x29, #-8]
  409b0c:	ldr	w10, [sp]
  409b10:	add	w10, w10, #0x1
  409b14:	ldr	x8, [x8, w10, sxtw #3]
  409b18:	ldur	x9, [x29, #-24]
  409b1c:	add	x8, x9, x8
  409b20:	stur	x8, [x29, #-24]
  409b24:	ldur	x8, [x29, #-8]
  409b28:	ldr	w10, [sp]
  409b2c:	add	w10, w10, #0x2
  409b30:	ldr	x8, [x8, w10, sxtw #3]
  409b34:	ldur	x9, [x29, #-32]
  409b38:	add	x8, x9, x8
  409b3c:	stur	x8, [x29, #-32]
  409b40:	ldur	x8, [x29, #-8]
  409b44:	ldr	w10, [sp]
  409b48:	add	w10, w10, #0x3
  409b4c:	ldr	x8, [x8, w10, sxtw #3]
  409b50:	ldr	x9, [sp, #40]
  409b54:	add	x8, x9, x8
  409b58:	str	x8, [sp, #40]
  409b5c:	ldur	x8, [x29, #-8]
  409b60:	ldr	w10, [sp]
  409b64:	add	w10, w10, #0x4
  409b68:	ldr	x8, [x8, w10, sxtw #3]
  409b6c:	ldr	x9, [sp, #32]
  409b70:	add	x8, x9, x8
  409b74:	str	x8, [sp, #32]
  409b78:	ldur	x8, [x29, #-8]
  409b7c:	ldr	w10, [sp]
  409b80:	add	w10, w10, #0x5
  409b84:	ldr	x8, [x8, w10, sxtw #3]
  409b88:	ldr	x9, [sp, #24]
  409b8c:	add	x8, x9, x8
  409b90:	str	x8, [sp, #24]
  409b94:	ldur	x8, [x29, #-8]
  409b98:	ldr	w10, [sp]
  409b9c:	add	w10, w10, #0x6
  409ba0:	ldr	x8, [x8, w10, sxtw #3]
  409ba4:	ldr	x9, [sp, #16]
  409ba8:	add	x8, x9, x8
  409bac:	str	x8, [sp, #16]
  409bb0:	ldur	x8, [x29, #-8]
  409bb4:	ldr	w10, [sp]
  409bb8:	add	w10, w10, #0x7
  409bbc:	ldr	x8, [x8, w10, sxtw #3]
  409bc0:	ldr	x9, [sp, #8]
  409bc4:	add	x8, x9, x8
  409bc8:	str	x8, [sp, #8]
  409bcc:	ldr	x8, [sp, #32]
  409bd0:	ldur	x9, [x29, #-16]
  409bd4:	subs	x8, x9, x8
  409bd8:	stur	x8, [x29, #-16]
  409bdc:	ldr	x0, [sp, #8]
  409be0:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409be4:	ldr	x8, [sp, #24]
  409be8:	eor	x8, x8, x0, lsr #9
  409bec:	str	x8, [sp, #24]
  409bf0:	ldur	x8, [x29, #-16]
  409bf4:	ldr	x9, [sp, #8]
  409bf8:	add	x8, x9, x8
  409bfc:	str	x8, [sp, #8]
  409c00:	ldr	x8, [sp, #24]
  409c04:	ldur	x9, [x29, #-24]
  409c08:	subs	x8, x9, x8
  409c0c:	stur	x8, [x29, #-24]
  409c10:	ldur	x8, [x29, #-16]
  409c14:	ldr	x9, [sp, #16]
  409c18:	eor	x8, x9, x8, lsl #9
  409c1c:	str	x8, [sp, #16]
  409c20:	ldur	x8, [x29, #-24]
  409c24:	ldur	x9, [x29, #-16]
  409c28:	add	x8, x9, x8
  409c2c:	stur	x8, [x29, #-16]
  409c30:	ldr	x8, [sp, #16]
  409c34:	ldur	x9, [x29, #-32]
  409c38:	subs	x8, x9, x8
  409c3c:	stur	x8, [x29, #-32]
  409c40:	ldur	x0, [x29, #-24]
  409c44:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409c48:	ldr	x8, [sp, #8]
  409c4c:	eor	x8, x8, x0, lsr #23
  409c50:	str	x8, [sp, #8]
  409c54:	ldur	x8, [x29, #-32]
  409c58:	ldur	x9, [x29, #-24]
  409c5c:	add	x8, x9, x8
  409c60:	stur	x8, [x29, #-24]
  409c64:	ldr	x8, [sp, #8]
  409c68:	ldr	x9, [sp, #40]
  409c6c:	subs	x8, x9, x8
  409c70:	str	x8, [sp, #40]
  409c74:	ldur	x8, [x29, #-32]
  409c78:	ldur	x9, [x29, #-16]
  409c7c:	eor	x8, x9, x8, lsl #15
  409c80:	stur	x8, [x29, #-16]
  409c84:	ldr	x8, [sp, #40]
  409c88:	ldur	x9, [x29, #-32]
  409c8c:	add	x8, x9, x8
  409c90:	stur	x8, [x29, #-32]
  409c94:	ldur	x8, [x29, #-16]
  409c98:	ldr	x9, [sp, #32]
  409c9c:	subs	x8, x9, x8
  409ca0:	str	x8, [sp, #32]
  409ca4:	ldr	x0, [sp, #40]
  409ca8:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409cac:	ldur	x8, [x29, #-24]
  409cb0:	eor	x8, x8, x0, lsr #14
  409cb4:	stur	x8, [x29, #-24]
  409cb8:	ldr	x8, [sp, #32]
  409cbc:	ldr	x9, [sp, #40]
  409cc0:	add	x8, x9, x8
  409cc4:	str	x8, [sp, #40]
  409cc8:	ldur	x8, [x29, #-24]
  409ccc:	ldr	x9, [sp, #24]
  409cd0:	subs	x8, x9, x8
  409cd4:	str	x8, [sp, #24]
  409cd8:	ldr	x8, [sp, #32]
  409cdc:	ldur	x9, [x29, #-32]
  409ce0:	eor	x8, x9, x8, lsl #20
  409ce4:	stur	x8, [x29, #-32]
  409ce8:	ldr	x8, [sp, #24]
  409cec:	ldr	x9, [sp, #32]
  409cf0:	add	x8, x9, x8
  409cf4:	str	x8, [sp, #32]
  409cf8:	ldur	x8, [x29, #-32]
  409cfc:	ldr	x9, [sp, #16]
  409d00:	subs	x8, x9, x8
  409d04:	str	x8, [sp, #16]
  409d08:	ldr	x0, [sp, #24]
  409d0c:	bl	4096e4 <__fxstatat@plt+0x77c4>
  409d10:	ldr	x8, [sp, #40]
  409d14:	eor	x8, x8, x0, lsr #17
  409d18:	str	x8, [sp, #40]
  409d1c:	ldr	x8, [sp, #16]
  409d20:	ldr	x9, [sp, #24]
  409d24:	add	x8, x9, x8
  409d28:	str	x8, [sp, #24]
  409d2c:	ldr	x8, [sp, #40]
  409d30:	ldr	x9, [sp, #8]
  409d34:	subs	x8, x9, x8
  409d38:	str	x8, [sp, #8]
  409d3c:	ldr	x8, [sp, #16]
  409d40:	ldr	x9, [sp, #32]
  409d44:	eor	x8, x9, x8, lsl #14
  409d48:	str	x8, [sp, #32]
  409d4c:	ldr	x8, [sp, #8]
  409d50:	ldr	x9, [sp, #16]
  409d54:	add	x8, x9, x8
  409d58:	str	x8, [sp, #16]
  409d5c:	ldur	x8, [x29, #-16]
  409d60:	ldur	x9, [x29, #-8]
  409d64:	ldrsw	x11, [sp]
  409d68:	str	x8, [x9, x11, lsl #3]
  409d6c:	ldur	x8, [x29, #-24]
  409d70:	ldur	x9, [x29, #-8]
  409d74:	ldr	w10, [sp]
  409d78:	add	w10, w10, #0x1
  409d7c:	str	x8, [x9, w10, sxtw #3]
  409d80:	ldur	x8, [x29, #-32]
  409d84:	ldur	x9, [x29, #-8]
  409d88:	ldr	w10, [sp]
  409d8c:	add	w10, w10, #0x2
  409d90:	str	x8, [x9, w10, sxtw #3]
  409d94:	ldr	x8, [sp, #40]
  409d98:	ldur	x9, [x29, #-8]
  409d9c:	ldr	w10, [sp]
  409da0:	add	w10, w10, #0x3
  409da4:	str	x8, [x9, w10, sxtw #3]
  409da8:	ldr	x8, [sp, #32]
  409dac:	ldur	x9, [x29, #-8]
  409db0:	ldr	w10, [sp]
  409db4:	add	w10, w10, #0x4
  409db8:	str	x8, [x9, w10, sxtw #3]
  409dbc:	ldr	x8, [sp, #24]
  409dc0:	ldur	x9, [x29, #-8]
  409dc4:	ldr	w10, [sp]
  409dc8:	add	w10, w10, #0x5
  409dcc:	str	x8, [x9, w10, sxtw #3]
  409dd0:	ldr	x8, [sp, #16]
  409dd4:	ldur	x9, [x29, #-8]
  409dd8:	ldr	w10, [sp]
  409ddc:	add	w10, w10, #0x6
  409de0:	str	x8, [x9, w10, sxtw #3]
  409de4:	ldr	x8, [sp, #8]
  409de8:	ldur	x9, [x29, #-8]
  409dec:	ldr	w10, [sp]
  409df0:	add	w10, w10, #0x7
  409df4:	str	x8, [x9, w10, sxtw #3]
  409df8:	ldr	w8, [sp]
  409dfc:	add	w8, w8, #0x8
  409e00:	str	w8, [sp]
  409e04:	b	409ae4 <__fxstatat@plt+0x7bc4>
  409e08:	ldur	x8, [x29, #-8]
  409e0c:	str	xzr, [x8, #2064]
  409e10:	ldur	x8, [x29, #-8]
  409e14:	str	xzr, [x8, #2056]
  409e18:	ldur	x8, [x29, #-8]
  409e1c:	str	xzr, [x8, #2048]
  409e20:	ldp	x29, x30, [sp, #80]
  409e24:	add	sp, sp, #0x60
  409e28:	ret
  409e2c:	sub	sp, sp, #0x190
  409e30:	stp	x29, x30, [sp, #368]
  409e34:	str	x28, [sp, #384]
  409e38:	add	x29, sp, #0x170
  409e3c:	add	x8, sp, #0x98
  409e40:	mov	w9, #0xffffffff            	// #-1
  409e44:	mov	w10, #0x16                  	// #22
  409e48:	str	w0, [x8, #208]
  409e4c:	str	x1, [x8, #200]
  409e50:	str	w2, [x8, #196]
  409e54:	str	x3, [x8, #184]
  409e58:	str	w4, [x8, #180]
  409e5c:	str	w9, [x8, #176]
  409e60:	str	w10, [x8, #172]
  409e64:	ldr	w0, [x8, #208]
  409e68:	ldr	x1, [x8, #200]
  409e6c:	ldr	w2, [x8, #196]
  409e70:	ldr	x3, [x8, #184]
  409e74:	ldr	w4, [x8, #180]
  409e78:	str	x8, [sp, #8]
  409e7c:	bl	401d90 <renameat2@plt>
  409e80:	ldr	x8, [sp, #8]
  409e84:	str	w0, [x8, #176]
  409e88:	bl	401eb0 <__errno_location@plt>
  409e8c:	ldr	w9, [x0]
  409e90:	ldr	x8, [sp, #8]
  409e94:	str	w9, [x8, #172]
  409e98:	ldr	w9, [x8, #176]
  409e9c:	cmp	w9, #0x0
  409ea0:	cset	w9, ge  // ge = tcont
  409ea4:	tbnz	w9, #0, 409ed8 <__fxstatat@plt+0x7fb8>
  409ea8:	ldr	x8, [sp, #8]
  409eac:	ldr	w9, [x8, #172]
  409eb0:	cmp	w9, #0x16
  409eb4:	b.eq	409ee8 <__fxstatat@plt+0x7fc8>  // b.none
  409eb8:	ldr	x8, [sp, #8]
  409ebc:	ldr	w9, [x8, #172]
  409ec0:	cmp	w9, #0x26
  409ec4:	b.eq	409ee8 <__fxstatat@plt+0x7fc8>  // b.none
  409ec8:	ldr	x8, [sp, #8]
  409ecc:	ldr	w9, [x8, #172]
  409ed0:	cmp	w9, #0x5f
  409ed4:	b.eq	409ee8 <__fxstatat@plt+0x7fc8>  // b.none
  409ed8:	ldr	x8, [sp, #8]
  409edc:	ldr	w9, [x8, #176]
  409ee0:	str	w9, [x8, #212]
  409ee4:	b	40a204 <__fxstatat@plt+0x82e4>
  409ee8:	ldr	x8, [sp, #8]
  409eec:	ldr	x9, [x8, #200]
  409ef0:	str	x9, [x8, #144]
  409ef4:	ldr	x9, [x8, #184]
  409ef8:	str	x9, [x8, #136]
  409efc:	mov	w10, #0x14                  	// #20
  409f00:	str	w10, [x8, #128]
  409f04:	mov	w10, #0x0                   	// #0
  409f08:	strb	w10, [sp, #23]
  409f0c:	ldr	w10, [x8, #180]
  409f10:	cbz	w10, 409f9c <__fxstatat@plt+0x807c>
  409f14:	ldr	x8, [sp, #8]
  409f18:	ldr	w9, [x8, #180]
  409f1c:	and	w9, w9, #0xfffffffe
  409f20:	cbz	w9, 409f38 <__fxstatat@plt+0x8018>
  409f24:	mov	w0, #0x5f                  	// #95
  409f28:	bl	40a21c <__fxstatat@plt+0x82fc>
  409f2c:	ldr	x8, [sp, #8]
  409f30:	str	w0, [x8, #212]
  409f34:	b	40a204 <__fxstatat@plt+0x82e4>
  409f38:	ldr	x8, [sp, #8]
  409f3c:	ldr	w0, [x8, #196]
  409f40:	ldr	x1, [x8, #184]
  409f44:	add	x2, sp, #0x18
  409f48:	bl	40a294 <__fxstatat@plt+0x8374>
  409f4c:	cbz	w0, 409f60 <__fxstatat@plt+0x8040>
  409f50:	bl	401eb0 <__errno_location@plt>
  409f54:	ldr	w8, [x0]
  409f58:	cmp	w8, #0x4b
  409f5c:	b.ne	409f74 <__fxstatat@plt+0x8054>  // b.any
  409f60:	mov	w0, #0x11                  	// #17
  409f64:	bl	40a21c <__fxstatat@plt+0x82fc>
  409f68:	ldr	x8, [sp, #8]
  409f6c:	str	w0, [x8, #212]
  409f70:	b	40a204 <__fxstatat@plt+0x82e4>
  409f74:	bl	401eb0 <__errno_location@plt>
  409f78:	ldr	w8, [x0]
  409f7c:	cmp	w8, #0x2
  409f80:	b.eq	409f94 <__fxstatat@plt+0x8074>  // b.none
  409f84:	mov	w8, #0xffffffff            	// #-1
  409f88:	ldr	x9, [sp, #8]
  409f8c:	str	w8, [x9, #212]
  409f90:	b	40a204 <__fxstatat@plt+0x82e4>
  409f94:	mov	w8, #0x1                   	// #1
  409f98:	strb	w8, [sp, #23]
  409f9c:	ldr	x8, [sp, #8]
  409fa0:	ldr	x0, [x8, #200]
  409fa4:	bl	401a70 <strlen@plt>
  409fa8:	ldr	x8, [sp, #8]
  409fac:	str	x0, [x8, #160]
  409fb0:	ldr	x0, [x8, #184]
  409fb4:	bl	401a70 <strlen@plt>
  409fb8:	ldr	x8, [sp, #8]
  409fbc:	str	x0, [x8, #152]
  409fc0:	ldr	x9, [x8, #160]
  409fc4:	cbz	x9, 409fd4 <__fxstatat@plt+0x80b4>
  409fc8:	ldr	x8, [sp, #8]
  409fcc:	ldr	x9, [x8, #152]
  409fd0:	cbnz	x9, 409ff8 <__fxstatat@plt+0x80d8>
  409fd4:	ldr	x8, [sp, #8]
  409fd8:	ldr	w0, [x8, #208]
  409fdc:	ldr	x1, [x8, #200]
  409fe0:	ldr	w2, [x8, #196]
  409fe4:	ldr	x3, [x8, #184]
  409fe8:	bl	401dc0 <renameat@plt>
  409fec:	ldr	x8, [sp, #8]
  409ff0:	str	w0, [x8, #212]
  409ff4:	b	40a204 <__fxstatat@plt+0x82e4>
  409ff8:	ldr	x8, [sp, #8]
  409ffc:	ldr	x9, [x8, #200]
  40a000:	ldr	x10, [x8, #160]
  40a004:	subs	x10, x10, #0x1
  40a008:	ldrb	w11, [x9, x10]
  40a00c:	cmp	w11, #0x2f
  40a010:	cset	w11, eq  // eq = none
  40a014:	mov	w12, #0x1                   	// #1
  40a018:	and	w11, w11, w12
  40a01c:	sturb	w11, [x29, #-81]
  40a020:	ldr	x9, [x8, #184]
  40a024:	ldr	x10, [x8, #152]
  40a028:	subs	x10, x10, #0x1
  40a02c:	ldrb	w11, [x9, x10]
  40a030:	cmp	w11, #0x2f
  40a034:	cset	w11, eq  // eq = none
  40a038:	and	w11, w11, #0x1
  40a03c:	sturb	w11, [x29, #-82]
  40a040:	ldurb	w11, [x29, #-81]
  40a044:	tbnz	w11, #0, 40a074 <__fxstatat@plt+0x8154>
  40a048:	ldurb	w8, [x29, #-82]
  40a04c:	tbnz	w8, #0, 40a074 <__fxstatat@plt+0x8154>
  40a050:	ldr	x8, [sp, #8]
  40a054:	ldr	w0, [x8, #208]
  40a058:	ldr	x1, [x8, #200]
  40a05c:	ldr	w2, [x8, #196]
  40a060:	ldr	x3, [x8, #184]
  40a064:	bl	401dc0 <renameat@plt>
  40a068:	ldr	x8, [sp, #8]
  40a06c:	str	w0, [x8, #212]
  40a070:	b	40a204 <__fxstatat@plt+0x82e4>
  40a074:	ldr	x8, [sp, #8]
  40a078:	ldr	w0, [x8, #208]
  40a07c:	ldr	x1, [x8, #200]
  40a080:	add	x2, sp, #0x98
  40a084:	bl	40a294 <__fxstatat@plt+0x8374>
  40a088:	cbz	w0, 40a09c <__fxstatat@plt+0x817c>
  40a08c:	mov	w8, #0xffffffff            	// #-1
  40a090:	ldr	x9, [sp, #8]
  40a094:	str	w8, [x9, #212]
  40a098:	b	40a204 <__fxstatat@plt+0x82e4>
  40a09c:	ldrb	w8, [sp, #23]
  40a0a0:	tbnz	w8, #0, 40a0a8 <__fxstatat@plt+0x8188>
  40a0a4:	b	40a0d4 <__fxstatat@plt+0x81b4>
  40a0a8:	ldr	x8, [sp, #8]
  40a0ac:	ldr	w9, [x8, #16]
  40a0b0:	and	w9, w9, #0xf000
  40a0b4:	cmp	w9, #0x4, lsl #12
  40a0b8:	b.eq	40a0d0 <__fxstatat@plt+0x81b0>  // b.none
  40a0bc:	mov	w0, #0x2                   	// #2
  40a0c0:	bl	40a21c <__fxstatat@plt+0x82fc>
  40a0c4:	ldr	x8, [sp, #8]
  40a0c8:	str	w0, [x8, #212]
  40a0cc:	b	40a204 <__fxstatat@plt+0x82e4>
  40a0d0:	b	40a170 <__fxstatat@plt+0x8250>
  40a0d4:	ldr	x8, [sp, #8]
  40a0d8:	ldr	w0, [x8, #196]
  40a0dc:	ldr	x1, [x8, #184]
  40a0e0:	add	x2, sp, #0x18
  40a0e4:	bl	40a294 <__fxstatat@plt+0x8374>
  40a0e8:	cbz	w0, 40a124 <__fxstatat@plt+0x8204>
  40a0ec:	bl	401eb0 <__errno_location@plt>
  40a0f0:	ldr	w8, [x0]
  40a0f4:	cmp	w8, #0x2
  40a0f8:	b.ne	40a110 <__fxstatat@plt+0x81f0>  // b.any
  40a0fc:	ldr	x8, [sp, #8]
  40a100:	ldr	w9, [x8, #16]
  40a104:	and	w9, w9, #0xf000
  40a108:	cmp	w9, #0x4, lsl #12
  40a10c:	b.eq	40a120 <__fxstatat@plt+0x8200>  // b.none
  40a110:	mov	w8, #0xffffffff            	// #-1
  40a114:	ldr	x9, [sp, #8]
  40a118:	str	w8, [x9, #212]
  40a11c:	b	40a204 <__fxstatat@plt+0x82e4>
  40a120:	b	40a170 <__fxstatat@plt+0x8250>
  40a124:	ldr	w8, [sp, #40]
  40a128:	and	w8, w8, #0xf000
  40a12c:	cmp	w8, #0x4, lsl #12
  40a130:	b.eq	40a148 <__fxstatat@plt+0x8228>  // b.none
  40a134:	mov	w0, #0x14                  	// #20
  40a138:	bl	40a21c <__fxstatat@plt+0x82fc>
  40a13c:	ldr	x8, [sp, #8]
  40a140:	str	w0, [x8, #212]
  40a144:	b	40a204 <__fxstatat@plt+0x82e4>
  40a148:	ldr	x8, [sp, #8]
  40a14c:	ldr	w9, [x8, #16]
  40a150:	and	w9, w9, #0xf000
  40a154:	cmp	w9, #0x4, lsl #12
  40a158:	b.eq	40a170 <__fxstatat@plt+0x8250>  // b.none
  40a15c:	mov	w0, #0x15                  	// #21
  40a160:	bl	40a21c <__fxstatat@plt+0x82fc>
  40a164:	ldr	x8, [sp, #8]
  40a168:	str	w0, [x8, #212]
  40a16c:	b	40a204 <__fxstatat@plt+0x82e4>
  40a170:	ldr	x8, [sp, #8]
  40a174:	ldr	w0, [x8, #208]
  40a178:	ldr	x1, [x8, #144]
  40a17c:	ldr	w2, [x8, #196]
  40a180:	ldr	x3, [x8, #136]
  40a184:	bl	401dc0 <renameat@plt>
  40a188:	ldr	x8, [sp, #8]
  40a18c:	str	w0, [x8, #176]
  40a190:	bl	401eb0 <__errno_location@plt>
  40a194:	ldr	w9, [x0]
  40a198:	ldr	x8, [sp, #8]
  40a19c:	str	w9, [x8, #128]
  40a1a0:	ldr	x8, [sp, #8]
  40a1a4:	ldr	x9, [x8, #144]
  40a1a8:	ldr	x10, [x8, #200]
  40a1ac:	cmp	x9, x10
  40a1b0:	b.eq	40a1c0 <__fxstatat@plt+0x82a0>  // b.none
  40a1b4:	ldr	x8, [sp, #8]
  40a1b8:	ldr	x0, [x8, #144]
  40a1bc:	bl	401d70 <free@plt>
  40a1c0:	ldr	x8, [sp, #8]
  40a1c4:	ldr	x9, [x8, #136]
  40a1c8:	ldr	x10, [x8, #184]
  40a1cc:	cmp	x9, x10
  40a1d0:	b.eq	40a1e0 <__fxstatat@plt+0x82c0>  // b.none
  40a1d4:	ldr	x8, [sp, #8]
  40a1d8:	ldr	x0, [x8, #136]
  40a1dc:	bl	401d70 <free@plt>
  40a1e0:	ldr	x8, [sp, #8]
  40a1e4:	ldr	w9, [x8, #128]
  40a1e8:	str	w9, [sp, #4]
  40a1ec:	bl	401eb0 <__errno_location@plt>
  40a1f0:	ldr	w9, [sp, #4]
  40a1f4:	str	w9, [x0]
  40a1f8:	ldr	x8, [sp, #8]
  40a1fc:	ldr	w10, [x8, #176]
  40a200:	str	w10, [x8, #212]
  40a204:	ldr	x8, [sp, #8]
  40a208:	ldr	w0, [x8, #212]
  40a20c:	ldr	x28, [sp, #384]
  40a210:	ldp	x29, x30, [sp, #368]
  40a214:	add	sp, sp, #0x190
  40a218:	ret
  40a21c:	sub	sp, sp, #0x20
  40a220:	stp	x29, x30, [sp, #16]
  40a224:	add	x29, sp, #0x10
  40a228:	mov	w8, #0xffffffff            	// #-1
  40a22c:	stur	w0, [x29, #-4]
  40a230:	ldur	w9, [x29, #-4]
  40a234:	str	w8, [sp, #8]
  40a238:	str	w9, [sp, #4]
  40a23c:	bl	401eb0 <__errno_location@plt>
  40a240:	ldr	w8, [sp, #4]
  40a244:	str	w8, [x0]
  40a248:	ldr	w0, [sp, #8]
  40a24c:	ldp	x29, x30, [sp, #16]
  40a250:	add	sp, sp, #0x20
  40a254:	ret
  40a258:	sub	sp, sp, #0x30
  40a25c:	stp	x29, x30, [sp, #32]
  40a260:	add	x29, sp, #0x20
  40a264:	mov	w8, wzr
  40a268:	stur	w0, [x29, #-4]
  40a26c:	str	x1, [sp, #16]
  40a270:	str	x2, [sp, #8]
  40a274:	ldur	w0, [x29, #-4]
  40a278:	ldr	x1, [sp, #16]
  40a27c:	ldr	x2, [sp, #8]
  40a280:	mov	w3, w8
  40a284:	bl	40de68 <__fxstatat@plt+0xbf48>
  40a288:	ldp	x29, x30, [sp, #32]
  40a28c:	add	sp, sp, #0x30
  40a290:	ret
  40a294:	sub	sp, sp, #0x30
  40a298:	stp	x29, x30, [sp, #32]
  40a29c:	add	x29, sp, #0x20
  40a2a0:	mov	w3, #0x100                 	// #256
  40a2a4:	stur	w0, [x29, #-4]
  40a2a8:	str	x1, [sp, #16]
  40a2ac:	str	x2, [sp, #8]
  40a2b0:	ldur	w0, [x29, #-4]
  40a2b4:	ldr	x1, [sp, #16]
  40a2b8:	ldr	x2, [sp, #8]
  40a2bc:	bl	40de68 <__fxstatat@plt+0xbf48>
  40a2c0:	ldp	x29, x30, [sp, #32]
  40a2c4:	add	sp, sp, #0x30
  40a2c8:	ret
  40a2cc:	sub	sp, sp, #0x20
  40a2d0:	stp	x29, x30, [sp, #16]
  40a2d4:	add	x29, sp, #0x10
  40a2d8:	mov	w8, wzr
  40a2dc:	stur	w0, [x29, #-4]
  40a2e0:	ldur	w9, [x29, #-4]
  40a2e4:	cmp	w8, w9
  40a2e8:	cset	w8, gt
  40a2ec:	tbnz	w8, #0, 40a338 <__fxstatat@plt+0x8418>
  40a2f0:	ldur	w8, [x29, #-4]
  40a2f4:	cmp	w8, #0x2
  40a2f8:	b.gt	40a338 <__fxstatat@plt+0x8418>
  40a2fc:	ldur	w0, [x29, #-4]
  40a300:	bl	40c260 <__fxstatat@plt+0xa340>
  40a304:	str	w0, [sp, #8]
  40a308:	bl	401eb0 <__errno_location@plt>
  40a30c:	ldr	w8, [x0]
  40a310:	str	w8, [sp, #4]
  40a314:	ldur	w0, [x29, #-4]
  40a318:	bl	401c90 <close@plt>
  40a31c:	ldr	w8, [sp, #4]
  40a320:	str	w8, [sp]
  40a324:	bl	401eb0 <__errno_location@plt>
  40a328:	ldr	w8, [sp]
  40a32c:	str	w8, [x0]
  40a330:	ldr	w9, [sp, #8]
  40a334:	stur	w9, [x29, #-4]
  40a338:	ldur	w0, [x29, #-4]
  40a33c:	ldp	x29, x30, [sp, #16]
  40a340:	add	sp, sp, #0x20
  40a344:	ret
  40a348:	sub	sp, sp, #0x120
  40a34c:	stp	x29, x30, [sp, #256]
  40a350:	str	x28, [sp, #272]
  40a354:	add	x29, sp, #0x100
  40a358:	stur	x0, [x29, #-8]
  40a35c:	stur	x1, [x29, #-16]
  40a360:	stur	x2, [x29, #-24]
  40a364:	stur	x3, [x29, #-32]
  40a368:	stur	x4, [x29, #-40]
  40a36c:	stur	x5, [x29, #-48]
  40a370:	ldur	x8, [x29, #-16]
  40a374:	cbz	x8, 40a398 <__fxstatat@plt+0x8478>
  40a378:	ldur	x0, [x29, #-8]
  40a37c:	ldur	x2, [x29, #-16]
  40a380:	ldur	x3, [x29, #-24]
  40a384:	ldur	x4, [x29, #-32]
  40a388:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  40a38c:	add	x1, x1, #0x690
  40a390:	bl	401ef0 <fprintf@plt>
  40a394:	b	40a3b0 <__fxstatat@plt+0x8490>
  40a398:	ldur	x0, [x29, #-8]
  40a39c:	ldur	x2, [x29, #-24]
  40a3a0:	ldur	x3, [x29, #-32]
  40a3a4:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  40a3a8:	add	x1, x1, #0x69c
  40a3ac:	bl	401ef0 <fprintf@plt>
  40a3b0:	ldur	x0, [x29, #-8]
  40a3b4:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a3b8:	add	x8, x8, #0x6a3
  40a3bc:	stur	x0, [x29, #-56]
  40a3c0:	mov	x0, x8
  40a3c4:	bl	401ee0 <gettext@plt>
  40a3c8:	ldur	x8, [x29, #-56]
  40a3cc:	stur	x0, [x29, #-64]
  40a3d0:	mov	x0, x8
  40a3d4:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  40a3d8:	add	x1, x1, #0x96e
  40a3dc:	ldur	x2, [x29, #-64]
  40a3e0:	mov	w3, #0x7e3                 	// #2019
  40a3e4:	bl	401ef0 <fprintf@plt>
  40a3e8:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a3ec:	add	x8, x8, #0x6a7
  40a3f0:	mov	x0, x8
  40a3f4:	bl	401ee0 <gettext@plt>
  40a3f8:	ldur	x1, [x29, #-8]
  40a3fc:	bl	401e50 <fputs_unlocked@plt>
  40a400:	ldur	x8, [x29, #-48]
  40a404:	subs	x8, x8, #0x0
  40a408:	cmp	x8, #0x9
  40a40c:	stur	x8, [x29, #-72]
  40a410:	b.hi	40a778 <__fxstatat@plt+0x8858>  // b.pmore
  40a414:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a418:	add	x8, x8, #0x668
  40a41c:	ldur	x11, [x29, #-72]
  40a420:	ldrsw	x10, [x8, x11, lsl #2]
  40a424:	add	x9, x8, x10
  40a428:	br	x9
  40a42c:	b	40a804 <__fxstatat@plt+0x88e4>
  40a430:	ldur	x0, [x29, #-8]
  40a434:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a438:	add	x8, x8, #0x773
  40a43c:	stur	x0, [x29, #-80]
  40a440:	mov	x0, x8
  40a444:	bl	401ee0 <gettext@plt>
  40a448:	ldur	x8, [x29, #-40]
  40a44c:	ldr	x2, [x8]
  40a450:	ldur	x8, [x29, #-80]
  40a454:	stur	x0, [x29, #-88]
  40a458:	mov	x0, x8
  40a45c:	ldur	x1, [x29, #-88]
  40a460:	bl	401ef0 <fprintf@plt>
  40a464:	b	40a804 <__fxstatat@plt+0x88e4>
  40a468:	ldur	x0, [x29, #-8]
  40a46c:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a470:	add	x8, x8, #0x783
  40a474:	stur	x0, [x29, #-96]
  40a478:	mov	x0, x8
  40a47c:	bl	401ee0 <gettext@plt>
  40a480:	ldur	x8, [x29, #-40]
  40a484:	ldr	x2, [x8]
  40a488:	ldur	x8, [x29, #-40]
  40a48c:	ldr	x3, [x8, #8]
  40a490:	ldur	x8, [x29, #-96]
  40a494:	stur	x0, [x29, #-104]
  40a498:	mov	x0, x8
  40a49c:	ldur	x1, [x29, #-104]
  40a4a0:	bl	401ef0 <fprintf@plt>
  40a4a4:	b	40a804 <__fxstatat@plt+0x88e4>
  40a4a8:	ldur	x0, [x29, #-8]
  40a4ac:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a4b0:	add	x8, x8, #0x79a
  40a4b4:	stur	x0, [x29, #-112]
  40a4b8:	mov	x0, x8
  40a4bc:	bl	401ee0 <gettext@plt>
  40a4c0:	ldur	x8, [x29, #-40]
  40a4c4:	ldr	x2, [x8]
  40a4c8:	ldur	x8, [x29, #-40]
  40a4cc:	ldr	x3, [x8, #8]
  40a4d0:	ldur	x8, [x29, #-40]
  40a4d4:	ldr	x4, [x8, #16]
  40a4d8:	ldur	x8, [x29, #-112]
  40a4dc:	stur	x0, [x29, #-120]
  40a4e0:	mov	x0, x8
  40a4e4:	ldur	x1, [x29, #-120]
  40a4e8:	bl	401ef0 <fprintf@plt>
  40a4ec:	b	40a804 <__fxstatat@plt+0x88e4>
  40a4f0:	ldur	x0, [x29, #-8]
  40a4f4:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a4f8:	add	x8, x8, #0x7b6
  40a4fc:	str	x0, [sp, #128]
  40a500:	mov	x0, x8
  40a504:	bl	401ee0 <gettext@plt>
  40a508:	ldur	x8, [x29, #-40]
  40a50c:	ldr	x2, [x8]
  40a510:	ldur	x8, [x29, #-40]
  40a514:	ldr	x3, [x8, #8]
  40a518:	ldur	x8, [x29, #-40]
  40a51c:	ldr	x4, [x8, #16]
  40a520:	ldur	x8, [x29, #-40]
  40a524:	ldr	x5, [x8, #24]
  40a528:	ldr	x8, [sp, #128]
  40a52c:	str	x0, [sp, #120]
  40a530:	mov	x0, x8
  40a534:	ldr	x1, [sp, #120]
  40a538:	bl	401ef0 <fprintf@plt>
  40a53c:	b	40a804 <__fxstatat@plt+0x88e4>
  40a540:	ldur	x0, [x29, #-8]
  40a544:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a548:	add	x8, x8, #0x7d6
  40a54c:	str	x0, [sp, #112]
  40a550:	mov	x0, x8
  40a554:	bl	401ee0 <gettext@plt>
  40a558:	ldur	x8, [x29, #-40]
  40a55c:	ldr	x2, [x8]
  40a560:	ldur	x8, [x29, #-40]
  40a564:	ldr	x3, [x8, #8]
  40a568:	ldur	x8, [x29, #-40]
  40a56c:	ldr	x4, [x8, #16]
  40a570:	ldur	x8, [x29, #-40]
  40a574:	ldr	x5, [x8, #24]
  40a578:	ldur	x8, [x29, #-40]
  40a57c:	ldr	x6, [x8, #32]
  40a580:	ldr	x8, [sp, #112]
  40a584:	str	x0, [sp, #104]
  40a588:	mov	x0, x8
  40a58c:	ldr	x1, [sp, #104]
  40a590:	bl	401ef0 <fprintf@plt>
  40a594:	b	40a804 <__fxstatat@plt+0x88e4>
  40a598:	ldur	x0, [x29, #-8]
  40a59c:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a5a0:	add	x8, x8, #0x7fa
  40a5a4:	str	x0, [sp, #96]
  40a5a8:	mov	x0, x8
  40a5ac:	bl	401ee0 <gettext@plt>
  40a5b0:	ldur	x8, [x29, #-40]
  40a5b4:	ldr	x2, [x8]
  40a5b8:	ldur	x8, [x29, #-40]
  40a5bc:	ldr	x3, [x8, #8]
  40a5c0:	ldur	x8, [x29, #-40]
  40a5c4:	ldr	x4, [x8, #16]
  40a5c8:	ldur	x8, [x29, #-40]
  40a5cc:	ldr	x5, [x8, #24]
  40a5d0:	ldur	x8, [x29, #-40]
  40a5d4:	ldr	x6, [x8, #32]
  40a5d8:	ldur	x8, [x29, #-40]
  40a5dc:	ldr	x7, [x8, #40]
  40a5e0:	ldr	x8, [sp, #96]
  40a5e4:	str	x0, [sp, #88]
  40a5e8:	mov	x0, x8
  40a5ec:	ldr	x1, [sp, #88]
  40a5f0:	bl	401ef0 <fprintf@plt>
  40a5f4:	b	40a804 <__fxstatat@plt+0x88e4>
  40a5f8:	ldur	x0, [x29, #-8]
  40a5fc:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a600:	add	x8, x8, #0x822
  40a604:	str	x0, [sp, #80]
  40a608:	mov	x0, x8
  40a60c:	bl	401ee0 <gettext@plt>
  40a610:	ldur	x8, [x29, #-40]
  40a614:	ldr	x2, [x8]
  40a618:	ldur	x8, [x29, #-40]
  40a61c:	ldr	x3, [x8, #8]
  40a620:	ldur	x8, [x29, #-40]
  40a624:	ldr	x4, [x8, #16]
  40a628:	ldur	x8, [x29, #-40]
  40a62c:	ldr	x5, [x8, #24]
  40a630:	ldur	x8, [x29, #-40]
  40a634:	ldr	x6, [x8, #32]
  40a638:	ldur	x8, [x29, #-40]
  40a63c:	ldr	x7, [x8, #40]
  40a640:	ldur	x8, [x29, #-40]
  40a644:	ldr	x8, [x8, #48]
  40a648:	ldr	x9, [sp, #80]
  40a64c:	str	x0, [sp, #72]
  40a650:	mov	x0, x9
  40a654:	ldr	x1, [sp, #72]
  40a658:	mov	x10, sp
  40a65c:	str	x8, [x10]
  40a660:	bl	401ef0 <fprintf@plt>
  40a664:	b	40a804 <__fxstatat@plt+0x88e4>
  40a668:	ldur	x0, [x29, #-8]
  40a66c:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a670:	add	x8, x8, #0x84e
  40a674:	str	x0, [sp, #64]
  40a678:	mov	x0, x8
  40a67c:	bl	401ee0 <gettext@plt>
  40a680:	ldur	x8, [x29, #-40]
  40a684:	ldr	x2, [x8]
  40a688:	ldur	x8, [x29, #-40]
  40a68c:	ldr	x3, [x8, #8]
  40a690:	ldur	x8, [x29, #-40]
  40a694:	ldr	x4, [x8, #16]
  40a698:	ldur	x8, [x29, #-40]
  40a69c:	ldr	x5, [x8, #24]
  40a6a0:	ldur	x8, [x29, #-40]
  40a6a4:	ldr	x6, [x8, #32]
  40a6a8:	ldur	x8, [x29, #-40]
  40a6ac:	ldr	x7, [x8, #40]
  40a6b0:	ldur	x8, [x29, #-40]
  40a6b4:	ldr	x8, [x8, #48]
  40a6b8:	ldur	x9, [x29, #-40]
  40a6bc:	ldr	x9, [x9, #56]
  40a6c0:	ldr	x10, [sp, #64]
  40a6c4:	str	x0, [sp, #56]
  40a6c8:	mov	x0, x10
  40a6cc:	ldr	x1, [sp, #56]
  40a6d0:	mov	x11, sp
  40a6d4:	str	x8, [x11]
  40a6d8:	mov	x8, sp
  40a6dc:	str	x9, [x8, #8]
  40a6e0:	bl	401ef0 <fprintf@plt>
  40a6e4:	b	40a804 <__fxstatat@plt+0x88e4>
  40a6e8:	ldur	x0, [x29, #-8]
  40a6ec:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a6f0:	add	x8, x8, #0x87e
  40a6f4:	str	x0, [sp, #48]
  40a6f8:	mov	x0, x8
  40a6fc:	bl	401ee0 <gettext@plt>
  40a700:	ldur	x8, [x29, #-40]
  40a704:	ldr	x2, [x8]
  40a708:	ldur	x8, [x29, #-40]
  40a70c:	ldr	x3, [x8, #8]
  40a710:	ldur	x8, [x29, #-40]
  40a714:	ldr	x4, [x8, #16]
  40a718:	ldur	x8, [x29, #-40]
  40a71c:	ldr	x5, [x8, #24]
  40a720:	ldur	x8, [x29, #-40]
  40a724:	ldr	x6, [x8, #32]
  40a728:	ldur	x8, [x29, #-40]
  40a72c:	ldr	x7, [x8, #40]
  40a730:	ldur	x8, [x29, #-40]
  40a734:	ldr	x8, [x8, #48]
  40a738:	ldur	x9, [x29, #-40]
  40a73c:	ldr	x9, [x9, #56]
  40a740:	ldur	x10, [x29, #-40]
  40a744:	ldr	x10, [x10, #64]
  40a748:	ldr	x11, [sp, #48]
  40a74c:	str	x0, [sp, #40]
  40a750:	mov	x0, x11
  40a754:	ldr	x1, [sp, #40]
  40a758:	mov	x12, sp
  40a75c:	str	x8, [x12]
  40a760:	mov	x8, sp
  40a764:	str	x9, [x8, #8]
  40a768:	mov	x8, sp
  40a76c:	str	x10, [x8, #16]
  40a770:	bl	401ef0 <fprintf@plt>
  40a774:	b	40a804 <__fxstatat@plt+0x88e4>
  40a778:	ldur	x0, [x29, #-8]
  40a77c:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40a780:	add	x8, x8, #0x8b2
  40a784:	str	x0, [sp, #32]
  40a788:	mov	x0, x8
  40a78c:	bl	401ee0 <gettext@plt>
  40a790:	ldur	x8, [x29, #-40]
  40a794:	ldr	x2, [x8]
  40a798:	ldur	x8, [x29, #-40]
  40a79c:	ldr	x3, [x8, #8]
  40a7a0:	ldur	x8, [x29, #-40]
  40a7a4:	ldr	x4, [x8, #16]
  40a7a8:	ldur	x8, [x29, #-40]
  40a7ac:	ldr	x5, [x8, #24]
  40a7b0:	ldur	x8, [x29, #-40]
  40a7b4:	ldr	x6, [x8, #32]
  40a7b8:	ldur	x8, [x29, #-40]
  40a7bc:	ldr	x7, [x8, #40]
  40a7c0:	ldur	x8, [x29, #-40]
  40a7c4:	ldr	x8, [x8, #48]
  40a7c8:	ldur	x9, [x29, #-40]
  40a7cc:	ldr	x9, [x9, #56]
  40a7d0:	ldur	x10, [x29, #-40]
  40a7d4:	ldr	x10, [x10, #64]
  40a7d8:	ldr	x11, [sp, #32]
  40a7dc:	str	x0, [sp, #24]
  40a7e0:	mov	x0, x11
  40a7e4:	ldr	x1, [sp, #24]
  40a7e8:	mov	x12, sp
  40a7ec:	str	x8, [x12]
  40a7f0:	mov	x8, sp
  40a7f4:	str	x9, [x8, #8]
  40a7f8:	mov	x8, sp
  40a7fc:	str	x10, [x8, #16]
  40a800:	bl	401ef0 <fprintf@plt>
  40a804:	ldr	x28, [sp, #272]
  40a808:	ldp	x29, x30, [sp, #256]
  40a80c:	add	sp, sp, #0x120
  40a810:	ret
  40a814:	sub	sp, sp, #0x40
  40a818:	stp	x29, x30, [sp, #48]
  40a81c:	add	x29, sp, #0x30
  40a820:	stur	x0, [x29, #-8]
  40a824:	stur	x1, [x29, #-16]
  40a828:	str	x2, [sp, #24]
  40a82c:	str	x3, [sp, #16]
  40a830:	str	x4, [sp, #8]
  40a834:	str	xzr, [sp]
  40a838:	ldr	x8, [sp, #8]
  40a83c:	ldr	x9, [sp]
  40a840:	mov	x10, #0x8                   	// #8
  40a844:	mul	x9, x10, x9
  40a848:	add	x8, x8, x9
  40a84c:	ldr	x8, [x8]
  40a850:	cbz	x8, 40a864 <__fxstatat@plt+0x8944>
  40a854:	ldr	x8, [sp]
  40a858:	add	x8, x8, #0x1
  40a85c:	str	x8, [sp]
  40a860:	b	40a838 <__fxstatat@plt+0x8918>
  40a864:	ldur	x0, [x29, #-8]
  40a868:	ldur	x1, [x29, #-16]
  40a86c:	ldr	x2, [sp, #24]
  40a870:	ldr	x3, [sp, #16]
  40a874:	ldr	x4, [sp, #8]
  40a878:	ldr	x5, [sp]
  40a87c:	bl	40a348 <__fxstatat@plt+0x8428>
  40a880:	ldp	x29, x30, [sp, #48]
  40a884:	add	sp, sp, #0x40
  40a888:	ret
  40a88c:	sub	sp, sp, #0xb0
  40a890:	stp	x29, x30, [sp, #160]
  40a894:	add	x29, sp, #0xa0
  40a898:	stur	x0, [x29, #-8]
  40a89c:	stur	x1, [x29, #-16]
  40a8a0:	stur	x2, [x29, #-24]
  40a8a4:	stur	x3, [x29, #-32]
  40a8a8:	stur	xzr, [x29, #-40]
  40a8ac:	str	x4, [sp, #32]
  40a8b0:	ldur	x8, [x29, #-40]
  40a8b4:	mov	w9, #0x0                   	// #0
  40a8b8:	cmp	x8, #0xa
  40a8bc:	str	w9, [sp, #28]
  40a8c0:	b.cs	40a954 <__fxstatat@plt+0x8a34>  // b.hs, b.nlast
  40a8c4:	ldr	x8, [sp, #32]
  40a8c8:	ldrsw	x9, [x8, #24]
  40a8cc:	mov	w10, w9
  40a8d0:	cmp	w10, #0x0
  40a8d4:	cset	w10, ge  // ge = tcont
  40a8d8:	str	x9, [sp, #16]
  40a8dc:	tbnz	w10, #0, 40a914 <__fxstatat@plt+0x89f4>
  40a8e0:	ldr	x8, [sp, #16]
  40a8e4:	add	w8, w8, #0x8
  40a8e8:	ldr	x9, [sp, #32]
  40a8ec:	str	w8, [x9, #24]
  40a8f0:	cmp	w8, #0x0
  40a8f4:	cset	w8, gt
  40a8f8:	tbnz	w8, #0, 40a914 <__fxstatat@plt+0x89f4>
  40a8fc:	ldr	x8, [sp, #32]
  40a900:	ldr	x9, [x8, #8]
  40a904:	ldr	x10, [sp, #16]
  40a908:	add	x9, x9, x10
  40a90c:	str	x9, [sp, #8]
  40a910:	b	40a928 <__fxstatat@plt+0x8a08>
  40a914:	ldr	x8, [sp, #32]
  40a918:	ldr	x9, [x8]
  40a91c:	add	x10, x9, #0x8
  40a920:	str	x10, [x8]
  40a924:	str	x9, [sp, #8]
  40a928:	ldr	x8, [sp, #8]
  40a92c:	ldr	x8, [x8]
  40a930:	ldur	x9, [x29, #-40]
  40a934:	mov	x10, #0x8                   	// #8
  40a938:	mul	x9, x10, x9
  40a93c:	add	x10, sp, #0x28
  40a940:	add	x9, x10, x9
  40a944:	str	x8, [x9]
  40a948:	cmp	x8, #0x0
  40a94c:	cset	w11, ne  // ne = any
  40a950:	str	w11, [sp, #28]
  40a954:	ldr	w8, [sp, #28]
  40a958:	tbnz	w8, #0, 40a960 <__fxstatat@plt+0x8a40>
  40a95c:	b	40a970 <__fxstatat@plt+0x8a50>
  40a960:	ldur	x8, [x29, #-40]
  40a964:	add	x8, x8, #0x1
  40a968:	stur	x8, [x29, #-40]
  40a96c:	b	40a8b0 <__fxstatat@plt+0x8990>
  40a970:	ldur	x0, [x29, #-8]
  40a974:	ldur	x1, [x29, #-16]
  40a978:	ldur	x2, [x29, #-24]
  40a97c:	ldur	x3, [x29, #-32]
  40a980:	ldur	x5, [x29, #-40]
  40a984:	add	x4, sp, #0x28
  40a988:	bl	40a348 <__fxstatat@plt+0x8428>
  40a98c:	ldp	x29, x30, [sp, #160]
  40a990:	add	sp, sp, #0xb0
  40a994:	ret
  40a998:	sub	sp, sp, #0x120
  40a99c:	stp	x29, x30, [sp, #256]
  40a9a0:	str	x28, [sp, #272]
  40a9a4:	add	x29, sp, #0x100
  40a9a8:	str	q7, [sp, #112]
  40a9ac:	str	q6, [sp, #96]
  40a9b0:	str	q5, [sp, #80]
  40a9b4:	str	q4, [sp, #64]
  40a9b8:	str	q3, [sp, #48]
  40a9bc:	str	q2, [sp, #32]
  40a9c0:	str	q1, [sp, #16]
  40a9c4:	str	q0, [sp]
  40a9c8:	str	x7, [sp, #152]
  40a9cc:	str	x6, [sp, #144]
  40a9d0:	str	x5, [sp, #136]
  40a9d4:	str	x4, [sp, #128]
  40a9d8:	stur	x0, [x29, #-8]
  40a9dc:	stur	x1, [x29, #-16]
  40a9e0:	stur	x2, [x29, #-24]
  40a9e4:	stur	x3, [x29, #-32]
  40a9e8:	mov	w8, #0xffffff80            	// #-128
  40a9ec:	stur	w8, [x29, #-36]
  40a9f0:	mov	w8, #0xffffffe0            	// #-32
  40a9f4:	stur	w8, [x29, #-40]
  40a9f8:	mov	x9, sp
  40a9fc:	add	x9, x9, #0x80
  40aa00:	stur	x9, [x29, #-48]
  40aa04:	add	x9, sp, #0x80
  40aa08:	add	x9, x9, #0x20
  40aa0c:	stur	x9, [x29, #-56]
  40aa10:	add	x9, x29, #0x20
  40aa14:	stur	x9, [x29, #-64]
  40aa18:	ldur	x0, [x29, #-8]
  40aa1c:	ldur	x1, [x29, #-16]
  40aa20:	ldur	x2, [x29, #-24]
  40aa24:	ldur	x3, [x29, #-32]
  40aa28:	ldur	q0, [x29, #-64]
  40aa2c:	ldur	q1, [x29, #-48]
  40aa30:	stur	q1, [x29, #-80]
  40aa34:	stur	q0, [x29, #-96]
  40aa38:	sub	x4, x29, #0x60
  40aa3c:	bl	40a88c <__fxstatat@plt+0x896c>
  40aa40:	ldr	x28, [sp, #272]
  40aa44:	ldp	x29, x30, [sp, #256]
  40aa48:	add	sp, sp, #0x120
  40aa4c:	ret
  40aa50:	sub	sp, sp, #0x40
  40aa54:	stp	x29, x30, [sp, #48]
  40aa58:	add	x29, sp, #0x30
  40aa5c:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  40aa60:	add	x0, x0, #0x8ee
  40aa64:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  40aa68:	add	x1, x1, #0x903
  40aa6c:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40aa70:	add	x8, x8, #0x919
  40aa74:	adrp	x9, 40e000 <__fxstatat@plt+0xc0e0>
  40aa78:	add	x9, x9, #0xa78
  40aa7c:	adrp	x2, 40e000 <__fxstatat@plt+0xc0e0>
  40aa80:	add	x2, x2, #0xb68
  40aa84:	adrp	x10, 40f000 <__fxstatat@plt+0xd0e0>
  40aa88:	add	x10, x10, #0x92d
  40aa8c:	adrp	x11, 421000 <__fxstatat@plt+0x1f0e0>
  40aa90:	add	x11, x11, #0x320
  40aa94:	stur	x1, [x29, #-8]
  40aa98:	stur	x8, [x29, #-16]
  40aa9c:	str	x9, [sp, #24]
  40aaa0:	str	x2, [sp, #16]
  40aaa4:	str	x10, [sp, #8]
  40aaa8:	str	x11, [sp]
  40aaac:	bl	401ee0 <gettext@plt>
  40aab0:	ldur	x1, [x29, #-8]
  40aab4:	bl	401e90 <printf@plt>
  40aab8:	ldur	x8, [x29, #-16]
  40aabc:	mov	x0, x8
  40aac0:	bl	401ee0 <gettext@plt>
  40aac4:	ldr	x1, [sp, #24]
  40aac8:	ldr	x2, [sp, #16]
  40aacc:	bl	401e90 <printf@plt>
  40aad0:	ldr	x8, [sp, #8]
  40aad4:	mov	x0, x8
  40aad8:	bl	401ee0 <gettext@plt>
  40aadc:	ldr	x8, [sp]
  40aae0:	ldr	x1, [x8]
  40aae4:	bl	401e50 <fputs_unlocked@plt>
  40aae8:	ldp	x29, x30, [sp, #48]
  40aaec:	add	sp, sp, #0x40
  40aaf0:	ret
  40aaf4:	sub	sp, sp, #0x20
  40aaf8:	stp	x29, x30, [sp, #16]
  40aafc:	add	x29, sp, #0x10
  40ab00:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40ab04:	str	x0, [sp, #8]
  40ab08:	str	x1, [sp]
  40ab0c:	ldr	x9, [sp]
  40ab10:	udiv	x8, x8, x9
  40ab14:	ldr	x9, [sp, #8]
  40ab18:	cmp	x8, x9
  40ab1c:	b.cs	40ab24 <__fxstatat@plt+0x8c04>  // b.hs, b.nlast
  40ab20:	bl	40ae90 <__fxstatat@plt+0x8f70>
  40ab24:	ldr	x8, [sp, #8]
  40ab28:	ldr	x9, [sp]
  40ab2c:	mul	x0, x8, x9
  40ab30:	bl	40ab40 <__fxstatat@plt+0x8c20>
  40ab34:	ldp	x29, x30, [sp, #16]
  40ab38:	add	sp, sp, #0x20
  40ab3c:	ret
  40ab40:	sub	sp, sp, #0x20
  40ab44:	stp	x29, x30, [sp, #16]
  40ab48:	add	x29, sp, #0x10
  40ab4c:	str	x0, [sp, #8]
  40ab50:	ldr	x0, [sp, #8]
  40ab54:	bl	401bc0 <malloc@plt>
  40ab58:	str	x0, [sp]
  40ab5c:	ldr	x8, [sp]
  40ab60:	cbnz	x8, 40ab70 <__fxstatat@plt+0x8c50>
  40ab64:	ldr	x8, [sp, #8]
  40ab68:	cbz	x8, 40ab70 <__fxstatat@plt+0x8c50>
  40ab6c:	bl	40ae90 <__fxstatat@plt+0x8f70>
  40ab70:	ldr	x0, [sp]
  40ab74:	ldp	x29, x30, [sp, #16]
  40ab78:	add	sp, sp, #0x20
  40ab7c:	ret
  40ab80:	sub	sp, sp, #0x30
  40ab84:	stp	x29, x30, [sp, #32]
  40ab88:	add	x29, sp, #0x20
  40ab8c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40ab90:	stur	x0, [x29, #-8]
  40ab94:	str	x1, [sp, #16]
  40ab98:	str	x2, [sp, #8]
  40ab9c:	ldr	x9, [sp, #8]
  40aba0:	udiv	x8, x8, x9
  40aba4:	ldr	x9, [sp, #16]
  40aba8:	cmp	x8, x9
  40abac:	b.cs	40abb4 <__fxstatat@plt+0x8c94>  // b.hs, b.nlast
  40abb0:	bl	40ae90 <__fxstatat@plt+0x8f70>
  40abb4:	ldur	x0, [x29, #-8]
  40abb8:	ldr	x8, [sp, #16]
  40abbc:	ldr	x9, [sp, #8]
  40abc0:	mul	x1, x8, x9
  40abc4:	bl	40abd4 <__fxstatat@plt+0x8cb4>
  40abc8:	ldp	x29, x30, [sp, #32]
  40abcc:	add	sp, sp, #0x30
  40abd0:	ret
  40abd4:	sub	sp, sp, #0x30
  40abd8:	stp	x29, x30, [sp, #32]
  40abdc:	add	x29, sp, #0x20
  40abe0:	str	x0, [sp, #16]
  40abe4:	str	x1, [sp, #8]
  40abe8:	ldr	x8, [sp, #8]
  40abec:	cbnz	x8, 40ac0c <__fxstatat@plt+0x8cec>
  40abf0:	ldr	x8, [sp, #16]
  40abf4:	cbz	x8, 40ac0c <__fxstatat@plt+0x8cec>
  40abf8:	ldr	x0, [sp, #16]
  40abfc:	bl	401d70 <free@plt>
  40ac00:	mov	x8, xzr
  40ac04:	stur	x8, [x29, #-8]
  40ac08:	b	40ac38 <__fxstatat@plt+0x8d18>
  40ac0c:	ldr	x0, [sp, #16]
  40ac10:	ldr	x1, [sp, #8]
  40ac14:	bl	401c70 <realloc@plt>
  40ac18:	str	x0, [sp, #16]
  40ac1c:	ldr	x8, [sp, #16]
  40ac20:	cbnz	x8, 40ac30 <__fxstatat@plt+0x8d10>
  40ac24:	ldr	x8, [sp, #8]
  40ac28:	cbz	x8, 40ac30 <__fxstatat@plt+0x8d10>
  40ac2c:	bl	40ae90 <__fxstatat@plt+0x8f70>
  40ac30:	ldr	x8, [sp, #16]
  40ac34:	stur	x8, [x29, #-8]
  40ac38:	ldur	x0, [x29, #-8]
  40ac3c:	ldp	x29, x30, [sp, #32]
  40ac40:	add	sp, sp, #0x30
  40ac44:	ret
  40ac48:	sub	sp, sp, #0x30
  40ac4c:	stp	x29, x30, [sp, #32]
  40ac50:	add	x29, sp, #0x20
  40ac54:	stur	x0, [x29, #-8]
  40ac58:	str	x1, [sp, #16]
  40ac5c:	str	x2, [sp, #8]
  40ac60:	ldr	x8, [sp, #16]
  40ac64:	ldr	x8, [x8]
  40ac68:	str	x8, [sp]
  40ac6c:	ldur	x8, [x29, #-8]
  40ac70:	cbnz	x8, 40accc <__fxstatat@plt+0x8dac>
  40ac74:	ldr	x8, [sp]
  40ac78:	cbnz	x8, 40acac <__fxstatat@plt+0x8d8c>
  40ac7c:	ldr	x8, [sp, #8]
  40ac80:	mov	x9, #0x80                  	// #128
  40ac84:	udiv	x8, x9, x8
  40ac88:	str	x8, [sp]
  40ac8c:	ldr	x8, [sp]
  40ac90:	cmp	x8, #0x0
  40ac94:	cset	w10, ne  // ne = any
  40ac98:	eor	w10, w10, #0x1
  40ac9c:	and	w10, w10, #0x1
  40aca0:	ldr	x8, [sp]
  40aca4:	add	x8, x8, w10, sxtw
  40aca8:	str	x8, [sp]
  40acac:	ldr	x8, [sp, #8]
  40acb0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40acb4:	udiv	x8, x9, x8
  40acb8:	ldr	x9, [sp]
  40acbc:	cmp	x8, x9
  40acc0:	b.cs	40acc8 <__fxstatat@plt+0x8da8>  // b.hs, b.nlast
  40acc4:	bl	40ae90 <__fxstatat@plt+0x8f70>
  40acc8:	b	40ad08 <__fxstatat@plt+0x8de8>
  40accc:	ldr	x8, [sp, #8]
  40acd0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40acd4:	movk	x9, #0x5554
  40acd8:	udiv	x8, x9, x8
  40acdc:	ldr	x9, [sp]
  40ace0:	cmp	x8, x9
  40ace4:	b.hi	40acec <__fxstatat@plt+0x8dcc>  // b.pmore
  40ace8:	bl	40ae90 <__fxstatat@plt+0x8f70>
  40acec:	ldr	x8, [sp]
  40acf0:	mov	x9, #0x2                   	// #2
  40acf4:	udiv	x8, x8, x9
  40acf8:	add	x8, x8, #0x1
  40acfc:	ldr	x9, [sp]
  40ad00:	add	x8, x9, x8
  40ad04:	str	x8, [sp]
  40ad08:	ldr	x8, [sp]
  40ad0c:	ldr	x9, [sp, #16]
  40ad10:	str	x8, [x9]
  40ad14:	ldur	x0, [x29, #-8]
  40ad18:	ldr	x8, [sp]
  40ad1c:	ldr	x9, [sp, #8]
  40ad20:	mul	x1, x8, x9
  40ad24:	bl	40abd4 <__fxstatat@plt+0x8cb4>
  40ad28:	ldp	x29, x30, [sp, #32]
  40ad2c:	add	sp, sp, #0x30
  40ad30:	ret
  40ad34:	sub	sp, sp, #0x20
  40ad38:	stp	x29, x30, [sp, #16]
  40ad3c:	add	x29, sp, #0x10
  40ad40:	str	x0, [sp, #8]
  40ad44:	ldr	x0, [sp, #8]
  40ad48:	bl	40ab40 <__fxstatat@plt+0x8c20>
  40ad4c:	ldp	x29, x30, [sp, #16]
  40ad50:	add	sp, sp, #0x20
  40ad54:	ret
  40ad58:	sub	sp, sp, #0x20
  40ad5c:	stp	x29, x30, [sp, #16]
  40ad60:	add	x29, sp, #0x10
  40ad64:	mov	x2, #0x1                   	// #1
  40ad68:	str	x0, [sp, #8]
  40ad6c:	str	x1, [sp]
  40ad70:	ldr	x0, [sp, #8]
  40ad74:	ldr	x1, [sp]
  40ad78:	bl	40ac48 <__fxstatat@plt+0x8d28>
  40ad7c:	ldp	x29, x30, [sp, #16]
  40ad80:	add	sp, sp, #0x20
  40ad84:	ret
  40ad88:	sub	sp, sp, #0x20
  40ad8c:	stp	x29, x30, [sp, #16]
  40ad90:	add	x29, sp, #0x10
  40ad94:	str	x0, [sp, #8]
  40ad98:	ldr	x0, [sp, #8]
  40ad9c:	bl	40ab40 <__fxstatat@plt+0x8c20>
  40ada0:	ldr	x2, [sp, #8]
  40ada4:	str	x0, [sp]
  40ada8:	mov	w8, wzr
  40adac:	mov	w1, w8
  40adb0:	bl	401c30 <memset@plt>
  40adb4:	ldr	x0, [sp]
  40adb8:	ldp	x29, x30, [sp, #16]
  40adbc:	add	sp, sp, #0x20
  40adc0:	ret
  40adc4:	sub	sp, sp, #0x30
  40adc8:	stp	x29, x30, [sp, #32]
  40adcc:	add	x29, sp, #0x20
  40add0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40add4:	stur	x0, [x29, #-8]
  40add8:	str	x1, [sp, #16]
  40addc:	ldr	x9, [sp, #16]
  40ade0:	udiv	x8, x8, x9
  40ade4:	ldur	x9, [x29, #-8]
  40ade8:	cmp	x8, x9
  40adec:	b.cc	40ae04 <__fxstatat@plt+0x8ee4>  // b.lo, b.ul, b.last
  40adf0:	ldur	x0, [x29, #-8]
  40adf4:	ldr	x1, [sp, #16]
  40adf8:	bl	401c60 <calloc@plt>
  40adfc:	str	x0, [sp, #8]
  40ae00:	cbnz	x0, 40ae08 <__fxstatat@plt+0x8ee8>
  40ae04:	bl	40ae90 <__fxstatat@plt+0x8f70>
  40ae08:	ldr	x0, [sp, #8]
  40ae0c:	ldp	x29, x30, [sp, #32]
  40ae10:	add	sp, sp, #0x30
  40ae14:	ret
  40ae18:	sub	sp, sp, #0x30
  40ae1c:	stp	x29, x30, [sp, #32]
  40ae20:	add	x29, sp, #0x20
  40ae24:	stur	x0, [x29, #-8]
  40ae28:	str	x1, [sp, #16]
  40ae2c:	ldr	x0, [sp, #16]
  40ae30:	bl	40ab40 <__fxstatat@plt+0x8c20>
  40ae34:	ldur	x1, [x29, #-8]
  40ae38:	ldr	x2, [sp, #16]
  40ae3c:	str	x0, [sp, #8]
  40ae40:	bl	401a40 <memcpy@plt>
  40ae44:	ldr	x0, [sp, #8]
  40ae48:	ldp	x29, x30, [sp, #32]
  40ae4c:	add	sp, sp, #0x30
  40ae50:	ret
  40ae54:	sub	sp, sp, #0x20
  40ae58:	stp	x29, x30, [sp, #16]
  40ae5c:	add	x29, sp, #0x10
  40ae60:	str	x0, [sp, #8]
  40ae64:	ldr	x0, [sp, #8]
  40ae68:	ldr	x8, [sp, #8]
  40ae6c:	str	x0, [sp]
  40ae70:	mov	x0, x8
  40ae74:	bl	401a70 <strlen@plt>
  40ae78:	add	x1, x0, #0x1
  40ae7c:	ldr	x0, [sp]
  40ae80:	bl	40ae18 <__fxstatat@plt+0x8ef8>
  40ae84:	ldp	x29, x30, [sp, #16]
  40ae88:	add	sp, sp, #0x20
  40ae8c:	ret
  40ae90:	sub	sp, sp, #0x30
  40ae94:	stp	x29, x30, [sp, #32]
  40ae98:	add	x29, sp, #0x20
  40ae9c:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  40aea0:	add	x8, x8, #0x2a0
  40aea4:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  40aea8:	add	x0, x0, #0x99d
  40aeac:	mov	w9, wzr
  40aeb0:	adrp	x2, 40f000 <__fxstatat@plt+0xd0e0>
  40aeb4:	add	x2, x2, #0x209
  40aeb8:	ldr	w10, [x8]
  40aebc:	stur	w9, [x29, #-4]
  40aec0:	str	x2, [sp, #16]
  40aec4:	str	w10, [sp, #12]
  40aec8:	bl	401ee0 <gettext@plt>
  40aecc:	ldr	w9, [sp, #12]
  40aed0:	str	x0, [sp]
  40aed4:	mov	w0, w9
  40aed8:	ldur	w1, [x29, #-4]
  40aedc:	ldr	x2, [sp, #16]
  40aee0:	ldr	x3, [sp]
  40aee4:	bl	401aa0 <error@plt>
  40aee8:	bl	401ce0 <abort@plt>
  40aeec:	sub	sp, sp, #0x70
  40aef0:	stp	x29, x30, [sp, #96]
  40aef4:	add	x29, sp, #0x60
  40aef8:	mov	x8, xzr
  40aefc:	add	x9, sp, #0x20
  40af00:	stur	x0, [x29, #-8]
  40af04:	stur	w1, [x29, #-12]
  40af08:	stur	x2, [x29, #-24]
  40af0c:	stur	x3, [x29, #-32]
  40af10:	stur	x4, [x29, #-40]
  40af14:	str	x5, [sp, #48]
  40af18:	str	w6, [sp, #44]
  40af1c:	ldur	x0, [x29, #-8]
  40af20:	ldur	w2, [x29, #-12]
  40af24:	ldur	x4, [x29, #-40]
  40af28:	mov	x1, x8
  40af2c:	mov	x3, x9
  40af30:	bl	40b0bc <__fxstatat@plt+0x919c>
  40af34:	str	w0, [sp, #40]
  40af38:	ldr	w10, [sp, #40]
  40af3c:	cbnz	w10, 40af98 <__fxstatat@plt+0x9078>
  40af40:	ldr	x8, [sp, #32]
  40af44:	ldur	x9, [x29, #-24]
  40af48:	cmp	x8, x9
  40af4c:	b.cc	40af60 <__fxstatat@plt+0x9040>  // b.lo, b.ul, b.last
  40af50:	ldur	x8, [x29, #-32]
  40af54:	ldr	x9, [sp, #32]
  40af58:	cmp	x8, x9
  40af5c:	b.cs	40af94 <__fxstatat@plt+0x9074>  // b.hs, b.nlast
  40af60:	mov	w8, #0x1                   	// #1
  40af64:	str	w8, [sp, #40]
  40af68:	ldr	x9, [sp, #32]
  40af6c:	mov	x10, #0x3fffffff            	// #1073741823
  40af70:	cmp	x9, x10
  40af74:	b.ls	40af88 <__fxstatat@plt+0x9068>  // b.plast
  40af78:	bl	401eb0 <__errno_location@plt>
  40af7c:	mov	w8, #0x4b                  	// #75
  40af80:	str	w8, [x0]
  40af84:	b	40af94 <__fxstatat@plt+0x9074>
  40af88:	bl	401eb0 <__errno_location@plt>
  40af8c:	mov	w8, #0x22                  	// #34
  40af90:	str	w8, [x0]
  40af94:	b	40afc8 <__fxstatat@plt+0x90a8>
  40af98:	ldr	w8, [sp, #40]
  40af9c:	cmp	w8, #0x1
  40afa0:	b.ne	40afb4 <__fxstatat@plt+0x9094>  // b.any
  40afa4:	bl	401eb0 <__errno_location@plt>
  40afa8:	mov	w8, #0x4b                  	// #75
  40afac:	str	w8, [x0]
  40afb0:	b	40afc8 <__fxstatat@plt+0x90a8>
  40afb4:	ldr	w8, [sp, #40]
  40afb8:	cmp	w8, #0x3
  40afbc:	b.ne	40afc8 <__fxstatat@plt+0x90a8>  // b.any
  40afc0:	bl	401eb0 <__errno_location@plt>
  40afc4:	str	wzr, [x0]
  40afc8:	ldr	w8, [sp, #40]
  40afcc:	cbz	w8, 40b058 <__fxstatat@plt+0x9138>
  40afd0:	ldr	w8, [sp, #44]
  40afd4:	cbz	w8, 40afe4 <__fxstatat@plt+0x90c4>
  40afd8:	ldr	w8, [sp, #44]
  40afdc:	str	w8, [sp, #28]
  40afe0:	b	40afec <__fxstatat@plt+0x90cc>
  40afe4:	mov	w8, #0x1                   	// #1
  40afe8:	str	w8, [sp, #28]
  40afec:	ldr	w8, [sp, #28]
  40aff0:	str	w8, [sp, #24]
  40aff4:	bl	401eb0 <__errno_location@plt>
  40aff8:	ldr	w8, [x0]
  40affc:	cmp	w8, #0x16
  40b000:	b.ne	40b010 <__fxstatat@plt+0x90f0>  // b.any
  40b004:	mov	w8, wzr
  40b008:	str	w8, [sp, #20]
  40b00c:	b	40b01c <__fxstatat@plt+0x90fc>
  40b010:	bl	401eb0 <__errno_location@plt>
  40b014:	ldr	w8, [x0]
  40b018:	str	w8, [sp, #20]
  40b01c:	ldr	w8, [sp, #20]
  40b020:	ldr	x3, [sp, #48]
  40b024:	ldur	x0, [x29, #-8]
  40b028:	str	w8, [sp, #16]
  40b02c:	str	x3, [sp, #8]
  40b030:	bl	4084b0 <__fxstatat@plt+0x6590>
  40b034:	ldr	w8, [sp, #24]
  40b038:	str	x0, [sp]
  40b03c:	mov	w0, w8
  40b040:	ldr	w1, [sp, #16]
  40b044:	adrp	x2, 40f000 <__fxstatat@plt+0xd0e0>
  40b048:	add	x2, x2, #0x218
  40b04c:	ldr	x3, [sp, #8]
  40b050:	ldr	x4, [sp]
  40b054:	bl	401aa0 <error@plt>
  40b058:	ldr	x0, [sp, #32]
  40b05c:	ldp	x29, x30, [sp, #96]
  40b060:	add	sp, sp, #0x70
  40b064:	ret
  40b068:	sub	sp, sp, #0x40
  40b06c:	stp	x29, x30, [sp, #48]
  40b070:	add	x29, sp, #0x30
  40b074:	mov	w8, #0xa                   	// #10
  40b078:	stur	x0, [x29, #-8]
  40b07c:	stur	x1, [x29, #-16]
  40b080:	str	x2, [sp, #24]
  40b084:	str	x3, [sp, #16]
  40b088:	str	x4, [sp, #8]
  40b08c:	str	w5, [sp, #4]
  40b090:	ldur	x0, [x29, #-8]
  40b094:	ldur	x2, [x29, #-16]
  40b098:	ldr	x3, [sp, #24]
  40b09c:	ldr	x4, [sp, #16]
  40b0a0:	ldr	x5, [sp, #8]
  40b0a4:	ldr	w6, [sp, #4]
  40b0a8:	mov	w1, w8
  40b0ac:	bl	40aeec <__fxstatat@plt+0x8fcc>
  40b0b0:	ldp	x29, x30, [sp, #48]
  40b0b4:	add	sp, sp, #0x40
  40b0b8:	ret
  40b0bc:	sub	sp, sp, #0x90
  40b0c0:	stp	x29, x30, [sp, #128]
  40b0c4:	add	x29, sp, #0x80
  40b0c8:	mov	w8, wzr
  40b0cc:	stur	x0, [x29, #-16]
  40b0d0:	stur	x1, [x29, #-24]
  40b0d4:	stur	w2, [x29, #-28]
  40b0d8:	stur	x3, [x29, #-40]
  40b0dc:	stur	x4, [x29, #-48]
  40b0e0:	str	wzr, [sp, #52]
  40b0e4:	ldur	w9, [x29, #-28]
  40b0e8:	cmp	w8, w9
  40b0ec:	cset	w8, gt
  40b0f0:	tbnz	w8, #0, 40b104 <__fxstatat@plt+0x91e4>
  40b0f4:	ldur	w8, [x29, #-28]
  40b0f8:	cmp	w8, #0x24
  40b0fc:	b.gt	40b104 <__fxstatat@plt+0x91e4>
  40b100:	b	40b124 <__fxstatat@plt+0x9204>
  40b104:	adrp	x0, 40f000 <__fxstatat@plt+0xd0e0>
  40b108:	add	x0, x0, #0xa88
  40b10c:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  40b110:	add	x1, x1, #0xaae
  40b114:	mov	w2, #0x54                  	// #84
  40b118:	adrp	x3, 40f000 <__fxstatat@plt+0xd0e0>
  40b11c:	add	x3, x3, #0xabe
  40b120:	bl	401ea0 <__assert_fail@plt>
  40b124:	ldur	x8, [x29, #-24]
  40b128:	cbz	x8, 40b138 <__fxstatat@plt+0x9218>
  40b12c:	ldur	x8, [x29, #-24]
  40b130:	str	x8, [sp, #16]
  40b134:	b	40b140 <__fxstatat@plt+0x9220>
  40b138:	sub	x8, x29, #0x38
  40b13c:	str	x8, [sp, #16]
  40b140:	ldr	x8, [sp, #16]
  40b144:	str	x8, [sp, #64]
  40b148:	bl	401eb0 <__errno_location@plt>
  40b14c:	str	wzr, [x0]
  40b150:	ldur	x8, [x29, #-16]
  40b154:	str	x8, [sp, #40]
  40b158:	ldr	x8, [sp, #40]
  40b15c:	ldrb	w9, [x8]
  40b160:	strb	w9, [sp, #39]
  40b164:	bl	401d50 <__ctype_b_loc@plt>
  40b168:	ldr	x8, [x0]
  40b16c:	ldrb	w9, [sp, #39]
  40b170:	ldrh	w9, [x8, w9, sxtw #1]
  40b174:	and	w9, w9, #0x2000
  40b178:	cbz	w9, 40b194 <__fxstatat@plt+0x9274>
  40b17c:	ldr	x8, [sp, #40]
  40b180:	add	x9, x8, #0x1
  40b184:	str	x9, [sp, #40]
  40b188:	ldrb	w10, [x8, #1]
  40b18c:	strb	w10, [sp, #39]
  40b190:	b	40b164 <__fxstatat@plt+0x9244>
  40b194:	ldrb	w8, [sp, #39]
  40b198:	cmp	w8, #0x2d
  40b19c:	b.ne	40b1ac <__fxstatat@plt+0x928c>  // b.any
  40b1a0:	mov	w8, #0x4                   	// #4
  40b1a4:	stur	w8, [x29, #-4]
  40b1a8:	b	40b5c8 <__fxstatat@plt+0x96a8>
  40b1ac:	ldur	x0, [x29, #-16]
  40b1b0:	ldr	x1, [sp, #64]
  40b1b4:	ldur	w2, [x29, #-28]
  40b1b8:	bl	401cd0 <strtoumax@plt>
  40b1bc:	str	x0, [sp, #56]
  40b1c0:	ldr	x8, [sp, #64]
  40b1c4:	ldr	x8, [x8]
  40b1c8:	ldur	x9, [x29, #-16]
  40b1cc:	cmp	x8, x9
  40b1d0:	b.ne	40b220 <__fxstatat@plt+0x9300>  // b.any
  40b1d4:	ldur	x8, [x29, #-48]
  40b1d8:	cbz	x8, 40b210 <__fxstatat@plt+0x92f0>
  40b1dc:	ldr	x8, [sp, #64]
  40b1e0:	ldr	x8, [x8]
  40b1e4:	ldrb	w9, [x8]
  40b1e8:	cbz	w9, 40b210 <__fxstatat@plt+0x92f0>
  40b1ec:	ldur	x0, [x29, #-48]
  40b1f0:	ldr	x8, [sp, #64]
  40b1f4:	ldr	x8, [x8]
  40b1f8:	ldrb	w1, [x8]
  40b1fc:	bl	401dd0 <strchr@plt>
  40b200:	cbz	x0, 40b210 <__fxstatat@plt+0x92f0>
  40b204:	mov	x8, #0x1                   	// #1
  40b208:	str	x8, [sp, #56]
  40b20c:	b	40b21c <__fxstatat@plt+0x92fc>
  40b210:	mov	w8, #0x4                   	// #4
  40b214:	stur	w8, [x29, #-4]
  40b218:	b	40b5c8 <__fxstatat@plt+0x96a8>
  40b21c:	b	40b250 <__fxstatat@plt+0x9330>
  40b220:	bl	401eb0 <__errno_location@plt>
  40b224:	ldr	w8, [x0]
  40b228:	cbz	w8, 40b250 <__fxstatat@plt+0x9330>
  40b22c:	bl	401eb0 <__errno_location@plt>
  40b230:	ldr	w8, [x0]
  40b234:	cmp	w8, #0x22
  40b238:	b.eq	40b248 <__fxstatat@plt+0x9328>  // b.none
  40b23c:	mov	w8, #0x4                   	// #4
  40b240:	stur	w8, [x29, #-4]
  40b244:	b	40b5c8 <__fxstatat@plt+0x96a8>
  40b248:	mov	w8, #0x1                   	// #1
  40b24c:	str	w8, [sp, #52]
  40b250:	ldur	x8, [x29, #-48]
  40b254:	cbnz	x8, 40b270 <__fxstatat@plt+0x9350>
  40b258:	ldr	x8, [sp, #56]
  40b25c:	ldur	x9, [x29, #-40]
  40b260:	str	x8, [x9]
  40b264:	ldr	w10, [sp, #52]
  40b268:	stur	w10, [x29, #-4]
  40b26c:	b	40b5c8 <__fxstatat@plt+0x96a8>
  40b270:	ldr	x8, [sp, #64]
  40b274:	ldr	x8, [x8]
  40b278:	ldrb	w9, [x8]
  40b27c:	cbz	w9, 40b5b4 <__fxstatat@plt+0x9694>
  40b280:	mov	w8, #0x400                 	// #1024
  40b284:	str	w8, [sp, #32]
  40b288:	mov	w8, #0x1                   	// #1
  40b28c:	str	w8, [sp, #28]
  40b290:	ldur	x0, [x29, #-48]
  40b294:	ldr	x9, [sp, #64]
  40b298:	ldr	x9, [x9]
  40b29c:	ldrb	w1, [x9]
  40b2a0:	bl	401dd0 <strchr@plt>
  40b2a4:	cbnz	x0, 40b2c4 <__fxstatat@plt+0x93a4>
  40b2a8:	ldr	x8, [sp, #56]
  40b2ac:	ldur	x9, [x29, #-40]
  40b2b0:	str	x8, [x9]
  40b2b4:	ldr	w10, [sp, #52]
  40b2b8:	orr	w10, w10, #0x2
  40b2bc:	stur	w10, [x29, #-4]
  40b2c0:	b	40b5c8 <__fxstatat@plt+0x96a8>
  40b2c4:	ldr	x8, [sp, #64]
  40b2c8:	ldr	x8, [x8]
  40b2cc:	ldrb	w9, [x8]
  40b2d0:	cmp	w9, #0x45
  40b2d4:	str	w9, [sp, #12]
  40b2d8:	b.eq	40b38c <__fxstatat@plt+0x946c>  // b.none
  40b2dc:	b	40b2e0 <__fxstatat@plt+0x93c0>
  40b2e0:	ldr	w8, [sp, #12]
  40b2e4:	cmp	w8, #0x47
  40b2e8:	b.eq	40b38c <__fxstatat@plt+0x946c>  // b.none
  40b2ec:	b	40b2f0 <__fxstatat@plt+0x93d0>
  40b2f0:	ldr	w8, [sp, #12]
  40b2f4:	cmp	w8, #0x4b
  40b2f8:	b.eq	40b38c <__fxstatat@plt+0x946c>  // b.none
  40b2fc:	b	40b300 <__fxstatat@plt+0x93e0>
  40b300:	ldr	w8, [sp, #12]
  40b304:	cmp	w8, #0x4d
  40b308:	b.eq	40b38c <__fxstatat@plt+0x946c>  // b.none
  40b30c:	b	40b310 <__fxstatat@plt+0x93f0>
  40b310:	ldr	w8, [sp, #12]
  40b314:	cmp	w8, #0x50
  40b318:	b.eq	40b38c <__fxstatat@plt+0x946c>  // b.none
  40b31c:	b	40b320 <__fxstatat@plt+0x9400>
  40b320:	ldr	w8, [sp, #12]
  40b324:	cmp	w8, #0x54
  40b328:	b.eq	40b38c <__fxstatat@plt+0x946c>  // b.none
  40b32c:	b	40b330 <__fxstatat@plt+0x9410>
  40b330:	ldr	w8, [sp, #12]
  40b334:	subs	w9, w8, #0x59
  40b338:	cmp	w9, #0x1
  40b33c:	b.ls	40b38c <__fxstatat@plt+0x946c>  // b.plast
  40b340:	b	40b344 <__fxstatat@plt+0x9424>
  40b344:	ldr	w8, [sp, #12]
  40b348:	cmp	w8, #0x67
  40b34c:	b.eq	40b38c <__fxstatat@plt+0x946c>  // b.none
  40b350:	b	40b354 <__fxstatat@plt+0x9434>
  40b354:	ldr	w8, [sp, #12]
  40b358:	cmp	w8, #0x6b
  40b35c:	b.eq	40b38c <__fxstatat@plt+0x946c>  // b.none
  40b360:	b	40b364 <__fxstatat@plt+0x9444>
  40b364:	ldr	w8, [sp, #12]
  40b368:	cmp	w8, #0x6d
  40b36c:	b.eq	40b38c <__fxstatat@plt+0x946c>  // b.none
  40b370:	b	40b374 <__fxstatat@plt+0x9454>
  40b374:	ldr	w8, [sp, #12]
  40b378:	cmp	w8, #0x74
  40b37c:	cset	w9, eq  // eq = none
  40b380:	eor	w9, w9, #0x1
  40b384:	tbnz	w9, #0, 40b418 <__fxstatat@plt+0x94f8>
  40b388:	b	40b38c <__fxstatat@plt+0x946c>
  40b38c:	ldur	x0, [x29, #-48]
  40b390:	mov	w1, #0x30                  	// #48
  40b394:	bl	401dd0 <strchr@plt>
  40b398:	cbz	x0, 40b418 <__fxstatat@plt+0x94f8>
  40b39c:	ldr	x8, [sp, #64]
  40b3a0:	ldr	x8, [x8]
  40b3a4:	ldrb	w9, [x8, #1]
  40b3a8:	cmp	w9, #0x42
  40b3ac:	str	w9, [sp, #8]
  40b3b0:	b.eq	40b404 <__fxstatat@plt+0x94e4>  // b.none
  40b3b4:	b	40b3b8 <__fxstatat@plt+0x9498>
  40b3b8:	ldr	w8, [sp, #8]
  40b3bc:	cmp	w8, #0x44
  40b3c0:	b.eq	40b404 <__fxstatat@plt+0x94e4>  // b.none
  40b3c4:	b	40b3c8 <__fxstatat@plt+0x94a8>
  40b3c8:	ldr	w8, [sp, #8]
  40b3cc:	cmp	w8, #0x69
  40b3d0:	cset	w9, eq  // eq = none
  40b3d4:	eor	w9, w9, #0x1
  40b3d8:	tbnz	w9, #0, 40b418 <__fxstatat@plt+0x94f8>
  40b3dc:	b	40b3e0 <__fxstatat@plt+0x94c0>
  40b3e0:	ldr	x8, [sp, #64]
  40b3e4:	ldr	x8, [x8]
  40b3e8:	ldrb	w9, [x8, #2]
  40b3ec:	cmp	w9, #0x42
  40b3f0:	b.ne	40b400 <__fxstatat@plt+0x94e0>  // b.any
  40b3f4:	ldr	w8, [sp, #28]
  40b3f8:	add	w8, w8, #0x2
  40b3fc:	str	w8, [sp, #28]
  40b400:	b	40b418 <__fxstatat@plt+0x94f8>
  40b404:	mov	w8, #0x3e8                 	// #1000
  40b408:	str	w8, [sp, #32]
  40b40c:	ldr	w8, [sp, #28]
  40b410:	add	w8, w8, #0x1
  40b414:	str	w8, [sp, #28]
  40b418:	ldr	x8, [sp, #64]
  40b41c:	ldr	x8, [x8]
  40b420:	ldrb	w9, [x8]
  40b424:	subs	w9, w9, #0x42
  40b428:	mov	w8, w9
  40b42c:	ubfx	x8, x8, #0, #32
  40b430:	cmp	x8, #0x35
  40b434:	str	x8, [sp]
  40b438:	b.hi	40b558 <__fxstatat@plt+0x9638>  // b.pmore
  40b43c:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40b440:	add	x8, x8, #0x9b0
  40b444:	ldr	x11, [sp]
  40b448:	ldrsw	x10, [x8, x11, lsl #2]
  40b44c:	add	x9, x8, x10
  40b450:	br	x9
  40b454:	add	x0, sp, #0x38
  40b458:	mov	w1, #0x200                 	// #512
  40b45c:	bl	40b5d8 <__fxstatat@plt+0x96b8>
  40b460:	str	w0, [sp, #24]
  40b464:	b	40b574 <__fxstatat@plt+0x9654>
  40b468:	add	x0, sp, #0x38
  40b46c:	mov	w1, #0x400                 	// #1024
  40b470:	bl	40b5d8 <__fxstatat@plt+0x96b8>
  40b474:	str	w0, [sp, #24]
  40b478:	b	40b574 <__fxstatat@plt+0x9654>
  40b47c:	str	wzr, [sp, #24]
  40b480:	b	40b574 <__fxstatat@plt+0x9654>
  40b484:	ldr	w1, [sp, #32]
  40b488:	add	x0, sp, #0x38
  40b48c:	mov	w2, #0x6                   	// #6
  40b490:	bl	40b63c <__fxstatat@plt+0x971c>
  40b494:	str	w0, [sp, #24]
  40b498:	b	40b574 <__fxstatat@plt+0x9654>
  40b49c:	ldr	w1, [sp, #32]
  40b4a0:	add	x0, sp, #0x38
  40b4a4:	mov	w2, #0x3                   	// #3
  40b4a8:	bl	40b63c <__fxstatat@plt+0x971c>
  40b4ac:	str	w0, [sp, #24]
  40b4b0:	b	40b574 <__fxstatat@plt+0x9654>
  40b4b4:	ldr	w1, [sp, #32]
  40b4b8:	add	x0, sp, #0x38
  40b4bc:	mov	w2, #0x1                   	// #1
  40b4c0:	bl	40b63c <__fxstatat@plt+0x971c>
  40b4c4:	str	w0, [sp, #24]
  40b4c8:	b	40b574 <__fxstatat@plt+0x9654>
  40b4cc:	ldr	w1, [sp, #32]
  40b4d0:	add	x0, sp, #0x38
  40b4d4:	mov	w2, #0x2                   	// #2
  40b4d8:	bl	40b63c <__fxstatat@plt+0x971c>
  40b4dc:	str	w0, [sp, #24]
  40b4e0:	b	40b574 <__fxstatat@plt+0x9654>
  40b4e4:	ldr	w1, [sp, #32]
  40b4e8:	add	x0, sp, #0x38
  40b4ec:	mov	w2, #0x5                   	// #5
  40b4f0:	bl	40b63c <__fxstatat@plt+0x971c>
  40b4f4:	str	w0, [sp, #24]
  40b4f8:	b	40b574 <__fxstatat@plt+0x9654>
  40b4fc:	ldr	w1, [sp, #32]
  40b500:	add	x0, sp, #0x38
  40b504:	mov	w2, #0x4                   	// #4
  40b508:	bl	40b63c <__fxstatat@plt+0x971c>
  40b50c:	str	w0, [sp, #24]
  40b510:	b	40b574 <__fxstatat@plt+0x9654>
  40b514:	add	x0, sp, #0x38
  40b518:	mov	w1, #0x2                   	// #2
  40b51c:	bl	40b5d8 <__fxstatat@plt+0x96b8>
  40b520:	str	w0, [sp, #24]
  40b524:	b	40b574 <__fxstatat@plt+0x9654>
  40b528:	ldr	w1, [sp, #32]
  40b52c:	add	x0, sp, #0x38
  40b530:	mov	w2, #0x8                   	// #8
  40b534:	bl	40b63c <__fxstatat@plt+0x971c>
  40b538:	str	w0, [sp, #24]
  40b53c:	b	40b574 <__fxstatat@plt+0x9654>
  40b540:	ldr	w1, [sp, #32]
  40b544:	add	x0, sp, #0x38
  40b548:	mov	w2, #0x7                   	// #7
  40b54c:	bl	40b63c <__fxstatat@plt+0x971c>
  40b550:	str	w0, [sp, #24]
  40b554:	b	40b574 <__fxstatat@plt+0x9654>
  40b558:	ldr	x8, [sp, #56]
  40b55c:	ldur	x9, [x29, #-40]
  40b560:	str	x8, [x9]
  40b564:	ldr	w10, [sp, #52]
  40b568:	orr	w10, w10, #0x2
  40b56c:	stur	w10, [x29, #-4]
  40b570:	b	40b5c8 <__fxstatat@plt+0x96a8>
  40b574:	ldr	w8, [sp, #24]
  40b578:	ldr	w9, [sp, #52]
  40b57c:	orr	w8, w9, w8
  40b580:	str	w8, [sp, #52]
  40b584:	ldrsw	x10, [sp, #28]
  40b588:	ldr	x11, [sp, #64]
  40b58c:	ldr	x12, [x11]
  40b590:	add	x10, x12, x10
  40b594:	str	x10, [x11]
  40b598:	ldr	x10, [sp, #64]
  40b59c:	ldr	x10, [x10]
  40b5a0:	ldrb	w8, [x10]
  40b5a4:	cbz	w8, 40b5b4 <__fxstatat@plt+0x9694>
  40b5a8:	ldr	w8, [sp, #52]
  40b5ac:	orr	w8, w8, #0x2
  40b5b0:	str	w8, [sp, #52]
  40b5b4:	ldr	x8, [sp, #56]
  40b5b8:	ldur	x9, [x29, #-40]
  40b5bc:	str	x8, [x9]
  40b5c0:	ldr	w10, [sp, #52]
  40b5c4:	stur	w10, [x29, #-4]
  40b5c8:	ldur	w0, [x29, #-4]
  40b5cc:	ldp	x29, x30, [sp, #128]
  40b5d0:	add	sp, sp, #0x90
  40b5d4:	ret
  40b5d8:	sub	sp, sp, #0x20
  40b5dc:	mov	x8, #0xffffffffffffffff    	// #-1
  40b5e0:	str	x0, [sp, #16]
  40b5e4:	str	w1, [sp, #12]
  40b5e8:	ldrsw	x9, [sp, #12]
  40b5ec:	udiv	x8, x8, x9
  40b5f0:	ldr	x9, [sp, #16]
  40b5f4:	ldr	x9, [x9]
  40b5f8:	cmp	x8, x9
  40b5fc:	b.cs	40b618 <__fxstatat@plt+0x96f8>  // b.hs, b.nlast
  40b600:	ldr	x8, [sp, #16]
  40b604:	mov	x9, #0xffffffffffffffff    	// #-1
  40b608:	str	x9, [x8]
  40b60c:	mov	w10, #0x1                   	// #1
  40b610:	str	w10, [sp, #28]
  40b614:	b	40b630 <__fxstatat@plt+0x9710>
  40b618:	ldrsw	x8, [sp, #12]
  40b61c:	ldr	x9, [sp, #16]
  40b620:	ldr	x10, [x9]
  40b624:	mul	x8, x10, x8
  40b628:	str	x8, [x9]
  40b62c:	str	wzr, [sp, #28]
  40b630:	ldr	w0, [sp, #28]
  40b634:	add	sp, sp, #0x20
  40b638:	ret
  40b63c:	sub	sp, sp, #0x30
  40b640:	stp	x29, x30, [sp, #32]
  40b644:	add	x29, sp, #0x20
  40b648:	stur	x0, [x29, #-8]
  40b64c:	stur	w1, [x29, #-12]
  40b650:	str	w2, [sp, #16]
  40b654:	str	wzr, [sp, #12]
  40b658:	ldr	w8, [sp, #16]
  40b65c:	subs	w9, w8, #0x1
  40b660:	str	w9, [sp, #16]
  40b664:	cbz	w8, 40b684 <__fxstatat@plt+0x9764>
  40b668:	ldur	x0, [x29, #-8]
  40b66c:	ldur	w1, [x29, #-12]
  40b670:	bl	40b5d8 <__fxstatat@plt+0x96b8>
  40b674:	ldr	w8, [sp, #12]
  40b678:	orr	w8, w8, w0
  40b67c:	str	w8, [sp, #12]
  40b680:	b	40b658 <__fxstatat@plt+0x9738>
  40b684:	ldr	w0, [sp, #12]
  40b688:	ldp	x29, x30, [sp, #32]
  40b68c:	add	sp, sp, #0x30
  40b690:	ret
  40b694:	sub	sp, sp, #0x30
  40b698:	stp	x29, x30, [sp, #32]
  40b69c:	add	x29, sp, #0x20
  40b6a0:	str	x0, [sp, #16]
  40b6a4:	str	wzr, [sp, #12]
  40b6a8:	str	wzr, [sp, #4]
  40b6ac:	ldr	x0, [sp, #16]
  40b6b0:	bl	401b40 <fileno@plt>
  40b6b4:	str	w0, [sp, #8]
  40b6b8:	ldr	w8, [sp, #8]
  40b6bc:	cmp	w8, #0x0
  40b6c0:	cset	w8, ge  // ge = tcont
  40b6c4:	tbnz	w8, #0, 40b6d8 <__fxstatat@plt+0x97b8>
  40b6c8:	ldr	x0, [sp, #16]
  40b6cc:	bl	401b60 <fclose@plt>
  40b6d0:	stur	w0, [x29, #-4]
  40b6d4:	b	40b758 <__fxstatat@plt+0x9838>
  40b6d8:	ldr	x0, [sp, #16]
  40b6dc:	bl	401e60 <__freading@plt>
  40b6e0:	cbz	w0, 40b708 <__fxstatat@plt+0x97e8>
  40b6e4:	ldr	x0, [sp, #16]
  40b6e8:	bl	401b40 <fileno@plt>
  40b6ec:	mov	x8, xzr
  40b6f0:	mov	x1, x8
  40b6f4:	mov	w2, #0x1                   	// #1
  40b6f8:	bl	401b10 <lseek@plt>
  40b6fc:	mov	x8, #0xffffffffffffffff    	// #-1
  40b700:	cmp	x0, x8
  40b704:	b.eq	40b720 <__fxstatat@plt+0x9800>  // b.none
  40b708:	ldr	x0, [sp, #16]
  40b70c:	bl	40bd00 <__fxstatat@plt+0x9de0>
  40b710:	cbz	w0, 40b720 <__fxstatat@plt+0x9800>
  40b714:	bl	401eb0 <__errno_location@plt>
  40b718:	ldr	w8, [x0]
  40b71c:	str	w8, [sp, #12]
  40b720:	ldr	x0, [sp, #16]
  40b724:	bl	401b60 <fclose@plt>
  40b728:	str	w0, [sp, #4]
  40b72c:	ldr	w8, [sp, #12]
  40b730:	cbz	w8, 40b750 <__fxstatat@plt+0x9830>
  40b734:	ldr	w8, [sp, #12]
  40b738:	str	w8, [sp]
  40b73c:	bl	401eb0 <__errno_location@plt>
  40b740:	ldr	w8, [sp]
  40b744:	str	w8, [x0]
  40b748:	mov	w9, #0xffffffff            	// #-1
  40b74c:	str	w9, [sp, #4]
  40b750:	ldr	w8, [sp, #4]
  40b754:	stur	w8, [x29, #-4]
  40b758:	ldur	w0, [x29, #-4]
  40b75c:	ldp	x29, x30, [sp, #32]
  40b760:	add	sp, sp, #0x30
  40b764:	ret
  40b768:	sub	sp, sp, #0x180
  40b76c:	stp	x29, x30, [sp, #352]
  40b770:	str	x28, [sp, #368]
  40b774:	add	x29, sp, #0x160
  40b778:	str	q7, [sp, #224]
  40b77c:	str	q6, [sp, #208]
  40b780:	str	q5, [sp, #192]
  40b784:	str	q4, [sp, #176]
  40b788:	str	q3, [sp, #160]
  40b78c:	str	q2, [sp, #144]
  40b790:	str	q1, [sp, #128]
  40b794:	str	q0, [sp, #112]
  40b798:	stur	x7, [x29, #-72]
  40b79c:	stur	x6, [x29, #-80]
  40b7a0:	stur	x5, [x29, #-88]
  40b7a4:	stur	x4, [x29, #-96]
  40b7a8:	stur	x3, [x29, #-104]
  40b7ac:	stur	x2, [x29, #-112]
  40b7b0:	stur	w0, [x29, #-4]
  40b7b4:	stur	w1, [x29, #-8]
  40b7b8:	mov	w8, #0xffffffff            	// #-1
  40b7bc:	stur	w8, [x29, #-44]
  40b7c0:	mov	w8, #0xffffff80            	// #-128
  40b7c4:	stur	w8, [x29, #-12]
  40b7c8:	mov	w8, #0xffffffd0            	// #-48
  40b7cc:	stur	w8, [x29, #-16]
  40b7d0:	add	x9, sp, #0x70
  40b7d4:	add	x9, x9, #0x80
  40b7d8:	stur	x9, [x29, #-24]
  40b7dc:	sub	x9, x29, #0x70
  40b7e0:	add	x9, x9, #0x30
  40b7e4:	stur	x9, [x29, #-32]
  40b7e8:	add	x9, x29, #0x20
  40b7ec:	stur	x9, [x29, #-40]
  40b7f0:	ldur	w8, [x29, #-8]
  40b7f4:	mov	w10, w8
  40b7f8:	str	w10, [sp, #108]
  40b7fc:	cbz	w8, 40b814 <__fxstatat@plt+0x98f4>
  40b800:	b	40b804 <__fxstatat@plt+0x98e4>
  40b804:	ldr	w8, [sp, #108]
  40b808:	subs	w9, w8, #0x406
  40b80c:	b.eq	40b898 <__fxstatat@plt+0x9978>  // b.none
  40b810:	b	40b91c <__fxstatat@plt+0x99fc>
  40b814:	sub	x8, x29, #0x28
  40b818:	add	x8, x8, #0x18
  40b81c:	ldur	w9, [x29, #-16]
  40b820:	mov	w10, w9
  40b824:	str	x8, [sp, #96]
  40b828:	str	w10, [sp, #92]
  40b82c:	tbz	w9, #31, 40b864 <__fxstatat@plt+0x9944>
  40b830:	b	40b834 <__fxstatat@plt+0x9914>
  40b834:	ldr	w8, [sp, #92]
  40b838:	add	w9, w8, #0x8
  40b83c:	ldr	x10, [sp, #96]
  40b840:	str	w9, [x10]
  40b844:	subs	w9, w9, #0x0
  40b848:	b.gt	40b864 <__fxstatat@plt+0x9944>
  40b84c:	b	40b850 <__fxstatat@plt+0x9930>
  40b850:	ldur	x8, [x29, #-32]
  40b854:	ldr	w9, [sp, #92]
  40b858:	add	x8, x8, w9, sxtw
  40b85c:	str	x8, [sp, #80]
  40b860:	b	40b878 <__fxstatat@plt+0x9958>
  40b864:	ldur	x8, [x29, #-40]
  40b868:	add	x9, x8, #0x8
  40b86c:	stur	x9, [x29, #-40]
  40b870:	str	x8, [sp, #80]
  40b874:	b	40b878 <__fxstatat@plt+0x9958>
  40b878:	ldr	x8, [sp, #80]
  40b87c:	ldr	w9, [x8]
  40b880:	stur	w9, [x29, #-48]
  40b884:	ldur	w0, [x29, #-4]
  40b888:	ldur	w1, [x29, #-48]
  40b88c:	bl	40bb60 <__fxstatat@plt+0x9c40>
  40b890:	stur	w0, [x29, #-44]
  40b894:	b	40bb4c <__fxstatat@plt+0x9c2c>
  40b898:	sub	x8, x29, #0x28
  40b89c:	add	x8, x8, #0x18
  40b8a0:	ldur	w9, [x29, #-16]
  40b8a4:	mov	w10, w9
  40b8a8:	str	x8, [sp, #72]
  40b8ac:	str	w10, [sp, #68]
  40b8b0:	tbz	w9, #31, 40b8e8 <__fxstatat@plt+0x99c8>
  40b8b4:	b	40b8b8 <__fxstatat@plt+0x9998>
  40b8b8:	ldr	w8, [sp, #68]
  40b8bc:	add	w9, w8, #0x8
  40b8c0:	ldr	x10, [sp, #72]
  40b8c4:	str	w9, [x10]
  40b8c8:	subs	w9, w9, #0x0
  40b8cc:	b.gt	40b8e8 <__fxstatat@plt+0x99c8>
  40b8d0:	b	40b8d4 <__fxstatat@plt+0x99b4>
  40b8d4:	ldur	x8, [x29, #-32]
  40b8d8:	ldr	w9, [sp, #68]
  40b8dc:	add	x8, x8, w9, sxtw
  40b8e0:	str	x8, [sp, #56]
  40b8e4:	b	40b8fc <__fxstatat@plt+0x99dc>
  40b8e8:	ldur	x8, [x29, #-40]
  40b8ec:	add	x9, x8, #0x8
  40b8f0:	stur	x9, [x29, #-40]
  40b8f4:	str	x8, [sp, #56]
  40b8f8:	b	40b8fc <__fxstatat@plt+0x99dc>
  40b8fc:	ldr	x8, [sp, #56]
  40b900:	ldr	w9, [x8]
  40b904:	stur	w9, [x29, #-52]
  40b908:	ldur	w0, [x29, #-4]
  40b90c:	ldur	w1, [x29, #-52]
  40b910:	bl	40bb9c <__fxstatat@plt+0x9c7c>
  40b914:	stur	w0, [x29, #-44]
  40b918:	b	40bb4c <__fxstatat@plt+0x9c2c>
  40b91c:	ldur	w8, [x29, #-8]
  40b920:	mov	w9, w8
  40b924:	str	w9, [sp, #52]
  40b928:	cbz	w8, 40ba38 <__fxstatat@plt+0x9b18>
  40b92c:	b	40b930 <__fxstatat@plt+0x9a10>
  40b930:	ldr	w8, [sp, #52]
  40b934:	subs	w9, w8, #0x1
  40b938:	b.eq	40ba24 <__fxstatat@plt+0x9b04>  // b.none
  40b93c:	b	40b940 <__fxstatat@plt+0x9a20>
  40b940:	ldr	w8, [sp, #52]
  40b944:	subs	w9, w8, #0x2
  40b948:	b.eq	40ba38 <__fxstatat@plt+0x9b18>  // b.none
  40b94c:	b	40b950 <__fxstatat@plt+0x9a30>
  40b950:	ldr	w8, [sp, #52]
  40b954:	subs	w9, w8, #0x3
  40b958:	b.eq	40ba24 <__fxstatat@plt+0x9b04>  // b.none
  40b95c:	b	40b960 <__fxstatat@plt+0x9a40>
  40b960:	ldr	w8, [sp, #52]
  40b964:	subs	w9, w8, #0x4
  40b968:	b.eq	40ba38 <__fxstatat@plt+0x9b18>  // b.none
  40b96c:	b	40b970 <__fxstatat@plt+0x9a50>
  40b970:	ldr	w8, [sp, #52]
  40b974:	subs	w9, w8, #0x8
  40b978:	b.eq	40ba38 <__fxstatat@plt+0x9b18>  // b.none
  40b97c:	b	40b980 <__fxstatat@plt+0x9a60>
  40b980:	ldr	w8, [sp, #52]
  40b984:	subs	w9, w8, #0x9
  40b988:	b.eq	40ba24 <__fxstatat@plt+0x9b04>  // b.none
  40b98c:	b	40b990 <__fxstatat@plt+0x9a70>
  40b990:	ldr	w8, [sp, #52]
  40b994:	subs	w9, w8, #0xa
  40b998:	b.eq	40ba38 <__fxstatat@plt+0x9b18>  // b.none
  40b99c:	b	40b9a0 <__fxstatat@plt+0x9a80>
  40b9a0:	ldr	w8, [sp, #52]
  40b9a4:	subs	w9, w8, #0xb
  40b9a8:	b.eq	40ba24 <__fxstatat@plt+0x9b04>  // b.none
  40b9ac:	b	40b9b0 <__fxstatat@plt+0x9a90>
  40b9b0:	ldr	w8, [sp, #52]
  40b9b4:	subs	w9, w8, #0x400
  40b9b8:	b.eq	40ba38 <__fxstatat@plt+0x9b18>  // b.none
  40b9bc:	b	40b9c0 <__fxstatat@plt+0x9aa0>
  40b9c0:	ldr	w8, [sp, #52]
  40b9c4:	subs	w9, w8, #0x401
  40b9c8:	b.eq	40ba24 <__fxstatat@plt+0x9b04>  // b.none
  40b9cc:	b	40b9d0 <__fxstatat@plt+0x9ab0>
  40b9d0:	ldr	w8, [sp, #52]
  40b9d4:	subs	w9, w8, #0x402
  40b9d8:	b.eq	40ba38 <__fxstatat@plt+0x9b18>  // b.none
  40b9dc:	b	40b9e0 <__fxstatat@plt+0x9ac0>
  40b9e0:	ldr	w8, [sp, #52]
  40b9e4:	subs	w9, w8, #0x406
  40b9e8:	subs	w9, w9, #0x2
  40b9ec:	b.cc	40ba38 <__fxstatat@plt+0x9b18>  // b.lo, b.ul, b.last
  40b9f0:	b	40b9f4 <__fxstatat@plt+0x9ad4>
  40b9f4:	ldr	w8, [sp, #52]
  40b9f8:	subs	w9, w8, #0x408
  40b9fc:	b.eq	40ba24 <__fxstatat@plt+0x9b04>  // b.none
  40ba00:	b	40ba04 <__fxstatat@plt+0x9ae4>
  40ba04:	ldr	w8, [sp, #52]
  40ba08:	subs	w9, w8, #0x409
  40ba0c:	b.eq	40ba38 <__fxstatat@plt+0x9b18>  // b.none
  40ba10:	b	40ba14 <__fxstatat@plt+0x9af4>
  40ba14:	ldr	w8, [sp, #52]
  40ba18:	subs	w9, w8, #0x40a
  40ba1c:	b.ne	40bac0 <__fxstatat@plt+0x9ba0>  // b.any
  40ba20:	b	40ba24 <__fxstatat@plt+0x9b04>
  40ba24:	ldur	w0, [x29, #-4]
  40ba28:	ldur	w1, [x29, #-8]
  40ba2c:	bl	401de0 <fcntl@plt>
  40ba30:	stur	w0, [x29, #-44]
  40ba34:	b	40bb48 <__fxstatat@plt+0x9c28>
  40ba38:	sub	x8, x29, #0x28
  40ba3c:	add	x8, x8, #0x18
  40ba40:	ldur	w9, [x29, #-16]
  40ba44:	mov	w10, w9
  40ba48:	str	x8, [sp, #40]
  40ba4c:	str	w10, [sp, #36]
  40ba50:	tbz	w9, #31, 40ba88 <__fxstatat@plt+0x9b68>
  40ba54:	b	40ba58 <__fxstatat@plt+0x9b38>
  40ba58:	ldr	w8, [sp, #36]
  40ba5c:	add	w9, w8, #0x8
  40ba60:	ldr	x10, [sp, #40]
  40ba64:	str	w9, [x10]
  40ba68:	subs	w9, w9, #0x0
  40ba6c:	b.gt	40ba88 <__fxstatat@plt+0x9b68>
  40ba70:	b	40ba74 <__fxstatat@plt+0x9b54>
  40ba74:	ldur	x8, [x29, #-32]
  40ba78:	ldr	w9, [sp, #36]
  40ba7c:	add	x8, x8, w9, sxtw
  40ba80:	str	x8, [sp, #24]
  40ba84:	b	40ba9c <__fxstatat@plt+0x9b7c>
  40ba88:	ldur	x8, [x29, #-40]
  40ba8c:	add	x9, x8, #0x8
  40ba90:	stur	x9, [x29, #-40]
  40ba94:	str	x8, [sp, #24]
  40ba98:	b	40ba9c <__fxstatat@plt+0x9b7c>
  40ba9c:	ldr	x8, [sp, #24]
  40baa0:	ldr	w9, [x8]
  40baa4:	stur	w9, [x29, #-56]
  40baa8:	ldur	w0, [x29, #-4]
  40baac:	ldur	w1, [x29, #-8]
  40bab0:	ldur	w2, [x29, #-56]
  40bab4:	bl	401de0 <fcntl@plt>
  40bab8:	stur	w0, [x29, #-44]
  40babc:	b	40bb48 <__fxstatat@plt+0x9c28>
  40bac0:	sub	x8, x29, #0x28
  40bac4:	add	x8, x8, #0x18
  40bac8:	ldur	w9, [x29, #-16]
  40bacc:	mov	w10, w9
  40bad0:	str	x8, [sp, #16]
  40bad4:	str	w10, [sp, #12]
  40bad8:	tbz	w9, #31, 40bb10 <__fxstatat@plt+0x9bf0>
  40badc:	b	40bae0 <__fxstatat@plt+0x9bc0>
  40bae0:	ldr	w8, [sp, #12]
  40bae4:	add	w9, w8, #0x8
  40bae8:	ldr	x10, [sp, #16]
  40baec:	str	w9, [x10]
  40baf0:	subs	w9, w9, #0x0
  40baf4:	b.gt	40bb10 <__fxstatat@plt+0x9bf0>
  40baf8:	b	40bafc <__fxstatat@plt+0x9bdc>
  40bafc:	ldur	x8, [x29, #-32]
  40bb00:	ldr	w9, [sp, #12]
  40bb04:	add	x8, x8, w9, sxtw
  40bb08:	str	x8, [sp]
  40bb0c:	b	40bb24 <__fxstatat@plt+0x9c04>
  40bb10:	ldur	x8, [x29, #-40]
  40bb14:	add	x9, x8, #0x8
  40bb18:	stur	x9, [x29, #-40]
  40bb1c:	str	x8, [sp]
  40bb20:	b	40bb24 <__fxstatat@plt+0x9c04>
  40bb24:	ldr	x8, [sp]
  40bb28:	ldr	x8, [x8]
  40bb2c:	stur	x8, [x29, #-64]
  40bb30:	ldur	w0, [x29, #-4]
  40bb34:	ldur	w1, [x29, #-8]
  40bb38:	ldur	x2, [x29, #-64]
  40bb3c:	bl	401de0 <fcntl@plt>
  40bb40:	stur	w0, [x29, #-44]
  40bb44:	b	40bb48 <__fxstatat@plt+0x9c28>
  40bb48:	b	40bb4c <__fxstatat@plt+0x9c2c>
  40bb4c:	ldur	w0, [x29, #-44]
  40bb50:	ldr	x28, [sp, #368]
  40bb54:	ldp	x29, x30, [sp, #352]
  40bb58:	add	sp, sp, #0x180
  40bb5c:	ret
  40bb60:	sub	sp, sp, #0x20
  40bb64:	stp	x29, x30, [sp, #16]
  40bb68:	add	x29, sp, #0x10
  40bb6c:	mov	w8, wzr
  40bb70:	stur	w0, [x29, #-4]
  40bb74:	str	w1, [sp, #8]
  40bb78:	ldur	w0, [x29, #-4]
  40bb7c:	ldr	w2, [sp, #8]
  40bb80:	mov	w1, w8
  40bb84:	bl	401de0 <fcntl@plt>
  40bb88:	str	w0, [sp, #4]
  40bb8c:	ldr	w0, [sp, #4]
  40bb90:	ldp	x29, x30, [sp, #16]
  40bb94:	add	sp, sp, #0x20
  40bb98:	ret
  40bb9c:	sub	sp, sp, #0x40
  40bba0:	stp	x29, x30, [sp, #48]
  40bba4:	add	x29, sp, #0x30
  40bba8:	adrp	x8, 421000 <__fxstatat@plt+0x1f0e0>
  40bbac:	add	x8, x8, #0x490
  40bbb0:	mov	w9, wzr
  40bbb4:	stur	w0, [x29, #-4]
  40bbb8:	stur	w1, [x29, #-8]
  40bbbc:	ldr	w10, [x8]
  40bbc0:	cmp	w9, w10
  40bbc4:	cset	w9, gt
  40bbc8:	str	x8, [sp, #16]
  40bbcc:	tbnz	w9, #0, 40bc48 <__fxstatat@plt+0x9d28>
  40bbd0:	ldur	w0, [x29, #-4]
  40bbd4:	ldur	w2, [x29, #-8]
  40bbd8:	mov	w1, #0x406                 	// #1030
  40bbdc:	bl	401de0 <fcntl@plt>
  40bbe0:	stur	w0, [x29, #-12]
  40bbe4:	ldur	w8, [x29, #-12]
  40bbe8:	mov	w9, wzr
  40bbec:	cmp	w9, w8
  40bbf0:	cset	w8, le
  40bbf4:	tbnz	w8, #0, 40bc08 <__fxstatat@plt+0x9ce8>
  40bbf8:	bl	401eb0 <__errno_location@plt>
  40bbfc:	ldr	w8, [x0]
  40bc00:	cmp	w8, #0x16
  40bc04:	b.eq	40bc18 <__fxstatat@plt+0x9cf8>  // b.none
  40bc08:	mov	w8, #0x1                   	// #1
  40bc0c:	ldr	x9, [sp, #16]
  40bc10:	str	w8, [x9]
  40bc14:	b	40bc44 <__fxstatat@plt+0x9d24>
  40bc18:	ldur	w0, [x29, #-4]
  40bc1c:	ldur	w1, [x29, #-8]
  40bc20:	bl	40bb60 <__fxstatat@plt+0x9c40>
  40bc24:	stur	w0, [x29, #-12]
  40bc28:	ldur	w8, [x29, #-12]
  40bc2c:	cmp	w8, #0x0
  40bc30:	cset	w8, lt  // lt = tstop
  40bc34:	tbnz	w8, #0, 40bc44 <__fxstatat@plt+0x9d24>
  40bc38:	mov	w8, #0xffffffff            	// #-1
  40bc3c:	ldr	x9, [sp, #16]
  40bc40:	str	w8, [x9]
  40bc44:	b	40bc58 <__fxstatat@plt+0x9d38>
  40bc48:	ldur	w0, [x29, #-4]
  40bc4c:	ldur	w1, [x29, #-8]
  40bc50:	bl	40bb60 <__fxstatat@plt+0x9c40>
  40bc54:	stur	w0, [x29, #-12]
  40bc58:	ldur	w8, [x29, #-12]
  40bc5c:	mov	w9, wzr
  40bc60:	cmp	w9, w8
  40bc64:	cset	w8, gt
  40bc68:	tbnz	w8, #0, 40bcf0 <__fxstatat@plt+0x9dd0>
  40bc6c:	ldr	x8, [sp, #16]
  40bc70:	ldr	w9, [x8]
  40bc74:	mov	w10, #0xffffffff            	// #-1
  40bc78:	cmp	w9, w10
  40bc7c:	b.ne	40bcf0 <__fxstatat@plt+0x9dd0>  // b.any
  40bc80:	ldur	w0, [x29, #-12]
  40bc84:	mov	w1, #0x1                   	// #1
  40bc88:	bl	401de0 <fcntl@plt>
  40bc8c:	stur	w0, [x29, #-16]
  40bc90:	ldur	w8, [x29, #-16]
  40bc94:	cmp	w8, #0x0
  40bc98:	cset	w8, lt  // lt = tstop
  40bc9c:	tbnz	w8, #0, 40bcc0 <__fxstatat@plt+0x9da0>
  40bca0:	ldur	w0, [x29, #-12]
  40bca4:	ldur	w8, [x29, #-16]
  40bca8:	orr	w2, w8, #0x1
  40bcac:	mov	w1, #0x2                   	// #2
  40bcb0:	bl	401de0 <fcntl@plt>
  40bcb4:	mov	w8, #0xffffffff            	// #-1
  40bcb8:	cmp	w0, w8
  40bcbc:	b.ne	40bcf0 <__fxstatat@plt+0x9dd0>  // b.any
  40bcc0:	bl	401eb0 <__errno_location@plt>
  40bcc4:	ldr	w8, [x0]
  40bcc8:	stur	w8, [x29, #-20]
  40bccc:	ldur	w0, [x29, #-12]
  40bcd0:	bl	401c90 <close@plt>
  40bcd4:	ldur	w8, [x29, #-20]
  40bcd8:	str	w8, [sp, #12]
  40bcdc:	bl	401eb0 <__errno_location@plt>
  40bce0:	ldr	w8, [sp, #12]
  40bce4:	str	w8, [x0]
  40bce8:	mov	w9, #0xffffffff            	// #-1
  40bcec:	stur	w9, [x29, #-12]
  40bcf0:	ldur	w0, [x29, #-12]
  40bcf4:	ldp	x29, x30, [sp, #48]
  40bcf8:	add	sp, sp, #0x40
  40bcfc:	ret
  40bd00:	sub	sp, sp, #0x20
  40bd04:	stp	x29, x30, [sp, #16]
  40bd08:	add	x29, sp, #0x10
  40bd0c:	str	x0, [sp]
  40bd10:	ldr	x8, [sp]
  40bd14:	cbz	x8, 40bd24 <__fxstatat@plt+0x9e04>
  40bd18:	ldr	x0, [sp]
  40bd1c:	bl	401e60 <__freading@plt>
  40bd20:	cbnz	w0, 40bd34 <__fxstatat@plt+0x9e14>
  40bd24:	ldr	x0, [sp]
  40bd28:	bl	401df0 <fflush@plt>
  40bd2c:	stur	w0, [x29, #-4]
  40bd30:	b	40bd48 <__fxstatat@plt+0x9e28>
  40bd34:	ldr	x0, [sp]
  40bd38:	bl	40bd58 <__fxstatat@plt+0x9e38>
  40bd3c:	ldr	x0, [sp]
  40bd40:	bl	401df0 <fflush@plt>
  40bd44:	stur	w0, [x29, #-4]
  40bd48:	ldur	w0, [x29, #-4]
  40bd4c:	ldp	x29, x30, [sp, #16]
  40bd50:	add	sp, sp, #0x20
  40bd54:	ret
  40bd58:	sub	sp, sp, #0x20
  40bd5c:	stp	x29, x30, [sp, #16]
  40bd60:	add	x29, sp, #0x10
  40bd64:	str	x0, [sp, #8]
  40bd68:	ldr	x8, [sp, #8]
  40bd6c:	ldr	w9, [x8]
  40bd70:	and	w9, w9, #0x100
  40bd74:	cbz	w9, 40bd8c <__fxstatat@plt+0x9e6c>
  40bd78:	ldr	x0, [sp, #8]
  40bd7c:	mov	x8, xzr
  40bd80:	mov	x1, x8
  40bd84:	mov	w2, #0x1                   	// #1
  40bd88:	bl	40bd98 <__fxstatat@plt+0x9e78>
  40bd8c:	ldp	x29, x30, [sp, #16]
  40bd90:	add	sp, sp, #0x20
  40bd94:	ret
  40bd98:	sub	sp, sp, #0x40
  40bd9c:	stp	x29, x30, [sp, #48]
  40bda0:	add	x29, sp, #0x30
  40bda4:	stur	x0, [x29, #-16]
  40bda8:	str	x1, [sp, #24]
  40bdac:	str	w2, [sp, #20]
  40bdb0:	ldur	x8, [x29, #-16]
  40bdb4:	ldr	x8, [x8, #16]
  40bdb8:	ldur	x9, [x29, #-16]
  40bdbc:	ldr	x9, [x9, #8]
  40bdc0:	cmp	x8, x9
  40bdc4:	b.ne	40be44 <__fxstatat@plt+0x9f24>  // b.any
  40bdc8:	ldur	x8, [x29, #-16]
  40bdcc:	ldr	x8, [x8, #40]
  40bdd0:	ldur	x9, [x29, #-16]
  40bdd4:	ldr	x9, [x9, #32]
  40bdd8:	cmp	x8, x9
  40bddc:	b.ne	40be44 <__fxstatat@plt+0x9f24>  // b.any
  40bde0:	ldur	x8, [x29, #-16]
  40bde4:	ldr	x8, [x8, #72]
  40bde8:	cbnz	x8, 40be44 <__fxstatat@plt+0x9f24>
  40bdec:	ldur	x0, [x29, #-16]
  40bdf0:	bl	401b40 <fileno@plt>
  40bdf4:	ldr	x1, [sp, #24]
  40bdf8:	ldr	w2, [sp, #20]
  40bdfc:	bl	401b10 <lseek@plt>
  40be00:	str	x0, [sp, #8]
  40be04:	ldr	x8, [sp, #8]
  40be08:	mov	x9, #0xffffffffffffffff    	// #-1
  40be0c:	cmp	x8, x9
  40be10:	b.ne	40be20 <__fxstatat@plt+0x9f00>  // b.any
  40be14:	mov	w8, #0xffffffff            	// #-1
  40be18:	stur	w8, [x29, #-4]
  40be1c:	b	40be58 <__fxstatat@plt+0x9f38>
  40be20:	ldur	x8, [x29, #-16]
  40be24:	ldr	w9, [x8]
  40be28:	and	w9, w9, #0xffffffef
  40be2c:	str	w9, [x8]
  40be30:	ldr	x8, [sp, #8]
  40be34:	ldur	x10, [x29, #-16]
  40be38:	str	x8, [x10, #144]
  40be3c:	stur	wzr, [x29, #-4]
  40be40:	b	40be58 <__fxstatat@plt+0x9f38>
  40be44:	ldur	x0, [x29, #-16]
  40be48:	ldr	x1, [sp, #24]
  40be4c:	ldr	w2, [sp, #20]
  40be50:	bl	401d60 <fseeko@plt>
  40be54:	stur	w0, [x29, #-4]
  40be58:	ldur	w0, [x29, #-4]
  40be5c:	ldp	x29, x30, [sp, #48]
  40be60:	add	sp, sp, #0x40
  40be64:	ret
  40be68:	sub	sp, sp, #0x50
  40be6c:	stp	x29, x30, [sp, #64]
  40be70:	add	x29, sp, #0x40
  40be74:	stur	x0, [x29, #-16]
  40be78:	stur	x1, [x29, #-24]
  40be7c:	str	x2, [sp, #32]
  40be80:	str	x3, [sp, #24]
  40be84:	ldur	x8, [x29, #-16]
  40be88:	cbnz	x8, 40be94 <__fxstatat@plt+0x9f74>
  40be8c:	add	x8, sp, #0xc
  40be90:	stur	x8, [x29, #-16]
  40be94:	ldur	x0, [x29, #-16]
  40be98:	ldur	x1, [x29, #-24]
  40be9c:	ldr	x2, [sp, #32]
  40bea0:	ldr	x3, [sp, #24]
  40bea4:	bl	401a30 <mbrtowc@plt>
  40bea8:	str	x0, [sp, #16]
  40beac:	ldr	x8, [sp, #16]
  40beb0:	mov	x9, #0xfffffffffffffffe    	// #-2
  40beb4:	cmp	x9, x8
  40beb8:	b.hi	40bef8 <__fxstatat@plt+0x9fd8>  // b.pmore
  40bebc:	ldr	x8, [sp, #32]
  40bec0:	cbz	x8, 40bef8 <__fxstatat@plt+0x9fd8>
  40bec4:	mov	w8, wzr
  40bec8:	mov	w0, w8
  40becc:	bl	40c194 <__fxstatat@plt+0xa274>
  40bed0:	tbnz	w0, #0, 40bef8 <__fxstatat@plt+0x9fd8>
  40bed4:	ldur	x8, [x29, #-24]
  40bed8:	ldrb	w9, [x8]
  40bedc:	strb	w9, [sp, #11]
  40bee0:	ldrb	w9, [sp, #11]
  40bee4:	ldur	x8, [x29, #-16]
  40bee8:	str	w9, [x8]
  40beec:	mov	x8, #0x1                   	// #1
  40bef0:	stur	x8, [x29, #-8]
  40bef4:	b	40bf00 <__fxstatat@plt+0x9fe0>
  40bef8:	ldr	x8, [sp, #16]
  40befc:	stur	x8, [x29, #-8]
  40bf00:	ldur	x0, [x29, #-8]
  40bf04:	ldp	x29, x30, [sp, #64]
  40bf08:	add	sp, sp, #0x50
  40bf0c:	ret
  40bf10:	sub	sp, sp, #0x40
  40bf14:	stp	x29, x30, [sp, #48]
  40bf18:	add	x29, sp, #0x30
  40bf1c:	stur	x0, [x29, #-16]
  40bf20:	str	x1, [sp, #24]
  40bf24:	ldur	x8, [x29, #-16]
  40bf28:	str	x8, [sp, #16]
  40bf2c:	ldr	x8, [sp, #24]
  40bf30:	str	x8, [sp, #8]
  40bf34:	ldr	x8, [sp, #16]
  40bf38:	ldr	x9, [sp, #8]
  40bf3c:	cmp	x8, x9
  40bf40:	b.ne	40bf4c <__fxstatat@plt+0xa02c>  // b.any
  40bf44:	stur	wzr, [x29, #-4]
  40bf48:	b	40bfb0 <__fxstatat@plt+0xa090>
  40bf4c:	ldr	x8, [sp, #16]
  40bf50:	ldrb	w0, [x8]
  40bf54:	bl	40c73c <__fxstatat@plt+0xa81c>
  40bf58:	strb	w0, [sp, #7]
  40bf5c:	ldr	x8, [sp, #8]
  40bf60:	ldrb	w0, [x8]
  40bf64:	bl	40c73c <__fxstatat@plt+0xa81c>
  40bf68:	strb	w0, [sp, #6]
  40bf6c:	ldrb	w9, [sp, #7]
  40bf70:	cbnz	w9, 40bf78 <__fxstatat@plt+0xa058>
  40bf74:	b	40bfa0 <__fxstatat@plt+0xa080>
  40bf78:	ldr	x8, [sp, #16]
  40bf7c:	add	x8, x8, #0x1
  40bf80:	str	x8, [sp, #16]
  40bf84:	ldr	x8, [sp, #8]
  40bf88:	add	x8, x8, #0x1
  40bf8c:	str	x8, [sp, #8]
  40bf90:	ldrb	w8, [sp, #7]
  40bf94:	ldrb	w9, [sp, #6]
  40bf98:	cmp	w8, w9
  40bf9c:	b.eq	40bf4c <__fxstatat@plt+0xa02c>  // b.none
  40bfa0:	ldrb	w8, [sp, #7]
  40bfa4:	ldrb	w9, [sp, #6]
  40bfa8:	subs	w8, w8, w9
  40bfac:	stur	w8, [x29, #-4]
  40bfb0:	ldur	w0, [x29, #-4]
  40bfb4:	ldp	x29, x30, [sp, #48]
  40bfb8:	add	sp, sp, #0x40
  40bfbc:	ret
  40bfc0:	sub	sp, sp, #0x30
  40bfc4:	stp	x29, x30, [sp, #32]
  40bfc8:	add	x29, sp, #0x20
  40bfcc:	str	x0, [sp, #16]
  40bfd0:	ldr	x0, [sp, #16]
  40bfd4:	bl	401b20 <__fpending@plt>
  40bfd8:	cmp	x0, #0x0
  40bfdc:	cset	w8, ne  // ne = any
  40bfe0:	mov	w9, #0x1                   	// #1
  40bfe4:	and	w8, w8, w9
  40bfe8:	strb	w8, [sp, #15]
  40bfec:	ldr	x0, [sp, #16]
  40bff0:	str	w9, [sp, #8]
  40bff4:	bl	401ac0 <ferror_unlocked@plt>
  40bff8:	cmp	w0, #0x0
  40bffc:	cset	w8, ne  // ne = any
  40c000:	ldr	w9, [sp, #8]
  40c004:	and	w8, w8, w9
  40c008:	strb	w8, [sp, #14]
  40c00c:	ldr	x0, [sp, #16]
  40c010:	bl	40b694 <__fxstatat@plt+0x9774>
  40c014:	cmp	w0, #0x0
  40c018:	cset	w8, ne  // ne = any
  40c01c:	and	w8, w8, #0x1
  40c020:	strb	w8, [sp, #13]
  40c024:	ldrb	w8, [sp, #14]
  40c028:	tbnz	w8, #0, 40c050 <__fxstatat@plt+0xa130>
  40c02c:	ldrb	w8, [sp, #13]
  40c030:	tbnz	w8, #0, 40c038 <__fxstatat@plt+0xa118>
  40c034:	b	40c06c <__fxstatat@plt+0xa14c>
  40c038:	ldrb	w8, [sp, #15]
  40c03c:	tbnz	w8, #0, 40c050 <__fxstatat@plt+0xa130>
  40c040:	bl	401eb0 <__errno_location@plt>
  40c044:	ldr	w8, [x0]
  40c048:	cmp	w8, #0x9
  40c04c:	b.eq	40c06c <__fxstatat@plt+0xa14c>  // b.none
  40c050:	ldrb	w8, [sp, #13]
  40c054:	tbnz	w8, #0, 40c060 <__fxstatat@plt+0xa140>
  40c058:	bl	401eb0 <__errno_location@plt>
  40c05c:	str	wzr, [x0]
  40c060:	mov	w8, #0xffffffff            	// #-1
  40c064:	stur	w8, [x29, #-4]
  40c068:	b	40c070 <__fxstatat@plt+0xa150>
  40c06c:	stur	wzr, [x29, #-4]
  40c070:	ldur	w0, [x29, #-4]
  40c074:	ldp	x29, x30, [sp, #32]
  40c078:	add	sp, sp, #0x30
  40c07c:	ret
  40c080:	sub	sp, sp, #0x50
  40c084:	stp	x29, x30, [sp, #64]
  40c088:	add	x29, sp, #0x40
  40c08c:	stur	x0, [x29, #-16]
  40c090:	stur	x1, [x29, #-24]
  40c094:	ldur	x0, [x29, #-16]
  40c098:	ldur	x1, [x29, #-24]
  40c09c:	bl	401ba0 <fopen@plt>
  40c0a0:	str	x0, [sp, #32]
  40c0a4:	ldr	x8, [sp, #32]
  40c0a8:	cbz	x8, 40c17c <__fxstatat@plt+0xa25c>
  40c0ac:	ldr	x0, [sp, #32]
  40c0b0:	bl	401b40 <fileno@plt>
  40c0b4:	str	w0, [sp, #28]
  40c0b8:	ldr	w8, [sp, #28]
  40c0bc:	mov	w9, wzr
  40c0c0:	cmp	w9, w8
  40c0c4:	cset	w8, gt
  40c0c8:	tbnz	w8, #0, 40c17c <__fxstatat@plt+0xa25c>
  40c0cc:	ldr	w8, [sp, #28]
  40c0d0:	cmp	w8, #0x2
  40c0d4:	b.gt	40c17c <__fxstatat@plt+0xa25c>
  40c0d8:	ldr	w0, [sp, #28]
  40c0dc:	bl	40c260 <__fxstatat@plt+0xa340>
  40c0e0:	str	w0, [sp, #24]
  40c0e4:	ldr	w8, [sp, #24]
  40c0e8:	cmp	w8, #0x0
  40c0ec:	cset	w8, ge  // ge = tcont
  40c0f0:	tbnz	w8, #0, 40c128 <__fxstatat@plt+0xa208>
  40c0f4:	bl	401eb0 <__errno_location@plt>
  40c0f8:	ldr	w8, [x0]
  40c0fc:	str	w8, [sp, #20]
  40c100:	ldr	x0, [sp, #32]
  40c104:	bl	40b694 <__fxstatat@plt+0x9774>
  40c108:	ldr	w8, [sp, #20]
  40c10c:	str	w8, [sp, #12]
  40c110:	bl	401eb0 <__errno_location@plt>
  40c114:	ldr	w8, [sp, #12]
  40c118:	str	w8, [x0]
  40c11c:	mov	x9, xzr
  40c120:	stur	x9, [x29, #-8]
  40c124:	b	40c184 <__fxstatat@plt+0xa264>
  40c128:	ldr	x0, [sp, #32]
  40c12c:	bl	40b694 <__fxstatat@plt+0x9774>
  40c130:	cbnz	w0, 40c148 <__fxstatat@plt+0xa228>
  40c134:	ldr	w0, [sp, #24]
  40c138:	ldur	x1, [x29, #-24]
  40c13c:	bl	401c40 <fdopen@plt>
  40c140:	str	x0, [sp, #32]
  40c144:	cbnz	x0, 40c17c <__fxstatat@plt+0xa25c>
  40c148:	bl	401eb0 <__errno_location@plt>
  40c14c:	ldr	w8, [x0]
  40c150:	str	w8, [sp, #16]
  40c154:	ldr	w0, [sp, #24]
  40c158:	bl	401c90 <close@plt>
  40c15c:	ldr	w8, [sp, #16]
  40c160:	str	w8, [sp, #8]
  40c164:	bl	401eb0 <__errno_location@plt>
  40c168:	ldr	w8, [sp, #8]
  40c16c:	str	w8, [x0]
  40c170:	mov	x9, xzr
  40c174:	stur	x9, [x29, #-8]
  40c178:	b	40c184 <__fxstatat@plt+0xa264>
  40c17c:	ldr	x8, [sp, #32]
  40c180:	stur	x8, [x29, #-8]
  40c184:	ldur	x0, [x29, #-8]
  40c188:	ldp	x29, x30, [sp, #64]
  40c18c:	add	sp, sp, #0x50
  40c190:	ret
  40c194:	sub	sp, sp, #0x20
  40c198:	stp	x29, x30, [sp, #16]
  40c19c:	add	x29, sp, #0x10
  40c1a0:	mov	w8, #0x1                   	// #1
  40c1a4:	mov	x9, xzr
  40c1a8:	stur	w0, [x29, #-4]
  40c1ac:	sturb	w8, [x29, #-5]
  40c1b0:	ldur	w0, [x29, #-4]
  40c1b4:	mov	x1, x9
  40c1b8:	bl	401f10 <setlocale@plt>
  40c1bc:	str	x0, [sp]
  40c1c0:	ldr	x9, [sp]
  40c1c4:	cbz	x9, 40c1f8 <__fxstatat@plt+0xa2d8>
  40c1c8:	ldr	x0, [sp]
  40c1cc:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  40c1d0:	add	x1, x1, #0xb0d
  40c1d4:	bl	401d40 <strcmp@plt>
  40c1d8:	cbz	w0, 40c1f0 <__fxstatat@plt+0xa2d0>
  40c1dc:	ldr	x0, [sp]
  40c1e0:	adrp	x1, 40f000 <__fxstatat@plt+0xd0e0>
  40c1e4:	add	x1, x1, #0xb0f
  40c1e8:	bl	401d40 <strcmp@plt>
  40c1ec:	cbnz	w0, 40c1f8 <__fxstatat@plt+0xa2d8>
  40c1f0:	mov	w8, #0x0                   	// #0
  40c1f4:	sturb	w8, [x29, #-5]
  40c1f8:	ldurb	w8, [x29, #-5]
  40c1fc:	and	w0, w8, #0x1
  40c200:	ldp	x29, x30, [sp, #16]
  40c204:	add	sp, sp, #0x20
  40c208:	ret
  40c20c:	sub	sp, sp, #0x20
  40c210:	stp	x29, x30, [sp, #16]
  40c214:	add	x29, sp, #0x10
  40c218:	mov	w0, #0xe                   	// #14
  40c21c:	bl	401b90 <nl_langinfo@plt>
  40c220:	str	x0, [sp, #8]
  40c224:	ldr	x8, [sp, #8]
  40c228:	cbnz	x8, 40c238 <__fxstatat@plt+0xa318>
  40c22c:	adrp	x8, 40e000 <__fxstatat@plt+0xc0e0>
  40c230:	add	x8, x8, #0x94a
  40c234:	str	x8, [sp, #8]
  40c238:	ldr	x8, [sp, #8]
  40c23c:	ldrb	w9, [x8]
  40c240:	cbnz	w9, 40c250 <__fxstatat@plt+0xa330>
  40c244:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40c248:	add	x8, x8, #0xb15
  40c24c:	str	x8, [sp, #8]
  40c250:	ldr	x0, [sp, #8]
  40c254:	ldp	x29, x30, [sp, #16]
  40c258:	add	sp, sp, #0x20
  40c25c:	ret
  40c260:	sub	sp, sp, #0x20
  40c264:	stp	x29, x30, [sp, #16]
  40c268:	add	x29, sp, #0x10
  40c26c:	mov	w8, wzr
  40c270:	mov	w2, #0x3                   	// #3
  40c274:	stur	w0, [x29, #-4]
  40c278:	ldur	w0, [x29, #-4]
  40c27c:	mov	w1, w8
  40c280:	bl	40b768 <__fxstatat@plt+0x9848>
  40c284:	ldp	x29, x30, [sp, #16]
  40c288:	add	sp, sp, #0x20
  40c28c:	ret
  40c290:	sub	sp, sp, #0x10
  40c294:	str	w0, [sp, #8]
  40c298:	ldr	w8, [sp, #8]
  40c29c:	subs	w9, w8, #0x30
  40c2a0:	cmp	w9, #0x9
  40c2a4:	str	w8, [sp, #4]
  40c2a8:	b.ls	40c2e0 <__fxstatat@plt+0xa3c0>  // b.plast
  40c2ac:	b	40c2b0 <__fxstatat@plt+0xa390>
  40c2b0:	ldr	w8, [sp, #4]
  40c2b4:	subs	w9, w8, #0x41
  40c2b8:	cmp	w9, #0x19
  40c2bc:	b.ls	40c2e0 <__fxstatat@plt+0xa3c0>  // b.plast
  40c2c0:	b	40c2c4 <__fxstatat@plt+0xa3a4>
  40c2c4:	ldr	w8, [sp, #4]
  40c2c8:	subs	w9, w8, #0x61
  40c2cc:	cmp	w9, #0x19
  40c2d0:	cset	w9, ls  // ls = plast
  40c2d4:	eor	w9, w9, #0x1
  40c2d8:	tbnz	w9, #0, 40c2f0 <__fxstatat@plt+0xa3d0>
  40c2dc:	b	40c2e0 <__fxstatat@plt+0xa3c0>
  40c2e0:	mov	w8, #0x1                   	// #1
  40c2e4:	and	w8, w8, #0x1
  40c2e8:	strb	w8, [sp, #15]
  40c2ec:	b	40c2fc <__fxstatat@plt+0xa3dc>
  40c2f0:	mov	w8, wzr
  40c2f4:	and	w8, w8, #0x1
  40c2f8:	strb	w8, [sp, #15]
  40c2fc:	ldrb	w8, [sp, #15]
  40c300:	and	w0, w8, #0x1
  40c304:	add	sp, sp, #0x10
  40c308:	ret
  40c30c:	sub	sp, sp, #0x10
  40c310:	str	w0, [sp, #8]
  40c314:	ldr	w8, [sp, #8]
  40c318:	subs	w9, w8, #0x41
  40c31c:	cmp	w9, #0x19
  40c320:	str	w8, [sp, #4]
  40c324:	b.ls	40c348 <__fxstatat@plt+0xa428>  // b.plast
  40c328:	b	40c32c <__fxstatat@plt+0xa40c>
  40c32c:	ldr	w8, [sp, #4]
  40c330:	subs	w9, w8, #0x61
  40c334:	cmp	w9, #0x19
  40c338:	cset	w9, ls  // ls = plast
  40c33c:	eor	w9, w9, #0x1
  40c340:	tbnz	w9, #0, 40c358 <__fxstatat@plt+0xa438>
  40c344:	b	40c348 <__fxstatat@plt+0xa428>
  40c348:	mov	w8, #0x1                   	// #1
  40c34c:	and	w8, w8, #0x1
  40c350:	strb	w8, [sp, #15]
  40c354:	b	40c364 <__fxstatat@plt+0xa444>
  40c358:	mov	w8, wzr
  40c35c:	and	w8, w8, #0x1
  40c360:	strb	w8, [sp, #15]
  40c364:	ldrb	w8, [sp, #15]
  40c368:	and	w0, w8, #0x1
  40c36c:	add	sp, sp, #0x10
  40c370:	ret
  40c374:	sub	sp, sp, #0x10
  40c378:	str	w0, [sp, #8]
  40c37c:	ldr	w8, [sp, #8]
  40c380:	subs	w8, w8, #0x0
  40c384:	cmp	w8, #0x7f
  40c388:	cset	w8, ls  // ls = plast
  40c38c:	eor	w8, w8, #0x1
  40c390:	tbnz	w8, #0, 40c3a8 <__fxstatat@plt+0xa488>
  40c394:	b	40c398 <__fxstatat@plt+0xa478>
  40c398:	mov	w8, #0x1                   	// #1
  40c39c:	and	w8, w8, #0x1
  40c3a0:	strb	w8, [sp, #15]
  40c3a4:	b	40c3b4 <__fxstatat@plt+0xa494>
  40c3a8:	mov	w8, wzr
  40c3ac:	and	w8, w8, #0x1
  40c3b0:	strb	w8, [sp, #15]
  40c3b4:	ldrb	w8, [sp, #15]
  40c3b8:	and	w0, w8, #0x1
  40c3bc:	add	sp, sp, #0x10
  40c3c0:	ret
  40c3c4:	sub	sp, sp, #0x10
  40c3c8:	str	w0, [sp, #12]
  40c3cc:	ldr	w8, [sp, #12]
  40c3d0:	mov	w9, #0x1                   	// #1
  40c3d4:	cmp	w8, #0x20
  40c3d8:	str	w9, [sp, #8]
  40c3dc:	b.eq	40c3f0 <__fxstatat@plt+0xa4d0>  // b.none
  40c3e0:	ldr	w8, [sp, #12]
  40c3e4:	cmp	w8, #0x9
  40c3e8:	cset	w8, eq  // eq = none
  40c3ec:	str	w8, [sp, #8]
  40c3f0:	ldr	w8, [sp, #8]
  40c3f4:	and	w0, w8, #0x1
  40c3f8:	add	sp, sp, #0x10
  40c3fc:	ret
  40c400:	sub	sp, sp, #0x10
  40c404:	str	w0, [sp, #8]
  40c408:	ldr	w8, [sp, #8]
  40c40c:	subs	w9, w8, #0x0
  40c410:	cmp	w9, #0x1f
  40c414:	str	w8, [sp, #4]
  40c418:	b.ls	40c438 <__fxstatat@plt+0xa518>  // b.plast
  40c41c:	b	40c420 <__fxstatat@plt+0xa500>
  40c420:	ldr	w8, [sp, #4]
  40c424:	cmp	w8, #0x7f
  40c428:	cset	w9, eq  // eq = none
  40c42c:	eor	w9, w9, #0x1
  40c430:	tbnz	w9, #0, 40c448 <__fxstatat@plt+0xa528>
  40c434:	b	40c438 <__fxstatat@plt+0xa518>
  40c438:	mov	w8, #0x1                   	// #1
  40c43c:	and	w8, w8, #0x1
  40c440:	strb	w8, [sp, #15]
  40c444:	b	40c454 <__fxstatat@plt+0xa534>
  40c448:	mov	w8, wzr
  40c44c:	and	w8, w8, #0x1
  40c450:	strb	w8, [sp, #15]
  40c454:	ldrb	w8, [sp, #15]
  40c458:	and	w0, w8, #0x1
  40c45c:	add	sp, sp, #0x10
  40c460:	ret
  40c464:	sub	sp, sp, #0x10
  40c468:	str	w0, [sp, #8]
  40c46c:	ldr	w8, [sp, #8]
  40c470:	subs	w8, w8, #0x30
  40c474:	cmp	w8, #0x9
  40c478:	cset	w8, ls  // ls = plast
  40c47c:	eor	w8, w8, #0x1
  40c480:	tbnz	w8, #0, 40c498 <__fxstatat@plt+0xa578>
  40c484:	b	40c488 <__fxstatat@plt+0xa568>
  40c488:	mov	w8, #0x1                   	// #1
  40c48c:	and	w8, w8, #0x1
  40c490:	strb	w8, [sp, #15]
  40c494:	b	40c4a4 <__fxstatat@plt+0xa584>
  40c498:	mov	w8, wzr
  40c49c:	and	w8, w8, #0x1
  40c4a0:	strb	w8, [sp, #15]
  40c4a4:	ldrb	w8, [sp, #15]
  40c4a8:	and	w0, w8, #0x1
  40c4ac:	add	sp, sp, #0x10
  40c4b0:	ret
  40c4b4:	sub	sp, sp, #0x10
  40c4b8:	str	w0, [sp, #8]
  40c4bc:	ldr	w8, [sp, #8]
  40c4c0:	subs	w8, w8, #0x21
  40c4c4:	cmp	w8, #0x5d
  40c4c8:	cset	w8, ls  // ls = plast
  40c4cc:	eor	w8, w8, #0x1
  40c4d0:	tbnz	w8, #0, 40c4e8 <__fxstatat@plt+0xa5c8>
  40c4d4:	b	40c4d8 <__fxstatat@plt+0xa5b8>
  40c4d8:	mov	w8, #0x1                   	// #1
  40c4dc:	and	w8, w8, #0x1
  40c4e0:	strb	w8, [sp, #15]
  40c4e4:	b	40c4f4 <__fxstatat@plt+0xa5d4>
  40c4e8:	mov	w8, wzr
  40c4ec:	and	w8, w8, #0x1
  40c4f0:	strb	w8, [sp, #15]
  40c4f4:	ldrb	w8, [sp, #15]
  40c4f8:	and	w0, w8, #0x1
  40c4fc:	add	sp, sp, #0x10
  40c500:	ret
  40c504:	sub	sp, sp, #0x10
  40c508:	str	w0, [sp, #8]
  40c50c:	ldr	w8, [sp, #8]
  40c510:	subs	w8, w8, #0x61
  40c514:	cmp	w8, #0x19
  40c518:	cset	w8, ls  // ls = plast
  40c51c:	eor	w8, w8, #0x1
  40c520:	tbnz	w8, #0, 40c538 <__fxstatat@plt+0xa618>
  40c524:	b	40c528 <__fxstatat@plt+0xa608>
  40c528:	mov	w8, #0x1                   	// #1
  40c52c:	and	w8, w8, #0x1
  40c530:	strb	w8, [sp, #15]
  40c534:	b	40c544 <__fxstatat@plt+0xa624>
  40c538:	mov	w8, wzr
  40c53c:	and	w8, w8, #0x1
  40c540:	strb	w8, [sp, #15]
  40c544:	ldrb	w8, [sp, #15]
  40c548:	and	w0, w8, #0x1
  40c54c:	add	sp, sp, #0x10
  40c550:	ret
  40c554:	sub	sp, sp, #0x10
  40c558:	str	w0, [sp, #8]
  40c55c:	ldr	w8, [sp, #8]
  40c560:	subs	w8, w8, #0x20
  40c564:	cmp	w8, #0x5e
  40c568:	cset	w8, ls  // ls = plast
  40c56c:	eor	w8, w8, #0x1
  40c570:	tbnz	w8, #0, 40c588 <__fxstatat@plt+0xa668>
  40c574:	b	40c578 <__fxstatat@plt+0xa658>
  40c578:	mov	w8, #0x1                   	// #1
  40c57c:	and	w8, w8, #0x1
  40c580:	strb	w8, [sp, #15]
  40c584:	b	40c594 <__fxstatat@plt+0xa674>
  40c588:	mov	w8, wzr
  40c58c:	and	w8, w8, #0x1
  40c590:	strb	w8, [sp, #15]
  40c594:	ldrb	w8, [sp, #15]
  40c598:	and	w0, w8, #0x1
  40c59c:	add	sp, sp, #0x10
  40c5a0:	ret
  40c5a4:	sub	sp, sp, #0x10
  40c5a8:	str	w0, [sp, #8]
  40c5ac:	ldr	w8, [sp, #8]
  40c5b0:	subs	w8, w8, #0x21
  40c5b4:	mov	w9, w8
  40c5b8:	ubfx	x9, x9, #0, #32
  40c5bc:	cmp	x9, #0x5d
  40c5c0:	str	x9, [sp]
  40c5c4:	b.hi	40c5f0 <__fxstatat@plt+0xa6d0>  // b.pmore
  40c5c8:	adrp	x8, 40f000 <__fxstatat@plt+0xd0e0>
  40c5cc:	add	x8, x8, #0xb1c
  40c5d0:	ldr	x11, [sp]
  40c5d4:	ldrsw	x10, [x8, x11, lsl #2]
  40c5d8:	add	x9, x8, x10
  40c5dc:	br	x9
  40c5e0:	mov	w8, #0x1                   	// #1
  40c5e4:	and	w8, w8, #0x1
  40c5e8:	strb	w8, [sp, #15]
  40c5ec:	b	40c5fc <__fxstatat@plt+0xa6dc>
  40c5f0:	mov	w8, wzr
  40c5f4:	and	w8, w8, #0x1
  40c5f8:	strb	w8, [sp, #15]
  40c5fc:	ldrb	w8, [sp, #15]
  40c600:	and	w0, w8, #0x1
  40c604:	add	sp, sp, #0x10
  40c608:	ret
  40c60c:	sub	sp, sp, #0x10
  40c610:	str	w0, [sp, #8]
  40c614:	ldr	w8, [sp, #8]
  40c618:	subs	w9, w8, #0x9
  40c61c:	cmp	w9, #0x4
  40c620:	str	w8, [sp, #4]
  40c624:	b.ls	40c644 <__fxstatat@plt+0xa724>  // b.plast
  40c628:	b	40c62c <__fxstatat@plt+0xa70c>
  40c62c:	ldr	w8, [sp, #4]
  40c630:	cmp	w8, #0x20
  40c634:	cset	w9, eq  // eq = none
  40c638:	eor	w9, w9, #0x1
  40c63c:	tbnz	w9, #0, 40c654 <__fxstatat@plt+0xa734>
  40c640:	b	40c644 <__fxstatat@plt+0xa724>
  40c644:	mov	w8, #0x1                   	// #1
  40c648:	and	w8, w8, #0x1
  40c64c:	strb	w8, [sp, #15]
  40c650:	b	40c660 <__fxstatat@plt+0xa740>
  40c654:	mov	w8, wzr
  40c658:	and	w8, w8, #0x1
  40c65c:	strb	w8, [sp, #15]
  40c660:	ldrb	w8, [sp, #15]
  40c664:	and	w0, w8, #0x1
  40c668:	add	sp, sp, #0x10
  40c66c:	ret
  40c670:	sub	sp, sp, #0x10
  40c674:	str	w0, [sp, #8]
  40c678:	ldr	w8, [sp, #8]
  40c67c:	subs	w8, w8, #0x41
  40c680:	cmp	w8, #0x19
  40c684:	cset	w8, ls  // ls = plast
  40c688:	eor	w8, w8, #0x1
  40c68c:	tbnz	w8, #0, 40c6a4 <__fxstatat@plt+0xa784>
  40c690:	b	40c694 <__fxstatat@plt+0xa774>
  40c694:	mov	w8, #0x1                   	// #1
  40c698:	and	w8, w8, #0x1
  40c69c:	strb	w8, [sp, #15]
  40c6a0:	b	40c6b0 <__fxstatat@plt+0xa790>
  40c6a4:	mov	w8, wzr
  40c6a8:	and	w8, w8, #0x1
  40c6ac:	strb	w8, [sp, #15]
  40c6b0:	ldrb	w8, [sp, #15]
  40c6b4:	and	w0, w8, #0x1
  40c6b8:	add	sp, sp, #0x10
  40c6bc:	ret
  40c6c0:	sub	sp, sp, #0x10
  40c6c4:	str	w0, [sp, #8]
  40c6c8:	ldr	w8, [sp, #8]
  40c6cc:	subs	w9, w8, #0x30
  40c6d0:	cmp	w9, #0x9
  40c6d4:	str	w8, [sp, #4]
  40c6d8:	b.ls	40c710 <__fxstatat@plt+0xa7f0>  // b.plast
  40c6dc:	b	40c6e0 <__fxstatat@plt+0xa7c0>
  40c6e0:	ldr	w8, [sp, #4]
  40c6e4:	subs	w9, w8, #0x41
  40c6e8:	cmp	w9, #0x5
  40c6ec:	b.ls	40c710 <__fxstatat@plt+0xa7f0>  // b.plast
  40c6f0:	b	40c6f4 <__fxstatat@plt+0xa7d4>
  40c6f4:	ldr	w8, [sp, #4]
  40c6f8:	subs	w9, w8, #0x61
  40c6fc:	cmp	w9, #0x5
  40c700:	cset	w9, ls  // ls = plast
  40c704:	eor	w9, w9, #0x1
  40c708:	tbnz	w9, #0, 40c720 <__fxstatat@plt+0xa800>
  40c70c:	b	40c710 <__fxstatat@plt+0xa7f0>
  40c710:	mov	w8, #0x1                   	// #1
  40c714:	and	w8, w8, #0x1
  40c718:	strb	w8, [sp, #15]
  40c71c:	b	40c72c <__fxstatat@plt+0xa80c>
  40c720:	mov	w8, wzr
  40c724:	and	w8, w8, #0x1
  40c728:	strb	w8, [sp, #15]
  40c72c:	ldrb	w8, [sp, #15]
  40c730:	and	w0, w8, #0x1
  40c734:	add	sp, sp, #0x10
  40c738:	ret
  40c73c:	sub	sp, sp, #0x10
  40c740:	str	w0, [sp, #8]
  40c744:	ldr	w8, [sp, #8]
  40c748:	subs	w8, w8, #0x41
  40c74c:	cmp	w8, #0x19
  40c750:	cset	w8, ls  // ls = plast
  40c754:	eor	w8, w8, #0x1
  40c758:	tbnz	w8, #0, 40c774 <__fxstatat@plt+0xa854>
  40c75c:	b	40c760 <__fxstatat@plt+0xa840>
  40c760:	ldr	w8, [sp, #8]
  40c764:	subs	w8, w8, #0x41
  40c768:	add	w8, w8, #0x61
  40c76c:	str	w8, [sp, #12]
  40c770:	b	40c77c <__fxstatat@plt+0xa85c>
  40c774:	ldr	w8, [sp, #8]
  40c778:	str	w8, [sp, #12]
  40c77c:	ldr	w0, [sp, #12]
  40c780:	add	sp, sp, #0x10
  40c784:	ret
  40c788:	sub	sp, sp, #0x10
  40c78c:	str	w0, [sp, #8]
  40c790:	ldr	w8, [sp, #8]
  40c794:	subs	w8, w8, #0x61
  40c798:	cmp	w8, #0x19
  40c79c:	cset	w8, ls  // ls = plast
  40c7a0:	eor	w8, w8, #0x1
  40c7a4:	tbnz	w8, #0, 40c7c0 <__fxstatat@plt+0xa8a0>
  40c7a8:	b	40c7ac <__fxstatat@plt+0xa88c>
  40c7ac:	ldr	w8, [sp, #8]
  40c7b0:	subs	w8, w8, #0x61
  40c7b4:	add	w8, w8, #0x41
  40c7b8:	str	w8, [sp, #12]
  40c7bc:	b	40c7c8 <__fxstatat@plt+0xa8a8>
  40c7c0:	ldr	w8, [sp, #8]
  40c7c4:	str	w8, [sp, #12]
  40c7c8:	ldr	w0, [sp, #12]
  40c7cc:	add	sp, sp, #0x10
  40c7d0:	ret
  40c7d4:	nop
  40c7d8:	stp	x29, x30, [sp, #-48]!
  40c7dc:	mov	x29, sp
  40c7e0:	str	q0, [sp, #16]
  40c7e4:	str	q1, [sp, #32]
  40c7e8:	ldp	x2, x0, [sp, #16]
  40c7ec:	ldp	x5, x3, [sp, #32]
  40c7f0:	mrs	x10, fpcr
  40c7f4:	lsr	x1, x0, #63
  40c7f8:	ubfx	x6, x0, #0, #48
  40c7fc:	and	w13, w1, #0xff
  40c800:	mov	x14, x1
  40c804:	ubfx	x7, x0, #48, #15
  40c808:	cbz	w7, 40cc28 <__fxstatat@plt+0xad08>
  40c80c:	mov	w4, #0x7fff                	// #32767
  40c810:	cmp	w7, w4
  40c814:	b.eq	40cc70 <__fxstatat@plt+0xad50>  // b.none
  40c818:	and	x7, x7, #0xffff
  40c81c:	extr	x6, x6, x2, #61
  40c820:	mov	x15, #0xffffffffffffc001    	// #-16383
  40c824:	orr	x4, x6, #0x8000000000000
  40c828:	add	x7, x7, x15
  40c82c:	lsl	x2, x2, #3
  40c830:	mov	x1, #0x0                   	// #0
  40c834:	mov	x16, #0x0                   	// #0
  40c838:	mov	w0, #0x0                   	// #0
  40c83c:	lsr	x8, x3, #63
  40c840:	ubfx	x6, x3, #0, #48
  40c844:	and	w15, w8, #0xff
  40c848:	ubfx	x9, x3, #48, #15
  40c84c:	cbz	w9, 40cbe4 <__fxstatat@plt+0xacc4>
  40c850:	mov	w11, #0x7fff                	// #32767
  40c854:	cmp	w9, w11
  40c858:	b.eq	40c91c <__fxstatat@plt+0xa9fc>  // b.none
  40c85c:	and	x9, x9, #0xffff
  40c860:	extr	x6, x6, x5, #61
  40c864:	mov	x12, #0xffffffffffffc001    	// #-16383
  40c868:	orr	x6, x6, #0x8000000000000
  40c86c:	add	x9, x9, x12
  40c870:	lsl	x5, x5, #3
  40c874:	sub	x7, x7, x9
  40c878:	mov	x9, #0x0                   	// #0
  40c87c:	eor	w11, w13, w15
  40c880:	cmp	x1, #0x9
  40c884:	and	x3, x11, #0xff
  40c888:	mov	x12, x3
  40c88c:	b.gt	40cbbc <__fxstatat@plt+0xac9c>
  40c890:	cmp	x1, #0x7
  40c894:	b.gt	40cd7c <__fxstatat@plt+0xae5c>
  40c898:	cmp	x1, #0x3
  40c89c:	b.eq	40c8b8 <__fxstatat@plt+0xa998>  // b.none
  40c8a0:	b.le	40cb8c <__fxstatat@plt+0xac6c>
  40c8a4:	cmp	x1, #0x5
  40c8a8:	b.eq	40cbcc <__fxstatat@plt+0xacac>  // b.none
  40c8ac:	b.le	40c9b0 <__fxstatat@plt+0xaa90>
  40c8b0:	cmp	x1, #0x6
  40c8b4:	b.eq	40c980 <__fxstatat@plt+0xaa60>  // b.none
  40c8b8:	cmp	x9, #0x1
  40c8bc:	b.eq	40cd00 <__fxstatat@plt+0xade0>  // b.none
  40c8c0:	cbz	x9, 40c8d4 <__fxstatat@plt+0xa9b4>
  40c8c4:	cmp	x9, #0x2
  40c8c8:	b.eq	40cf04 <__fxstatat@plt+0xafe4>  // b.none
  40c8cc:	cmp	x9, #0x3
  40c8d0:	b.eq	40ceec <__fxstatat@plt+0xafcc>  // b.none
  40c8d4:	mov	x1, #0x3fff                	// #16383
  40c8d8:	mov	x12, x8
  40c8dc:	add	x3, x7, x1
  40c8e0:	cmp	x3, #0x0
  40c8e4:	b.le	40cdc0 <__fxstatat@plt+0xaea0>
  40c8e8:	tst	x5, #0x7
  40c8ec:	b.ne	40cd30 <__fxstatat@plt+0xae10>  // b.any
  40c8f0:	and	w11, w12, #0x1
  40c8f4:	tbz	x6, #52, 40c900 <__fxstatat@plt+0xa9e0>
  40c8f8:	and	x6, x6, #0xffefffffffffffff
  40c8fc:	add	x3, x7, #0x4, lsl #12
  40c900:	mov	x1, #0x7ffe                	// #32766
  40c904:	cmp	x3, x1
  40c908:	b.gt	40cea8 <__fxstatat@plt+0xaf88>
  40c90c:	and	w1, w3, #0x7fff
  40c910:	extr	x2, x6, x5, #3
  40c914:	ubfx	x6, x6, #3, #48
  40c918:	b	40c98c <__fxstatat@plt+0xaa6c>
  40c91c:	mov	x9, #0xffffffffffff8001    	// #-32767
  40c920:	orr	x3, x6, x5
  40c924:	add	x7, x7, x9
  40c928:	cbz	x3, 40cca4 <__fxstatat@plt+0xad84>
  40c92c:	tst	x6, #0x800000000000
  40c930:	orr	x1, x1, #0x3
  40c934:	csinc	w0, w0, wzr, ne  // ne = any
  40c938:	mov	x9, #0x3                   	// #3
  40c93c:	eor	w11, w13, w15
  40c940:	cmp	x1, #0x9
  40c944:	and	x3, x11, #0xff
  40c948:	mov	x12, x3
  40c94c:	b.le	40c890 <__fxstatat@plt+0xa970>
  40c950:	cmp	x1, #0xf
  40c954:	b.ne	40cbbc <__fxstatat@plt+0xac9c>  // b.any
  40c958:	tbz	x4, #47, 40cd68 <__fxstatat@plt+0xae48>
  40c95c:	tbnz	x6, #47, 40cd68 <__fxstatat@plt+0xae48>
  40c960:	orr	x6, x6, #0x800000000000
  40c964:	mov	w11, w15
  40c968:	and	x6, x6, #0xffffffffffff
  40c96c:	mov	x2, x5
  40c970:	mov	w1, #0x7fff                	// #32767
  40c974:	b	40c98c <__fxstatat@plt+0xaa6c>
  40c978:	cmp	x1, #0x2
  40c97c:	b.ne	40c9b8 <__fxstatat@plt+0xaa98>  // b.any
  40c980:	mov	w1, #0x0                   	// #0
  40c984:	mov	x6, #0x0                   	// #0
  40c988:	mov	x2, #0x0                   	// #0
  40c98c:	mov	x5, #0x0                   	// #0
  40c990:	orr	w1, w1, w11, lsl #15
  40c994:	bfxil	x5, x6, #0, #48
  40c998:	fmov	d0, x2
  40c99c:	bfi	x5, x1, #48, #16
  40c9a0:	fmov	v0.d[1], x5
  40c9a4:	cbnz	w0, 40cbac <__fxstatat@plt+0xac8c>
  40c9a8:	ldp	x29, x30, [sp], #48
  40c9ac:	ret
  40c9b0:	cmp	x1, #0x4
  40c9b4:	b.eq	40c980 <__fxstatat@plt+0xaa60>  // b.none
  40c9b8:	cmp	x4, x6
  40c9bc:	b.ls	40cd14 <__fxstatat@plt+0xadf4>  // b.plast
  40c9c0:	lsr	x3, x4, #1
  40c9c4:	extr	x8, x4, x2, #1
  40c9c8:	lsl	x2, x2, #63
  40c9cc:	ubfx	x14, x6, #20, #32
  40c9d0:	extr	x9, x6, x5, #52
  40c9d4:	lsl	x13, x5, #12
  40c9d8:	and	x15, x9, #0xffffffff
  40c9dc:	udiv	x5, x3, x14
  40c9e0:	msub	x3, x5, x14, x3
  40c9e4:	mul	x1, x15, x5
  40c9e8:	extr	x3, x3, x8, #32
  40c9ec:	cmp	x1, x3
  40c9f0:	b.ls	40ca04 <__fxstatat@plt+0xaae4>  // b.plast
  40c9f4:	adds	x3, x9, x3
  40c9f8:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40c9fc:	b.hi	40cfe4 <__fxstatat@plt+0xb0c4>  // b.pmore
  40ca00:	sub	x5, x5, #0x1
  40ca04:	sub	x3, x3, x1
  40ca08:	mov	x4, x8
  40ca0c:	udiv	x1, x3, x14
  40ca10:	msub	x3, x1, x14, x3
  40ca14:	mul	x6, x15, x1
  40ca18:	bfi	x4, x3, #32, #32
  40ca1c:	cmp	x6, x4
  40ca20:	b.ls	40ca34 <__fxstatat@plt+0xab14>  // b.plast
  40ca24:	adds	x4, x9, x4
  40ca28:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40ca2c:	b.hi	40cfd8 <__fxstatat@plt+0xb0b8>  // b.pmore
  40ca30:	sub	x1, x1, #0x1
  40ca34:	orr	x8, x1, x5, lsl #32
  40ca38:	and	x17, x13, #0xffffffff
  40ca3c:	and	x1, x8, #0xffffffff
  40ca40:	lsr	x16, x13, #32
  40ca44:	lsr	x5, x8, #32
  40ca48:	sub	x4, x4, x6
  40ca4c:	mov	x18, #0x100000000           	// #4294967296
  40ca50:	mul	x3, x1, x17
  40ca54:	mul	x30, x5, x17
  40ca58:	madd	x6, x16, x1, x30
  40ca5c:	and	x1, x3, #0xffffffff
  40ca60:	mul	x5, x5, x16
  40ca64:	add	x3, x6, x3, lsr #32
  40ca68:	add	x6, x5, x18
  40ca6c:	cmp	x30, x3
  40ca70:	csel	x5, x6, x5, hi  // hi = pmore
  40ca74:	add	x1, x1, x3, lsl #32
  40ca78:	add	x5, x5, x3, lsr #32
  40ca7c:	cmp	x4, x5
  40ca80:	b.cc	40cd8c <__fxstatat@plt+0xae6c>  // b.lo, b.ul, b.last
  40ca84:	ccmp	x2, x1, #0x2, eq  // eq = none
  40ca88:	mov	x6, x8
  40ca8c:	b.cc	40cd8c <__fxstatat@plt+0xae6c>  // b.lo, b.ul, b.last
  40ca90:	subs	x8, x2, x1
  40ca94:	mov	x3, #0x3fff                	// #16383
  40ca98:	cmp	x2, x1
  40ca9c:	add	x3, x7, x3
  40caa0:	sbc	x4, x4, x5
  40caa4:	cmp	x9, x4
  40caa8:	b.eq	40cff0 <__fxstatat@plt+0xb0d0>  // b.none
  40caac:	udiv	x5, x4, x14
  40cab0:	msub	x4, x5, x14, x4
  40cab4:	mul	x2, x15, x5
  40cab8:	extr	x1, x4, x8, #32
  40cabc:	cmp	x2, x1
  40cac0:	b.ls	40cad4 <__fxstatat@plt+0xabb4>  // b.plast
  40cac4:	adds	x1, x9, x1
  40cac8:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40cacc:	b.hi	40d0a8 <__fxstatat@plt+0xb188>  // b.pmore
  40cad0:	sub	x5, x5, #0x1
  40cad4:	sub	x1, x1, x2
  40cad8:	udiv	x2, x1, x14
  40cadc:	msub	x1, x2, x14, x1
  40cae0:	mul	x15, x15, x2
  40cae4:	bfi	x8, x1, #32, #32
  40cae8:	mov	x1, x8
  40caec:	cmp	x15, x8
  40caf0:	b.ls	40cb04 <__fxstatat@plt+0xabe4>  // b.plast
  40caf4:	adds	x1, x9, x8
  40caf8:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40cafc:	b.hi	40d0b4 <__fxstatat@plt+0xb194>  // b.pmore
  40cb00:	sub	x2, x2, #0x1
  40cb04:	orr	x5, x2, x5, lsl #32
  40cb08:	mov	x11, #0x100000000           	// #4294967296
  40cb0c:	and	x4, x5, #0xffffffff
  40cb10:	sub	x1, x1, x15
  40cb14:	lsr	x14, x5, #32
  40cb18:	mul	x2, x17, x4
  40cb1c:	mul	x17, x14, x17
  40cb20:	madd	x4, x16, x4, x17
  40cb24:	and	x8, x2, #0xffffffff
  40cb28:	mul	x16, x16, x14
  40cb2c:	add	x2, x4, x2, lsr #32
  40cb30:	add	x4, x16, x11
  40cb34:	cmp	x17, x2
  40cb38:	csel	x16, x4, x16, hi  // hi = pmore
  40cb3c:	add	x4, x8, x2, lsl #32
  40cb40:	add	x16, x16, x2, lsr #32
  40cb44:	cmp	x1, x16
  40cb48:	b.cs	40cf28 <__fxstatat@plt+0xb008>  // b.hs, b.nlast
  40cb4c:	adds	x2, x9, x1
  40cb50:	sub	x8, x5, #0x1
  40cb54:	mov	x1, x2
  40cb58:	b.cs	40cb6c <__fxstatat@plt+0xac4c>  // b.hs, b.nlast
  40cb5c:	cmp	x2, x16
  40cb60:	b.cc	40d028 <__fxstatat@plt+0xb108>  // b.lo, b.ul, b.last
  40cb64:	ccmp	x13, x4, #0x2, eq  // eq = none
  40cb68:	b.cc	40d028 <__fxstatat@plt+0xb108>  // b.lo, b.ul, b.last
  40cb6c:	cmp	x13, x4
  40cb70:	mov	x5, x8
  40cb74:	cset	w2, ne  // ne = any
  40cb78:	cmp	w2, #0x0
  40cb7c:	orr	x2, x5, #0x1
  40cb80:	ccmp	x1, x16, #0x0, eq  // eq = none
  40cb84:	csel	x5, x2, x5, ne  // ne = any
  40cb88:	b	40c8e0 <__fxstatat@plt+0xa9c0>
  40cb8c:	cmp	x1, #0x1
  40cb90:	b.ne	40c978 <__fxstatat@plt+0xaa58>  // b.any
  40cb94:	mov	x4, #0x0                   	// #0
  40cb98:	fmov	d0, x4
  40cb9c:	lsl	x3, x3, #63
  40cba0:	orr	w0, w0, #0x2
  40cba4:	orr	x5, x3, #0x7fff000000000000
  40cba8:	fmov	v0.d[1], x5
  40cbac:	str	q0, [sp, #16]
  40cbb0:	bl	40dd50 <__fxstatat@plt+0xbe30>
  40cbb4:	ldr	q0, [sp, #16]
  40cbb8:	b	40c9a8 <__fxstatat@plt+0xaa88>
  40cbbc:	cmp	x1, #0xb
  40cbc0:	b.gt	40cc90 <__fxstatat@plt+0xad70>
  40cbc4:	cmp	x1, #0xa
  40cbc8:	b.ne	40c8b8 <__fxstatat@plt+0xa998>  // b.any
  40cbcc:	mov	w11, #0x0                   	// #0
  40cbd0:	mov	x6, #0xffffffffffff        	// #281474976710655
  40cbd4:	mov	x2, #0xffffffffffffffff    	// #-1
  40cbd8:	mov	w0, #0x1                   	// #1
  40cbdc:	mov	w1, #0x7fff                	// #32767
  40cbe0:	b	40c98c <__fxstatat@plt+0xaa6c>
  40cbe4:	orr	x3, x6, x5
  40cbe8:	cbz	x3, 40ccd0 <__fxstatat@plt+0xadb0>
  40cbec:	cbz	x6, 40ce84 <__fxstatat@plt+0xaf64>
  40cbf0:	clz	x3, x6
  40cbf4:	sub	x9, x3, #0xf
  40cbf8:	add	w12, w9, #0x3
  40cbfc:	mov	w11, #0x3d                  	// #61
  40cc00:	sub	w9, w11, w9
  40cc04:	lsl	x6, x6, x12
  40cc08:	lsr	x9, x5, x9
  40cc0c:	orr	x6, x9, x6
  40cc10:	lsl	x5, x5, x12
  40cc14:	add	x7, x3, x7
  40cc18:	mov	x11, #0x3fef                	// #16367
  40cc1c:	mov	x9, #0x0                   	// #0
  40cc20:	add	x7, x7, x11
  40cc24:	b	40c87c <__fxstatat@plt+0xa95c>
  40cc28:	orr	x4, x6, x2
  40cc2c:	cbz	x4, 40ccb8 <__fxstatat@plt+0xad98>
  40cc30:	cbz	x6, 40ce60 <__fxstatat@plt+0xaf40>
  40cc34:	clz	x0, x6
  40cc38:	sub	x4, x0, #0xf
  40cc3c:	add	w7, w4, #0x3
  40cc40:	mov	w1, #0x3d                  	// #61
  40cc44:	sub	w4, w1, w4
  40cc48:	lsl	x6, x6, x7
  40cc4c:	lsr	x4, x2, x4
  40cc50:	orr	x4, x4, x6
  40cc54:	lsl	x2, x2, x7
  40cc58:	mov	x7, #0xffffffffffffc011    	// #-16367
  40cc5c:	mov	x1, #0x0                   	// #0
  40cc60:	sub	x7, x7, x0
  40cc64:	mov	x16, #0x0                   	// #0
  40cc68:	mov	w0, #0x0                   	// #0
  40cc6c:	b	40c83c <__fxstatat@plt+0xa91c>
  40cc70:	orr	x4, x6, x2
  40cc74:	cbnz	x4, 40cce4 <__fxstatat@plt+0xadc4>
  40cc78:	mov	x2, #0x0                   	// #0
  40cc7c:	mov	x1, #0x8                   	// #8
  40cc80:	mov	x7, #0x7fff                	// #32767
  40cc84:	mov	x16, #0x2                   	// #2
  40cc88:	mov	w0, #0x0                   	// #0
  40cc8c:	b	40c83c <__fxstatat@plt+0xa91c>
  40cc90:	mov	x6, x4
  40cc94:	mov	x5, x2
  40cc98:	mov	x8, x14
  40cc9c:	mov	x9, x16
  40cca0:	b	40c8b8 <__fxstatat@plt+0xa998>
  40cca4:	orr	x1, x1, #0x2
  40cca8:	mov	x6, #0x0                   	// #0
  40ccac:	mov	x5, #0x0                   	// #0
  40ccb0:	mov	x9, #0x2                   	// #2
  40ccb4:	b	40c93c <__fxstatat@plt+0xaa1c>
  40ccb8:	mov	x2, #0x0                   	// #0
  40ccbc:	mov	x1, #0x4                   	// #4
  40ccc0:	mov	x7, #0x0                   	// #0
  40ccc4:	mov	x16, #0x1                   	// #1
  40ccc8:	mov	w0, #0x0                   	// #0
  40cccc:	b	40c83c <__fxstatat@plt+0xa91c>
  40ccd0:	orr	x1, x1, #0x1
  40ccd4:	mov	x6, #0x0                   	// #0
  40ccd8:	mov	x5, #0x0                   	// #0
  40ccdc:	mov	x9, #0x1                   	// #1
  40cce0:	b	40c87c <__fxstatat@plt+0xa95c>
  40cce4:	lsr	x0, x6, #47
  40cce8:	mov	x4, x6
  40ccec:	eor	w0, w0, #0x1
  40ccf0:	mov	x1, #0xc                   	// #12
  40ccf4:	mov	x7, #0x7fff                	// #32767
  40ccf8:	mov	x16, #0x3                   	// #3
  40ccfc:	b	40c83c <__fxstatat@plt+0xa91c>
  40cd00:	mov	w11, w8
  40cd04:	mov	w1, #0x0                   	// #0
  40cd08:	mov	x6, #0x0                   	// #0
  40cd0c:	mov	x2, #0x0                   	// #0
  40cd10:	b	40c98c <__fxstatat@plt+0xaa6c>
  40cd14:	ccmp	x5, x2, #0x2, eq  // eq = none
  40cd18:	b.ls	40c9c0 <__fxstatat@plt+0xaaa0>  // b.plast
  40cd1c:	mov	x8, x2
  40cd20:	sub	x7, x7, #0x1
  40cd24:	mov	x3, x4
  40cd28:	mov	x2, #0x0                   	// #0
  40cd2c:	b	40c9cc <__fxstatat@plt+0xaaac>
  40cd30:	and	x1, x10, #0xc00000
  40cd34:	orr	w0, w0, #0x10
  40cd38:	cmp	x1, #0x400, lsl #12
  40cd3c:	b.eq	40d090 <__fxstatat@plt+0xb170>  // b.none
  40cd40:	cmp	x1, #0x800, lsl #12
  40cd44:	b.eq	40cfa4 <__fxstatat@plt+0xb084>  // b.none
  40cd48:	cbnz	x1, 40c8f0 <__fxstatat@plt+0xa9d0>
  40cd4c:	and	x1, x5, #0xf
  40cd50:	and	w11, w12, #0x1
  40cd54:	cmp	x1, #0x4
  40cd58:	b.eq	40c8f4 <__fxstatat@plt+0xa9d4>  // b.none
  40cd5c:	adds	x5, x5, #0x4
  40cd60:	cinc	x6, x6, cs  // cs = hs, nlast
  40cd64:	b	40c8f4 <__fxstatat@plt+0xa9d4>
  40cd68:	orr	x6, x4, #0x800000000000
  40cd6c:	mov	w11, w13
  40cd70:	and	x6, x6, #0xffffffffffff
  40cd74:	mov	w1, #0x7fff                	// #32767
  40cd78:	b	40c98c <__fxstatat@plt+0xaa6c>
  40cd7c:	mov	w1, #0x7fff                	// #32767
  40cd80:	mov	x6, #0x0                   	// #0
  40cd84:	mov	x2, #0x0                   	// #0
  40cd88:	b	40c98c <__fxstatat@plt+0xaa6c>
  40cd8c:	adds	x3, x2, x13
  40cd90:	sub	x6, x8, #0x1
  40cd94:	adc	x4, x4, x9
  40cd98:	cset	x18, cs  // cs = hs, nlast
  40cd9c:	mov	x2, x3
  40cda0:	cmp	x9, x4
  40cda4:	b.cs	40cf18 <__fxstatat@plt+0xaff8>  // b.hs, b.nlast
  40cda8:	cmp	x5, x4
  40cdac:	b.ls	40cf40 <__fxstatat@plt+0xb020>  // b.plast
  40cdb0:	adds	x2, x13, x3
  40cdb4:	sub	x6, x8, #0x2
  40cdb8:	adc	x4, x4, x9
  40cdbc:	b	40ca90 <__fxstatat@plt+0xab70>
  40cdc0:	mov	x1, #0x1                   	// #1
  40cdc4:	sub	x1, x1, x3
  40cdc8:	cmp	x1, #0x74
  40cdcc:	and	w11, w12, #0x1
  40cdd0:	b.le	40cdec <__fxstatat@plt+0xaecc>
  40cdd4:	orr	x2, x5, x6
  40cdd8:	cbnz	x2, 40d00c <__fxstatat@plt+0xb0ec>
  40cddc:	orr	w0, w0, #0x8
  40cde0:	mov	w1, #0x0                   	// #0
  40cde4:	mov	x6, #0x0                   	// #0
  40cde8:	b	40ced0 <__fxstatat@plt+0xafb0>
  40cdec:	cmp	x1, #0x3f
  40cdf0:	b.le	40cf4c <__fxstatat@plt+0xb02c>
  40cdf4:	mov	w2, #0x80                  	// #128
  40cdf8:	sub	w2, w2, w1
  40cdfc:	cmp	x1, #0x40
  40ce00:	sub	w1, w1, #0x40
  40ce04:	lsl	x2, x6, x2
  40ce08:	orr	x2, x5, x2
  40ce0c:	csel	x5, x2, x5, ne  // ne = any
  40ce10:	lsr	x6, x6, x1
  40ce14:	cmp	x5, #0x0
  40ce18:	cset	x2, ne  // ne = any
  40ce1c:	orr	x2, x2, x6
  40ce20:	ands	x6, x2, #0x7
  40ce24:	b.eq	40cf80 <__fxstatat@plt+0xb060>  // b.none
  40ce28:	mov	x6, #0x0                   	// #0
  40ce2c:	and	x10, x10, #0xc00000
  40ce30:	orr	w0, w0, #0x10
  40ce34:	cmp	x10, #0x400, lsl #12
  40ce38:	b.eq	40d0cc <__fxstatat@plt+0xb1ac>  // b.none
  40ce3c:	cmp	x10, #0x800, lsl #12
  40ce40:	b.eq	40d0e0 <__fxstatat@plt+0xb1c0>  // b.none
  40ce44:	cbz	x10, 40d048 <__fxstatat@plt+0xb128>
  40ce48:	tbnz	x6, #51, 40d060 <__fxstatat@plt+0xb140>
  40ce4c:	orr	w0, w0, #0x8
  40ce50:	extr	x2, x6, x2, #3
  40ce54:	mov	w1, #0x0                   	// #0
  40ce58:	ubfx	x6, x6, #3, #48
  40ce5c:	b	40ced0 <__fxstatat@plt+0xafb0>
  40ce60:	clz	x7, x2
  40ce64:	add	x4, x7, #0x31
  40ce68:	add	x0, x7, #0x40
  40ce6c:	cmp	x4, #0x3c
  40ce70:	b.le	40cc3c <__fxstatat@plt+0xad1c>
  40ce74:	sub	w4, w4, #0x3d
  40ce78:	lsl	x4, x2, x4
  40ce7c:	mov	x2, #0x0                   	// #0
  40ce80:	b	40cc58 <__fxstatat@plt+0xad38>
  40ce84:	clz	x3, x5
  40ce88:	add	x9, x3, #0x31
  40ce8c:	add	x3, x3, #0x40
  40ce90:	cmp	x9, #0x3c
  40ce94:	b.le	40cbf8 <__fxstatat@plt+0xacd8>
  40ce98:	sub	w6, w9, #0x3d
  40ce9c:	lsl	x6, x5, x6
  40cea0:	mov	x5, #0x0                   	// #0
  40cea4:	b	40cc14 <__fxstatat@plt+0xacf4>
  40cea8:	and	x2, x10, #0xc00000
  40ceac:	cmp	x2, #0x400, lsl #12
  40ceb0:	b.eq	40d074 <__fxstatat@plt+0xb154>  // b.none
  40ceb4:	cmp	x2, #0x800, lsl #12
  40ceb8:	b.eq	40cfbc <__fxstatat@plt+0xb09c>  // b.none
  40cebc:	cbz	x2, 40cf98 <__fxstatat@plt+0xb078>
  40cec0:	mov	x6, #0xffffffffffff        	// #281474976710655
  40cec4:	mov	x2, #0xffffffffffffffff    	// #-1
  40cec8:	mov	w3, #0x14                  	// #20
  40cecc:	orr	w0, w0, w3
  40ced0:	mov	x5, #0x0                   	// #0
  40ced4:	orr	w1, w1, w11, lsl #15
  40ced8:	bfxil	x5, x6, #0, #48
  40cedc:	fmov	d0, x2
  40cee0:	bfi	x5, x1, #48, #16
  40cee4:	fmov	v0.d[1], x5
  40cee8:	b	40cbac <__fxstatat@plt+0xac8c>
  40ceec:	orr	x6, x6, #0x800000000000
  40cef0:	mov	w11, w8
  40cef4:	and	x6, x6, #0xffffffffffff
  40cef8:	mov	x2, x5
  40cefc:	mov	w1, #0x7fff                	// #32767
  40cf00:	b	40c98c <__fxstatat@plt+0xaa6c>
  40cf04:	mov	w11, w8
  40cf08:	mov	w1, #0x7fff                	// #32767
  40cf0c:	mov	x6, #0x0                   	// #0
  40cf10:	mov	x2, #0x0                   	// #0
  40cf14:	b	40c98c <__fxstatat@plt+0xaa6c>
  40cf18:	cmp	x18, #0x0
  40cf1c:	ccmp	x9, x4, #0x0, eq  // eq = none
  40cf20:	b.ne	40ca90 <__fxstatat@plt+0xab70>  // b.any
  40cf24:	b	40cda8 <__fxstatat@plt+0xae88>
  40cf28:	cmp	x4, #0x0
  40cf2c:	cset	w2, ne  // ne = any
  40cf30:	cmp	w2, #0x0
  40cf34:	ccmp	x1, x16, #0x0, ne  // ne = any
  40cf38:	b.ne	40cb78 <__fxstatat@plt+0xac58>  // b.any
  40cf3c:	b	40cb4c <__fxstatat@plt+0xac2c>
  40cf40:	ccmp	x1, x3, #0x0, eq  // eq = none
  40cf44:	b.ls	40ca90 <__fxstatat@plt+0xab70>  // b.plast
  40cf48:	b	40cdb0 <__fxstatat@plt+0xae90>
  40cf4c:	mov	w2, #0x40                  	// #64
  40cf50:	sub	w2, w2, w1
  40cf54:	lsr	x4, x5, x1
  40cf58:	lsl	x5, x5, x2
  40cf5c:	cmp	x5, #0x0
  40cf60:	cset	x3, ne  // ne = any
  40cf64:	lsl	x2, x6, x2
  40cf68:	orr	x2, x2, x4
  40cf6c:	lsr	x6, x6, x1
  40cf70:	orr	x2, x2, x3
  40cf74:	tst	x2, #0x7
  40cf78:	b.ne	40ce2c <__fxstatat@plt+0xaf0c>  // b.any
  40cf7c:	tbnz	x6, #51, 40d0ec <__fxstatat@plt+0xb1cc>
  40cf80:	mov	w1, #0x0                   	// #0
  40cf84:	extr	x2, x6, x2, #3
  40cf88:	ubfx	x6, x6, #3, #48
  40cf8c:	tbz	w10, #11, 40c98c <__fxstatat@plt+0xaa6c>
  40cf90:	orr	w0, w0, #0x8
  40cf94:	b	40ced0 <__fxstatat@plt+0xafb0>
  40cf98:	mov	w1, #0x7fff                	// #32767
  40cf9c:	mov	x6, #0x0                   	// #0
  40cfa0:	b	40cec8 <__fxstatat@plt+0xafa8>
  40cfa4:	mov	w11, #0x0                   	// #0
  40cfa8:	cbz	x12, 40c8f4 <__fxstatat@plt+0xa9d4>
  40cfac:	adds	x5, x5, #0x8
  40cfb0:	mov	w11, #0x1                   	// #1
  40cfb4:	cinc	x6, x6, cs  // cs = hs, nlast
  40cfb8:	b	40c8f4 <__fxstatat@plt+0xa9d4>
  40cfbc:	cmp	x12, #0x0
  40cfc0:	mov	w2, #0x7fff                	// #32767
  40cfc4:	mov	x6, #0xffffffffffff        	// #281474976710655
  40cfc8:	csel	w1, w1, w2, eq  // eq = none
  40cfcc:	csel	x6, x6, xzr, eq  // eq = none
  40cfd0:	csetm	x2, eq  // eq = none
  40cfd4:	b	40cec8 <__fxstatat@plt+0xafa8>
  40cfd8:	sub	x1, x1, #0x2
  40cfdc:	add	x4, x4, x9
  40cfe0:	b	40ca34 <__fxstatat@plt+0xab14>
  40cfe4:	sub	x5, x5, #0x2
  40cfe8:	add	x3, x3, x9
  40cfec:	b	40ca04 <__fxstatat@plt+0xaae4>
  40cff0:	cmp	x3, #0x0
  40cff4:	mov	x5, #0xffffffffffffffff    	// #-1
  40cff8:	b.gt	40cd30 <__fxstatat@plt+0xae10>
  40cffc:	mov	x1, #0x1                   	// #1
  40d000:	sub	x1, x1, x3
  40d004:	cmp	x1, #0x74
  40d008:	b.le	40cdec <__fxstatat@plt+0xaecc>
  40d00c:	and	x10, x10, #0xc00000
  40d010:	orr	w0, w0, #0x10
  40d014:	cmp	x10, #0x400, lsl #12
  40d018:	b.eq	40d0c0 <__fxstatat@plt+0xb1a0>  // b.none
  40d01c:	cmp	x10, #0x800, lsl #12
  40d020:	csel	x2, x12, xzr, eq  // eq = none
  40d024:	b	40cddc <__fxstatat@plt+0xaebc>
  40d028:	lsl	x8, x13, #1
  40d02c:	sub	x5, x5, #0x2
  40d030:	cmp	x13, x8
  40d034:	cinc	x1, x9, hi  // hi = pmore
  40d038:	cmp	x4, x8
  40d03c:	add	x1, x2, x1
  40d040:	cset	w2, ne  // ne = any
  40d044:	b	40cb78 <__fxstatat@plt+0xac58>
  40d048:	and	x1, x2, #0xf
  40d04c:	cmp	x1, #0x4
  40d050:	b.eq	40d05c <__fxstatat@plt+0xb13c>  // b.none
  40d054:	adds	x2, x2, #0x4
  40d058:	cinc	x6, x6, cs  // cs = hs, nlast
  40d05c:	tbz	x6, #51, 40ce4c <__fxstatat@plt+0xaf2c>
  40d060:	orr	w0, w0, #0x8
  40d064:	mov	w1, #0x1                   	// #1
  40d068:	mov	x6, #0x0                   	// #0
  40d06c:	mov	x2, #0x0                   	// #0
  40d070:	b	40ced0 <__fxstatat@plt+0xafb0>
  40d074:	cmp	x12, #0x0
  40d078:	mov	w2, #0x7fff                	// #32767
  40d07c:	mov	x6, #0xffffffffffff        	// #281474976710655
  40d080:	csel	w1, w1, w2, ne  // ne = any
  40d084:	csel	x6, x6, xzr, ne  // ne = any
  40d088:	csetm	x2, ne  // ne = any
  40d08c:	b	40cec8 <__fxstatat@plt+0xafa8>
  40d090:	mov	w11, #0x1                   	// #1
  40d094:	cbnz	x12, 40c8f4 <__fxstatat@plt+0xa9d4>
  40d098:	adds	x5, x5, #0x8
  40d09c:	mov	w11, #0x0                   	// #0
  40d0a0:	cinc	x6, x6, cs  // cs = hs, nlast
  40d0a4:	b	40c8f4 <__fxstatat@plt+0xa9d4>
  40d0a8:	sub	x5, x5, #0x2
  40d0ac:	add	x1, x1, x9
  40d0b0:	b	40cad4 <__fxstatat@plt+0xabb4>
  40d0b4:	sub	x2, x2, #0x2
  40d0b8:	add	x1, x1, x9
  40d0bc:	b	40cb04 <__fxstatat@plt+0xabe4>
  40d0c0:	mov	x2, #0x1                   	// #1
  40d0c4:	sub	x2, x2, x12
  40d0c8:	b	40cddc <__fxstatat@plt+0xaebc>
  40d0cc:	cbnz	x12, 40d05c <__fxstatat@plt+0xb13c>
  40d0d0:	adds	x2, x2, #0x8
  40d0d4:	cinc	x6, x6, cs  // cs = hs, nlast
  40d0d8:	tbnz	x6, #51, 40d060 <__fxstatat@plt+0xb140>
  40d0dc:	b	40ce4c <__fxstatat@plt+0xaf2c>
  40d0e0:	cbnz	x12, 40d0d0 <__fxstatat@plt+0xb1b0>
  40d0e4:	tbnz	x6, #51, 40d060 <__fxstatat@plt+0xb140>
  40d0e8:	b	40ce4c <__fxstatat@plt+0xaf2c>
  40d0ec:	orr	w0, w0, #0x10
  40d0f0:	b	40d060 <__fxstatat@plt+0xb140>
  40d0f4:	nop
  40d0f8:	stp	x29, x30, [sp, #-48]!
  40d0fc:	mov	x29, sp
  40d100:	str	q0, [sp, #16]
  40d104:	str	q1, [sp, #32]
  40d108:	ldp	x6, x1, [sp, #16]
  40d10c:	ldp	x7, x0, [sp, #32]
  40d110:	mrs	x2, fpcr
  40d114:	ubfx	x4, x1, #48, #15
  40d118:	lsr	x2, x1, #63
  40d11c:	lsr	x3, x0, #63
  40d120:	ubfx	x9, x0, #0, #48
  40d124:	mov	x5, #0x7fff                	// #32767
  40d128:	mov	x10, x6
  40d12c:	cmp	x4, x5
  40d130:	and	w2, w2, #0xff
  40d134:	ubfx	x1, x1, #0, #48
  40d138:	and	w3, w3, #0xff
  40d13c:	ubfx	x0, x0, #48, #15
  40d140:	b.eq	40d174 <__fxstatat@plt+0xb254>  // b.none
  40d144:	cmp	x0, x5
  40d148:	b.eq	40d160 <__fxstatat@plt+0xb240>  // b.none
  40d14c:	cmp	x4, x0
  40d150:	mov	w0, #0x1                   	// #1
  40d154:	b.eq	40d18c <__fxstatat@plt+0xb26c>  // b.none
  40d158:	ldp	x29, x30, [sp], #48
  40d15c:	ret
  40d160:	orr	x8, x9, x7
  40d164:	cbnz	x8, 40d1f0 <__fxstatat@plt+0xb2d0>
  40d168:	mov	w0, #0x1                   	// #1
  40d16c:	ldp	x29, x30, [sp], #48
  40d170:	ret
  40d174:	orr	x5, x1, x6
  40d178:	cbnz	x5, 40d1c0 <__fxstatat@plt+0xb2a0>
  40d17c:	cmp	x0, x4
  40d180:	b.ne	40d168 <__fxstatat@plt+0xb248>  // b.any
  40d184:	orr	x8, x9, x7
  40d188:	cbnz	x8, 40d1f0 <__fxstatat@plt+0xb2d0>
  40d18c:	cmp	x1, x9
  40d190:	mov	w0, #0x1                   	// #1
  40d194:	ccmp	x6, x7, #0x0, eq  // eq = none
  40d198:	b.ne	40d158 <__fxstatat@plt+0xb238>  // b.any
  40d19c:	cmp	w2, w3
  40d1a0:	mov	w0, #0x0                   	// #0
  40d1a4:	b.eq	40d158 <__fxstatat@plt+0xb238>  // b.none
  40d1a8:	mov	w0, #0x1                   	// #1
  40d1ac:	cbnz	x4, 40d158 <__fxstatat@plt+0xb238>
  40d1b0:	orr	x1, x1, x10
  40d1b4:	cmp	x1, #0x0
  40d1b8:	cset	w0, ne  // ne = any
  40d1bc:	b	40d158 <__fxstatat@plt+0xb238>
  40d1c0:	tst	x1, #0x800000000000
  40d1c4:	b.ne	40d1dc <__fxstatat@plt+0xb2bc>  // b.any
  40d1c8:	mov	w0, #0x1                   	// #1
  40d1cc:	bl	40dd50 <__fxstatat@plt+0xbe30>
  40d1d0:	mov	w0, #0x1                   	// #1
  40d1d4:	ldp	x29, x30, [sp], #48
  40d1d8:	ret
  40d1dc:	cmp	x0, x4
  40d1e0:	mov	w0, #0x1                   	// #1
  40d1e4:	b.ne	40d158 <__fxstatat@plt+0xb238>  // b.any
  40d1e8:	orr	x8, x9, x7
  40d1ec:	cbz	x8, 40d158 <__fxstatat@plt+0xb238>
  40d1f0:	tst	x9, #0x800000000000
  40d1f4:	b.eq	40d1c8 <__fxstatat@plt+0xb2a8>  // b.none
  40d1f8:	b	40d168 <__fxstatat@plt+0xb248>
  40d1fc:	nop
  40d200:	stp	x29, x30, [sp, #-48]!
  40d204:	mov	x29, sp
  40d208:	str	q0, [sp, #16]
  40d20c:	str	q1, [sp, #32]
  40d210:	ldp	x8, x1, [sp, #16]
  40d214:	ldp	x9, x0, [sp, #32]
  40d218:	mrs	x2, fpcr
  40d21c:	ubfx	x4, x1, #48, #15
  40d220:	ubfx	x10, x1, #0, #48
  40d224:	lsr	x2, x1, #63
  40d228:	mov	x5, #0x7fff                	// #32767
  40d22c:	mov	x6, x8
  40d230:	cmp	x4, x5
  40d234:	ubfx	x11, x0, #0, #48
  40d238:	ubfx	x7, x0, #48, #15
  40d23c:	lsr	x1, x0, #63
  40d240:	mov	x3, x9
  40d244:	b.eq	40d27c <__fxstatat@plt+0xb35c>  // b.none
  40d248:	cmp	x7, x5
  40d24c:	b.eq	40d28c <__fxstatat@plt+0xb36c>  // b.none
  40d250:	cbnz	x4, 40d2b8 <__fxstatat@plt+0xb398>
  40d254:	orr	x6, x10, x8
  40d258:	cmp	x6, #0x0
  40d25c:	cset	w0, eq  // eq = none
  40d260:	cbnz	x7, 40d2a4 <__fxstatat@plt+0xb384>
  40d264:	orr	x3, x11, x9
  40d268:	cbnz	x3, 40d2a4 <__fxstatat@plt+0xb384>
  40d26c:	mov	w0, #0x0                   	// #0
  40d270:	cbnz	x6, 40d2cc <__fxstatat@plt+0xb3ac>
  40d274:	ldp	x29, x30, [sp], #48
  40d278:	ret
  40d27c:	orr	x0, x10, x8
  40d280:	cbnz	x0, 40d2e0 <__fxstatat@plt+0xb3c0>
  40d284:	cmp	x7, x4
  40d288:	b.ne	40d2b8 <__fxstatat@plt+0xb398>  // b.any
  40d28c:	orr	x3, x11, x3
  40d290:	cbnz	x3, 40d2e0 <__fxstatat@plt+0xb3c0>
  40d294:	cbnz	x4, 40d2c4 <__fxstatat@plt+0xb3a4>
  40d298:	orr	x6, x10, x6
  40d29c:	cmp	x6, #0x0
  40d2a0:	cset	w0, eq  // eq = none
  40d2a4:	cbz	w0, 40d2c4 <__fxstatat@plt+0xb3a4>
  40d2a8:	cmp	x1, #0x0
  40d2ac:	csinv	w0, w0, wzr, ne  // ne = any
  40d2b0:	ldp	x29, x30, [sp], #48
  40d2b4:	ret
  40d2b8:	cbnz	x7, 40d2c4 <__fxstatat@plt+0xb3a4>
  40d2bc:	orr	x3, x11, x3
  40d2c0:	cbz	x3, 40d2cc <__fxstatat@plt+0xb3ac>
  40d2c4:	cmp	x2, x1
  40d2c8:	b.eq	40d2f4 <__fxstatat@plt+0xb3d4>  // b.none
  40d2cc:	cmp	x2, #0x0
  40d2d0:	mov	w0, #0xffffffff            	// #-1
  40d2d4:	cneg	w0, w0, eq  // eq = none
  40d2d8:	ldp	x29, x30, [sp], #48
  40d2dc:	ret
  40d2e0:	mov	w0, #0x1                   	// #1
  40d2e4:	bl	40dd50 <__fxstatat@plt+0xbe30>
  40d2e8:	mov	w0, #0x2                   	// #2
  40d2ec:	ldp	x29, x30, [sp], #48
  40d2f0:	ret
  40d2f4:	cmp	x4, x7
  40d2f8:	b.gt	40d2cc <__fxstatat@plt+0xb3ac>
  40d2fc:	b.lt	40d330 <__fxstatat@plt+0xb410>  // b.tstop
  40d300:	cmp	x10, x11
  40d304:	b.hi	40d2cc <__fxstatat@plt+0xb3ac>  // b.pmore
  40d308:	cset	w0, eq  // eq = none
  40d30c:	cmp	w0, #0x0
  40d310:	ccmp	x8, x9, #0x0, ne  // ne = any
  40d314:	b.hi	40d2cc <__fxstatat@plt+0xb3ac>  // b.pmore
  40d318:	cmp	x10, x11
  40d31c:	b.cc	40d330 <__fxstatat@plt+0xb410>  // b.lo, b.ul, b.last
  40d320:	cmp	w0, #0x0
  40d324:	mov	w0, #0x0                   	// #0
  40d328:	ccmp	x8, x9, #0x2, ne  // ne = any
  40d32c:	b.cs	40d274 <__fxstatat@plt+0xb354>  // b.hs, b.nlast
  40d330:	cmp	x2, #0x0
  40d334:	mov	w0, #0x1                   	// #1
  40d338:	cneg	w0, w0, eq  // eq = none
  40d33c:	b	40d274 <__fxstatat@plt+0xb354>
  40d340:	stp	x29, x30, [sp, #-80]!
  40d344:	mov	x29, sp
  40d348:	str	q0, [sp, #48]
  40d34c:	str	q1, [sp, #64]
  40d350:	ldp	x1, x0, [sp, #48]
  40d354:	ldp	x6, x2, [sp, #64]
  40d358:	mrs	x11, fpcr
  40d35c:	lsr	x3, x0, #63
  40d360:	ubfx	x7, x0, #0, #48
  40d364:	and	w12, w3, #0xff
  40d368:	mov	x14, x3
  40d36c:	ubfx	x3, x0, #48, #15
  40d370:	cbz	w3, 40d718 <__fxstatat@plt+0xb7f8>
  40d374:	mov	w4, #0x7fff                	// #32767
  40d378:	cmp	w3, w4
  40d37c:	b.eq	40d7bc <__fxstatat@plt+0xb89c>  // b.none
  40d380:	and	x3, x3, #0xffff
  40d384:	extr	x4, x7, x1, #61
  40d388:	mov	x18, #0xffffffffffffc001    	// #-16383
  40d38c:	orr	x7, x4, #0x8000000000000
  40d390:	add	x3, x3, x18
  40d394:	lsl	x5, x1, #3
  40d398:	mov	x16, #0x0                   	// #0
  40d39c:	mov	x1, #0x0                   	// #0
  40d3a0:	mov	w0, #0x0                   	// #0
  40d3a4:	lsr	x8, x2, #63
  40d3a8:	ubfx	x4, x2, #0, #48
  40d3ac:	and	w15, w8, #0xff
  40d3b0:	mov	x13, x8
  40d3b4:	ubfx	x9, x2, #48, #15
  40d3b8:	cbz	w9, 40d778 <__fxstatat@plt+0xb858>
  40d3bc:	mov	w8, #0x7fff                	// #32767
  40d3c0:	cmp	w9, w8
  40d3c4:	b.eq	40d448 <__fxstatat@plt+0xb528>  // b.none
  40d3c8:	and	x9, x9, #0xffff
  40d3cc:	mov	x17, #0xffffffffffffc001    	// #-16383
  40d3d0:	add	x9, x9, x17
  40d3d4:	extr	x2, x4, x6, #61
  40d3d8:	add	x9, x9, x3
  40d3dc:	lsl	x6, x6, #3
  40d3e0:	orr	x4, x2, #0x8000000000000
  40d3e4:	mov	x2, #0x0                   	// #0
  40d3e8:	eor	w8, w12, w15
  40d3ec:	cmp	x1, #0xa
  40d3f0:	and	w10, w8, #0xff
  40d3f4:	add	x3, x9, #0x1
  40d3f8:	and	x8, x8, #0xff
  40d3fc:	b.le	40d480 <__fxstatat@plt+0xb560>
  40d400:	cmp	x1, #0xb
  40d404:	b.eq	40db18 <__fxstatat@plt+0xbbf8>  // b.none
  40d408:	mov	w15, w12
  40d40c:	mov	x13, x14
  40d410:	mov	w10, w15
  40d414:	cmp	x16, #0x2
  40d418:	b.eq	40d7dc <__fxstatat@plt+0xb8bc>  // b.none
  40d41c:	mov	x4, x7
  40d420:	mov	x6, x5
  40d424:	mov	x2, x16
  40d428:	mov	x8, x13
  40d42c:	cmp	x2, #0x3
  40d430:	b.ne	40d49c <__fxstatat@plt+0xb57c>  // b.any
  40d434:	orr	x4, x4, #0x800000000000
  40d438:	mov	x5, x6
  40d43c:	and	x4, x4, #0xffffffffffff
  40d440:	mov	w1, #0x7fff                	// #32767
  40d444:	b	40d4b0 <__fxstatat@plt+0xb590>
  40d448:	mov	x8, #0x7fff                	// #32767
  40d44c:	orr	x2, x4, x6
  40d450:	add	x9, x3, x8
  40d454:	cbnz	x2, 40d4d4 <__fxstatat@plt+0xb5b4>
  40d458:	eor	w8, w12, w15
  40d45c:	orr	x1, x1, #0x2
  40d460:	and	w10, w8, #0xff
  40d464:	cmp	x1, #0xa
  40d468:	add	x3, x3, #0x8, lsl #12
  40d46c:	and	x8, x8, #0xff
  40d470:	mov	x6, #0x0                   	// #0
  40d474:	b.gt	40da8c <__fxstatat@plt+0xbb6c>
  40d478:	mov	x4, #0x0                   	// #0
  40d47c:	mov	x2, #0x2                   	// #2
  40d480:	cmp	x1, #0x2
  40d484:	b.gt	40d4fc <__fxstatat@plt+0xb5dc>
  40d488:	sub	x1, x1, #0x1
  40d48c:	cmp	x1, #0x1
  40d490:	b.hi	40d538 <__fxstatat@plt+0xb618>  // b.pmore
  40d494:	cmp	x2, #0x2
  40d498:	b.eq	40d7dc <__fxstatat@plt+0xb8bc>  // b.none
  40d49c:	cmp	x2, #0x1
  40d4a0:	b.ne	40d698 <__fxstatat@plt+0xb778>  // b.any
  40d4a4:	mov	w1, #0x0                   	// #0
  40d4a8:	mov	x4, #0x0                   	// #0
  40d4ac:	mov	x5, #0x0                   	// #0
  40d4b0:	mov	x3, #0x0                   	// #0
  40d4b4:	orr	w1, w1, w10, lsl #15
  40d4b8:	bfxil	x3, x4, #0, #48
  40d4bc:	fmov	d0, x5
  40d4c0:	bfi	x3, x1, #48, #16
  40d4c4:	fmov	v0.d[1], x3
  40d4c8:	cbnz	w0, 40d908 <__fxstatat@plt+0xb9e8>
  40d4cc:	ldp	x29, x30, [sp], #80
  40d4d0:	ret
  40d4d4:	tst	x4, #0x800000000000
  40d4d8:	eor	w8, w12, w15
  40d4dc:	orr	x1, x1, #0x3
  40d4e0:	csinc	w0, w0, wzr, ne  // ne = any
  40d4e4:	and	w10, w8, #0xff
  40d4e8:	add	x3, x3, #0x8, lsl #12
  40d4ec:	cmp	x1, #0xa
  40d4f0:	and	x8, x8, #0xff
  40d4f4:	mov	x2, #0x3                   	// #3
  40d4f8:	b.gt	40db0c <__fxstatat@plt+0xbbec>
  40d4fc:	mov	x12, #0x1                   	// #1
  40d500:	mov	x14, #0x530                 	// #1328
  40d504:	lsl	x1, x12, x1
  40d508:	tst	x1, x14
  40d50c:	b.ne	40d70c <__fxstatat@plt+0xb7ec>  // b.any
  40d510:	mov	x14, #0x240                 	// #576
  40d514:	tst	x1, x14
  40d518:	b.ne	40d6f4 <__fxstatat@plt+0xb7d4>  // b.any
  40d51c:	mov	x12, #0x88                  	// #136
  40d520:	tst	x1, x12
  40d524:	b.eq	40d538 <__fxstatat@plt+0xb618>  // b.none
  40d528:	mov	x7, x4
  40d52c:	mov	x5, x6
  40d530:	mov	x16, x2
  40d534:	b	40d410 <__fxstatat@plt+0xb4f0>
  40d538:	lsr	x13, x5, #32
  40d53c:	and	x12, x6, #0xffffffff
  40d540:	and	x15, x5, #0xffffffff
  40d544:	lsr	x6, x6, #32
  40d548:	and	x18, x4, #0xffffffff
  40d54c:	lsr	x2, x4, #32
  40d550:	mul	x4, x13, x12
  40d554:	stp	x21, x22, [sp, #32]
  40d558:	lsr	x22, x7, #32
  40d55c:	and	x5, x7, #0xffffffff
  40d560:	mul	x16, x12, x15
  40d564:	madd	x7, x6, x15, x4
  40d568:	stp	x19, x20, [sp, #16]
  40d56c:	mul	x1, x13, x18
  40d570:	mul	x17, x15, x18
  40d574:	and	x30, x16, #0xffffffff
  40d578:	madd	x15, x2, x15, x1
  40d57c:	add	x16, x7, x16, lsr #32
  40d580:	mul	x21, x22, x12
  40d584:	cmp	x4, x16
  40d588:	mul	x20, x22, x18
  40d58c:	mov	x14, #0x100000000           	// #4294967296
  40d590:	mul	x19, x13, x6
  40d594:	add	x15, x15, x17, lsr #32
  40d598:	mul	x12, x12, x5
  40d59c:	and	x17, x17, #0xffffffff
  40d5a0:	mul	x18, x5, x18
  40d5a4:	add	x4, x19, x14
  40d5a8:	madd	x7, x6, x5, x21
  40d5ac:	csel	x19, x4, x19, hi  // hi = pmore
  40d5b0:	madd	x5, x2, x5, x20
  40d5b4:	cmp	x1, x15
  40d5b8:	mul	x13, x13, x2
  40d5bc:	add	x17, x17, x15, lsl #32
  40d5c0:	mul	x6, x6, x22
  40d5c4:	add	x7, x7, x12, lsr #32
  40d5c8:	add	x5, x5, x18, lsr #32
  40d5cc:	add	x4, x13, x14
  40d5d0:	mul	x2, x2, x22
  40d5d4:	csel	x13, x4, x13, hi  // hi = pmore
  40d5d8:	and	x1, x18, #0xffffffff
  40d5dc:	cmp	x21, x7
  40d5e0:	add	x4, x6, x14
  40d5e4:	add	x30, x30, x16, lsl #32
  40d5e8:	csel	x6, x4, x6, hi  // hi = pmore
  40d5ec:	add	x13, x13, x15, lsr #32
  40d5f0:	cmp	x20, x5
  40d5f4:	add	x1, x1, x5, lsl #32
  40d5f8:	add	x16, x17, x16, lsr #32
  40d5fc:	add	x14, x2, x14
  40d600:	csel	x2, x14, x2, hi  // hi = pmore
  40d604:	add	x16, x19, x16
  40d608:	adds	x1, x1, x13
  40d60c:	and	x12, x12, #0xffffffff
  40d610:	cset	x13, cs  // cs = hs, nlast
  40d614:	cmp	x16, x17
  40d618:	cset	x4, cc  // cc = lo, ul, last
  40d61c:	add	x12, x12, x7, lsl #32
  40d620:	adds	x1, x1, x4
  40d624:	lsr	x5, x5, #32
  40d628:	cset	x4, cs  // cs = hs, nlast
  40d62c:	cmp	x13, #0x0
  40d630:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40d634:	add	x7, x6, x7, lsr #32
  40d638:	cinc	x5, x5, ne  // ne = any
  40d63c:	adds	x6, x16, x12
  40d640:	cset	x4, cs  // cs = hs, nlast
  40d644:	adds	x1, x1, x7
  40d648:	cset	x7, cs  // cs = hs, nlast
  40d64c:	adds	x4, x1, x4
  40d650:	cset	x1, cs  // cs = hs, nlast
  40d654:	cmp	x7, #0x0
  40d658:	orr	x30, x30, x6, lsl #13
  40d65c:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40d660:	cinc	x1, x2, ne  // ne = any
  40d664:	cmp	x30, #0x0
  40d668:	add	x1, x1, x5
  40d66c:	cset	x2, ne  // ne = any
  40d670:	orr	x6, x2, x6, lsr #51
  40d674:	orr	x6, x6, x4, lsl #13
  40d678:	extr	x4, x1, x4, #51
  40d67c:	tbz	x1, #39, 40d990 <__fxstatat@plt+0xba70>
  40d680:	ldp	x19, x20, [sp, #16]
  40d684:	and	x1, x6, #0x1
  40d688:	ldp	x21, x22, [sp, #32]
  40d68c:	orr	x6, x1, x6, lsr #1
  40d690:	orr	x6, x6, x4, lsl #63
  40d694:	lsr	x4, x4, #1
  40d698:	mov	x1, #0x3fff                	// #16383
  40d69c:	add	x2, x3, x1
  40d6a0:	cmp	x2, #0x0
  40d6a4:	b.le	40d83c <__fxstatat@plt+0xb91c>
  40d6a8:	tst	x6, #0x7
  40d6ac:	b.eq	40d6cc <__fxstatat@plt+0xb7ac>  // b.none
  40d6b0:	and	x1, x11, #0xc00000
  40d6b4:	orr	w0, w0, #0x10
  40d6b8:	cmp	x1, #0x400, lsl #12
  40d6bc:	b.eq	40da84 <__fxstatat@plt+0xbb64>  // b.none
  40d6c0:	cmp	x1, #0x800, lsl #12
  40d6c4:	b.eq	40da2c <__fxstatat@plt+0xbb0c>  // b.none
  40d6c8:	cbz	x1, 40da14 <__fxstatat@plt+0xbaf4>
  40d6cc:	tbz	x4, #52, 40d6d8 <__fxstatat@plt+0xb7b8>
  40d6d0:	and	x4, x4, #0xffefffffffffffff
  40d6d4:	add	x2, x3, #0x4, lsl #12
  40d6d8:	mov	x1, #0x7ffe                	// #32766
  40d6dc:	cmp	x2, x1
  40d6e0:	b.gt	40d964 <__fxstatat@plt+0xba44>
  40d6e4:	and	w1, w2, #0x7fff
  40d6e8:	extr	x5, x4, x6, #3
  40d6ec:	ubfx	x4, x4, #3, #48
  40d6f0:	b	40d4b0 <__fxstatat@plt+0xb590>
  40d6f4:	mov	w0, w12
  40d6f8:	mov	w10, #0x0                   	// #0
  40d6fc:	mov	x4, #0xffffffffffff        	// #281474976710655
  40d700:	mov	x5, #0xffffffffffffffff    	// #-1
  40d704:	mov	w1, #0x7fff                	// #32767
  40d708:	b	40d4b0 <__fxstatat@plt+0xb590>
  40d70c:	mov	w15, w10
  40d710:	mov	x13, x8
  40d714:	b	40d410 <__fxstatat@plt+0xb4f0>
  40d718:	orr	x5, x7, x1
  40d71c:	cbz	x5, 40d824 <__fxstatat@plt+0xb904>
  40d720:	cbz	x7, 40d940 <__fxstatat@plt+0xba20>
  40d724:	clz	x0, x7
  40d728:	sub	x4, x0, #0xf
  40d72c:	add	w5, w4, #0x3
  40d730:	mov	w3, #0x3d                  	// #61
  40d734:	sub	w3, w3, w4
  40d738:	lsl	x4, x7, x5
  40d73c:	lsr	x3, x1, x3
  40d740:	orr	x7, x3, x4
  40d744:	lsl	x5, x1, x5
  40d748:	lsr	x8, x2, #63
  40d74c:	mov	x3, #0xffffffffffffc011    	// #-16367
  40d750:	ubfx	x4, x2, #0, #48
  40d754:	sub	x3, x3, x0
  40d758:	and	w15, w8, #0xff
  40d75c:	mov	x13, x8
  40d760:	ubfx	x9, x2, #48, #15
  40d764:	mov	x1, #0x0                   	// #0
  40d768:	mov	x16, #0x0                   	// #0
  40d76c:	mov	w0, #0x0                   	// #0
  40d770:	cbnz	w9, 40d3bc <__fxstatat@plt+0xb49c>
  40d774:	nop
  40d778:	orr	x2, x4, x6
  40d77c:	cbz	x2, 40d7ec <__fxstatat@plt+0xb8cc>
  40d780:	cbz	x4, 40d91c <__fxstatat@plt+0xb9fc>
  40d784:	clz	x9, x4
  40d788:	sub	x2, x9, #0xf
  40d78c:	add	w10, w2, #0x3
  40d790:	mov	w8, #0x3d                  	// #61
  40d794:	sub	w8, w8, w2
  40d798:	lsl	x2, x4, x10
  40d79c:	lsr	x8, x6, x8
  40d7a0:	orr	x4, x8, x2
  40d7a4:	lsl	x6, x6, x10
  40d7a8:	sub	x9, x3, x9
  40d7ac:	mov	x10, #0xffffffffffffc011    	// #-16367
  40d7b0:	mov	x2, #0x0                   	// #0
  40d7b4:	add	x9, x9, x10
  40d7b8:	b	40d3e8 <__fxstatat@plt+0xb4c8>
  40d7bc:	orr	x5, x7, x1
  40d7c0:	cbnz	x5, 40d804 <__fxstatat@plt+0xb8e4>
  40d7c4:	mov	x7, #0x0                   	// #0
  40d7c8:	mov	x1, #0x8                   	// #8
  40d7cc:	mov	x3, #0x7fff                	// #32767
  40d7d0:	mov	x16, #0x2                   	// #2
  40d7d4:	mov	w0, #0x0                   	// #0
  40d7d8:	b	40d3a4 <__fxstatat@plt+0xb484>
  40d7dc:	mov	w1, #0x7fff                	// #32767
  40d7e0:	mov	x4, #0x0                   	// #0
  40d7e4:	mov	x5, #0x0                   	// #0
  40d7e8:	b	40d4b0 <__fxstatat@plt+0xb590>
  40d7ec:	orr	x1, x1, #0x1
  40d7f0:	mov	x9, x3
  40d7f4:	mov	x4, #0x0                   	// #0
  40d7f8:	mov	x6, #0x0                   	// #0
  40d7fc:	mov	x2, #0x1                   	// #1
  40d800:	b	40d3e8 <__fxstatat@plt+0xb4c8>
  40d804:	lsr	x0, x7, #47
  40d808:	mov	x5, x1
  40d80c:	eor	x0, x0, #0x1
  40d810:	mov	x1, #0xc                   	// #12
  40d814:	and	w0, w0, #0x1
  40d818:	mov	x3, #0x7fff                	// #32767
  40d81c:	mov	x16, #0x3                   	// #3
  40d820:	b	40d3a4 <__fxstatat@plt+0xb484>
  40d824:	mov	x7, #0x0                   	// #0
  40d828:	mov	x1, #0x4                   	// #4
  40d82c:	mov	x3, #0x0                   	// #0
  40d830:	mov	x16, #0x1                   	// #1
  40d834:	mov	w0, #0x0                   	// #0
  40d838:	b	40d3a4 <__fxstatat@plt+0xb484>
  40d83c:	mov	x1, #0x1                   	// #1
  40d840:	sub	x2, x1, x2
  40d844:	cmp	x2, #0x74
  40d848:	b.gt	40d8c0 <__fxstatat@plt+0xb9a0>
  40d84c:	cmp	x2, #0x3f
  40d850:	b.le	40d9a0 <__fxstatat@plt+0xba80>
  40d854:	mov	w1, #0x80                  	// #128
  40d858:	sub	w1, w1, w2
  40d85c:	cmp	x2, #0x40
  40d860:	sub	w2, w2, #0x40
  40d864:	lsl	x1, x4, x1
  40d868:	orr	x1, x6, x1
  40d86c:	csel	x6, x1, x6, ne  // ne = any
  40d870:	lsr	x2, x4, x2
  40d874:	cmp	x6, #0x0
  40d878:	cset	x5, ne  // ne = any
  40d87c:	orr	x5, x5, x2
  40d880:	ands	x2, x5, #0x7
  40d884:	b.eq	40d9d4 <__fxstatat@plt+0xbab4>  // b.none
  40d888:	mov	x2, #0x0                   	// #0
  40d88c:	and	x11, x11, #0xc00000
  40d890:	orr	w0, w0, #0x10
  40d894:	cmp	x11, #0x400, lsl #12
  40d898:	b.eq	40dae4 <__fxstatat@plt+0xbbc4>  // b.none
  40d89c:	cmp	x11, #0x800, lsl #12
  40d8a0:	b.eq	40daf8 <__fxstatat@plt+0xbbd8>  // b.none
  40d8a4:	cbz	x11, 40da3c <__fxstatat@plt+0xbb1c>
  40d8a8:	tbnz	x2, #51, 40da54 <__fxstatat@plt+0xbb34>
  40d8ac:	ubfx	x4, x2, #3, #48
  40d8b0:	extr	x5, x2, x5, #3
  40d8b4:	orr	w0, w0, #0x8
  40d8b8:	mov	w1, #0x0                   	// #0
  40d8bc:	b	40d8f0 <__fxstatat@plt+0xb9d0>
  40d8c0:	orr	x5, x6, x4
  40d8c4:	cbz	x5, 40d8e4 <__fxstatat@plt+0xb9c4>
  40d8c8:	and	x11, x11, #0xc00000
  40d8cc:	orr	w0, w0, #0x10
  40d8d0:	cmp	x11, #0x400, lsl #12
  40d8d4:	sub	x5, x1, x8
  40d8d8:	b.eq	40d8e4 <__fxstatat@plt+0xb9c4>  // b.none
  40d8dc:	cmp	x11, #0x800, lsl #12
  40d8e0:	csel	x5, x8, xzr, eq  // eq = none
  40d8e4:	orr	w0, w0, #0x8
  40d8e8:	mov	w1, #0x0                   	// #0
  40d8ec:	mov	x4, #0x0                   	// #0
  40d8f0:	mov	x3, #0x0                   	// #0
  40d8f4:	fmov	d0, x5
  40d8f8:	bfxil	x3, x4, #0, #48
  40d8fc:	bfi	x3, x1, #48, #15
  40d900:	bfi	x3, x10, #63, #1
  40d904:	fmov	v0.d[1], x3
  40d908:	str	q0, [sp, #48]
  40d90c:	bl	40dd50 <__fxstatat@plt+0xbe30>
  40d910:	ldr	q0, [sp, #48]
  40d914:	ldp	x29, x30, [sp], #80
  40d918:	ret
  40d91c:	clz	x9, x6
  40d920:	add	x2, x9, #0x31
  40d924:	add	x9, x9, #0x40
  40d928:	cmp	x2, #0x3c
  40d92c:	b.le	40d78c <__fxstatat@plt+0xb86c>
  40d930:	sub	w2, w2, #0x3d
  40d934:	lsl	x4, x6, x2
  40d938:	mov	x6, #0x0                   	// #0
  40d93c:	b	40d7a8 <__fxstatat@plt+0xb888>
  40d940:	clz	x3, x1
  40d944:	add	x4, x3, #0x31
  40d948:	add	x0, x3, #0x40
  40d94c:	cmp	x4, #0x3c
  40d950:	b.le	40d72c <__fxstatat@plt+0xb80c>
  40d954:	sub	w4, w4, #0x3d
  40d958:	mov	x5, #0x0                   	// #0
  40d95c:	lsl	x7, x1, x4
  40d960:	b	40d748 <__fxstatat@plt+0xb828>
  40d964:	and	x5, x11, #0xc00000
  40d968:	cmp	x5, #0x400, lsl #12
  40d96c:	b.eq	40da68 <__fxstatat@plt+0xbb48>  // b.none
  40d970:	cmp	x5, #0x800, lsl #12
  40d974:	b.eq	40d9f8 <__fxstatat@plt+0xbad8>  // b.none
  40d978:	cbz	x5, 40d9ec <__fxstatat@plt+0xbacc>
  40d97c:	mov	x4, #0xffffffffffff        	// #281474976710655
  40d980:	mov	x5, #0xffffffffffffffff    	// #-1
  40d984:	mov	w2, #0x14                  	// #20
  40d988:	orr	w0, w0, w2
  40d98c:	b	40d8f0 <__fxstatat@plt+0xb9d0>
  40d990:	mov	x3, x9
  40d994:	ldp	x19, x20, [sp, #16]
  40d998:	ldp	x21, x22, [sp, #32]
  40d99c:	b	40d698 <__fxstatat@plt+0xb778>
  40d9a0:	mov	w1, #0x40                  	// #64
  40d9a4:	sub	w1, w1, w2
  40d9a8:	lsr	x3, x6, x2
  40d9ac:	lsl	x6, x6, x1
  40d9b0:	cmp	x6, #0x0
  40d9b4:	lsl	x5, x4, x1
  40d9b8:	cset	x1, ne  // ne = any
  40d9bc:	orr	x5, x5, x3
  40d9c0:	lsr	x2, x4, x2
  40d9c4:	orr	x5, x5, x1
  40d9c8:	tst	x5, #0x7
  40d9cc:	b.ne	40d88c <__fxstatat@plt+0xb96c>  // b.any
  40d9d0:	tbnz	x2, #51, 40db04 <__fxstatat@plt+0xbbe4>
  40d9d4:	ubfx	x4, x2, #3, #48
  40d9d8:	extr	x5, x2, x5, #3
  40d9dc:	mov	w1, #0x0                   	// #0
  40d9e0:	tbz	w11, #11, 40d4b0 <__fxstatat@plt+0xb590>
  40d9e4:	orr	w0, w0, #0x8
  40d9e8:	b	40d8f0 <__fxstatat@plt+0xb9d0>
  40d9ec:	mov	w1, #0x7fff                	// #32767
  40d9f0:	mov	x4, #0x0                   	// #0
  40d9f4:	b	40d984 <__fxstatat@plt+0xba64>
  40d9f8:	cmp	x8, #0x0
  40d9fc:	mov	w2, #0x7fff                	// #32767
  40da00:	mov	x4, #0xffffffffffff        	// #281474976710655
  40da04:	csel	w1, w1, w2, eq  // eq = none
  40da08:	csel	x4, x4, xzr, eq  // eq = none
  40da0c:	csetm	x5, eq  // eq = none
  40da10:	b	40d984 <__fxstatat@plt+0xba64>
  40da14:	and	x1, x6, #0xf
  40da18:	cmp	x1, #0x4
  40da1c:	b.eq	40d6cc <__fxstatat@plt+0xb7ac>  // b.none
  40da20:	adds	x6, x6, #0x4
  40da24:	cinc	x4, x4, cs  // cs = hs, nlast
  40da28:	b	40d6cc <__fxstatat@plt+0xb7ac>
  40da2c:	cbz	x8, 40d6cc <__fxstatat@plt+0xb7ac>
  40da30:	adds	x6, x6, #0x8
  40da34:	cinc	x4, x4, cs  // cs = hs, nlast
  40da38:	b	40d6cc <__fxstatat@plt+0xb7ac>
  40da3c:	and	x1, x5, #0xf
  40da40:	cmp	x1, #0x4
  40da44:	b.eq	40da50 <__fxstatat@plt+0xbb30>  // b.none
  40da48:	adds	x5, x5, #0x4
  40da4c:	cinc	x2, x2, cs  // cs = hs, nlast
  40da50:	tbz	x2, #51, 40d8ac <__fxstatat@plt+0xb98c>
  40da54:	orr	w0, w0, #0x8
  40da58:	mov	w1, #0x1                   	// #1
  40da5c:	mov	x4, #0x0                   	// #0
  40da60:	mov	x5, #0x0                   	// #0
  40da64:	b	40d8f0 <__fxstatat@plt+0xb9d0>
  40da68:	cmp	x8, #0x0
  40da6c:	mov	w2, #0x7fff                	// #32767
  40da70:	mov	x4, #0xffffffffffff        	// #281474976710655
  40da74:	csel	w1, w1, w2, ne  // ne = any
  40da78:	csel	x4, x4, xzr, ne  // ne = any
  40da7c:	csetm	x5, ne  // ne = any
  40da80:	b	40d984 <__fxstatat@plt+0xba64>
  40da84:	cbnz	x8, 40d6cc <__fxstatat@plt+0xb7ac>
  40da88:	b	40da30 <__fxstatat@plt+0xbb10>
  40da8c:	mov	x4, #0x2                   	// #2
  40da90:	cmp	x1, #0xf
  40da94:	b.ne	40dab8 <__fxstatat@plt+0xbb98>  // b.any
  40da98:	tbz	x7, #47, 40dad0 <__fxstatat@plt+0xbbb0>
  40da9c:	tbnz	x2, #47, 40dad0 <__fxstatat@plt+0xbbb0>
  40daa0:	orr	x4, x2, #0x800000000000
  40daa4:	mov	w10, w15
  40daa8:	and	x4, x4, #0xffffffffffff
  40daac:	mov	x5, x6
  40dab0:	mov	w1, #0x7fff                	// #32767
  40dab4:	b	40d4b0 <__fxstatat@plt+0xb590>
  40dab8:	cmp	x1, #0xb
  40dabc:	b.ne	40d408 <__fxstatat@plt+0xb4e8>  // b.any
  40dac0:	mov	x7, x2
  40dac4:	mov	x5, x6
  40dac8:	mov	x16, x4
  40dacc:	b	40d410 <__fxstatat@plt+0xb4f0>
  40dad0:	orr	x4, x7, #0x800000000000
  40dad4:	mov	w10, w12
  40dad8:	and	x4, x4, #0xffffffffffff
  40dadc:	mov	w1, #0x7fff                	// #32767
  40dae0:	b	40d4b0 <__fxstatat@plt+0xb590>
  40dae4:	cbnz	x8, 40da50 <__fxstatat@plt+0xbb30>
  40dae8:	adds	x5, x5, #0x8
  40daec:	cinc	x2, x2, cs  // cs = hs, nlast
  40daf0:	tbnz	x2, #51, 40da54 <__fxstatat@plt+0xbb34>
  40daf4:	b	40d8ac <__fxstatat@plt+0xb98c>
  40daf8:	cbnz	x8, 40dae8 <__fxstatat@plt+0xbbc8>
  40dafc:	tbnz	x2, #51, 40da54 <__fxstatat@plt+0xbb34>
  40db00:	b	40d8ac <__fxstatat@plt+0xb98c>
  40db04:	orr	w0, w0, #0x10
  40db08:	b	40da54 <__fxstatat@plt+0xbb34>
  40db0c:	mov	x2, x4
  40db10:	mov	x4, #0x3                   	// #3
  40db14:	b	40da90 <__fxstatat@plt+0xbb70>
  40db18:	mov	w10, w15
  40db1c:	mov	x8, x13
  40db20:	b	40d42c <__fxstatat@plt+0xb50c>
  40db24:	nop
  40db28:	cbz	w0, 40db6c <__fxstatat@plt+0xbc4c>
  40db2c:	mov	w0, w0
  40db30:	mov	w1, #0x403e                	// #16446
  40db34:	clz	x3, x0
  40db38:	mov	w2, #0x402f                	// #16431
  40db3c:	sub	w1, w1, w3
  40db40:	mov	x3, #0x0                   	// #0
  40db44:	sub	w2, w2, w1
  40db48:	and	w1, w1, #0x7fff
  40db4c:	lsl	x0, x0, x2
  40db50:	and	x0, x0, #0xffffffffffff
  40db54:	mov	x2, #0x0                   	// #0
  40db58:	fmov	d0, x2
  40db5c:	bfxil	x3, x0, #0, #48
  40db60:	bfi	x3, x1, #48, #16
  40db64:	fmov	v0.d[1], x3
  40db68:	ret
  40db6c:	mov	x0, #0x0                   	// #0
  40db70:	mov	x3, #0x0                   	// #0
  40db74:	bfxil	x3, x0, #0, #48
  40db78:	mov	x2, #0x0                   	// #0
  40db7c:	fmov	d0, x2
  40db80:	mov	w1, #0x0                   	// #0
  40db84:	bfi	x3, x1, #48, #16
  40db88:	fmov	v0.d[1], x3
  40db8c:	ret
  40db90:	stp	x29, x30, [sp, #-48]!
  40db94:	mov	x29, sp
  40db98:	str	x19, [sp, #16]
  40db9c:	str	q0, [sp, #32]
  40dba0:	ldr	x19, [sp, #32]
  40dba4:	ldr	x1, [sp, #40]
  40dba8:	mrs	x0, fpcr
  40dbac:	ubfx	x3, x1, #48, #15
  40dbb0:	mov	x2, x19
  40dbb4:	mov	x4, #0x3ffe                	// #16382
  40dbb8:	ubfx	x19, x1, #0, #48
  40dbbc:	cmp	x3, x4
  40dbc0:	b.gt	40dbec <__fxstatat@plt+0xbccc>
  40dbc4:	cbnz	x3, 40dbd0 <__fxstatat@plt+0xbcb0>
  40dbc8:	orr	x19, x2, x19
  40dbcc:	cbz	x19, 40dbdc <__fxstatat@plt+0xbcbc>
  40dbd0:	mov	w0, #0x10                  	// #16
  40dbd4:	mov	x19, #0x0                   	// #0
  40dbd8:	bl	40dd50 <__fxstatat@plt+0xbe30>
  40dbdc:	mov	x0, x19
  40dbe0:	ldr	x19, [sp, #16]
  40dbe4:	ldp	x29, x30, [sp], #48
  40dbe8:	ret
  40dbec:	lsr	x0, x1, #63
  40dbf0:	mov	x4, #0x403f                	// #16447
  40dbf4:	and	w0, w0, #0xff
  40dbf8:	and	x5, x0, #0xff
  40dbfc:	sub	x4, x4, x5
  40dc00:	cmp	x4, x3
  40dc04:	b.le	40dc58 <__fxstatat@plt+0xbd38>
  40dc08:	cbnz	x5, 40dc6c <__fxstatat@plt+0xbd4c>
  40dc0c:	mov	x1, x3
  40dc10:	mov	x0, #0x406f                	// #16495
  40dc14:	sub	x3, x0, x3
  40dc18:	orr	x4, x19, #0x1000000000000
  40dc1c:	cmp	x3, #0x3f
  40dc20:	b.gt	40dc7c <__fxstatat@plt+0xbd5c>
  40dc24:	mov	w3, #0xffffbfd1            	// #-16431
  40dc28:	add	w3, w1, w3
  40dc2c:	sub	w1, w0, w1
  40dc30:	lsl	x0, x2, x3
  40dc34:	cmp	x0, #0x0
  40dc38:	lsr	x19, x2, x1
  40dc3c:	cset	w0, ne  // ne = any
  40dc40:	lsl	x4, x4, x3
  40dc44:	orr	x19, x19, x4
  40dc48:	cbz	w0, 40dbdc <__fxstatat@plt+0xbcbc>
  40dc4c:	mov	w0, #0x10                  	// #16
  40dc50:	bl	40dd50 <__fxstatat@plt+0xbe30>
  40dc54:	b	40dbdc <__fxstatat@plt+0xbcbc>
  40dc58:	eor	w19, w0, #0x1
  40dc5c:	mov	w0, #0x1                   	// #1
  40dc60:	sbfx	x19, x19, #0, #1
  40dc64:	bl	40dd50 <__fxstatat@plt+0xbe30>
  40dc68:	b	40dbdc <__fxstatat@plt+0xbcbc>
  40dc6c:	mov	w0, #0x1                   	// #1
  40dc70:	mov	x19, #0x0                   	// #0
  40dc74:	bl	40dd50 <__fxstatat@plt+0xbe30>
  40dc78:	b	40dbdc <__fxstatat@plt+0xbcbc>
  40dc7c:	mov	w0, #0xffffc011            	// #-16367
  40dc80:	add	w5, w1, w0
  40dc84:	mov	w0, #0x402f                	// #16431
  40dc88:	cmp	x3, #0x40
  40dc8c:	sub	w1, w0, w1
  40dc90:	lsl	x0, x4, x5
  40dc94:	orr	x0, x2, x0
  40dc98:	csel	x2, x0, x2, ne  // ne = any
  40dc9c:	lsr	x19, x4, x1
  40dca0:	cmp	x2, #0x0
  40dca4:	cset	w0, ne  // ne = any
  40dca8:	b	40dc48 <__fxstatat@plt+0xbd28>
  40dcac:	nop
  40dcb0:	cbz	x0, 40dd04 <__fxstatat@plt+0xbde4>
  40dcb4:	clz	x2, x0
  40dcb8:	mov	w1, #0x403e                	// #16446
  40dcbc:	sub	w1, w1, w2
  40dcc0:	mov	x2, #0x406f                	// #16495
  40dcc4:	and	w4, w1, #0x7fff
  40dcc8:	sub	x3, x2, w1, sxtw
  40dccc:	cmp	x3, #0x3f
  40dcd0:	b.gt	40dd24 <__fxstatat@plt+0xbe04>
  40dcd4:	sub	w2, w2, w1
  40dcd8:	mov	w3, #0xffffbfd1            	// #-16431
  40dcdc:	add	w1, w1, w3
  40dce0:	mov	x3, #0x0                   	// #0
  40dce4:	lsr	x1, x0, x1
  40dce8:	and	x1, x1, #0xffffffffffff
  40dcec:	lsl	x0, x0, x2
  40dcf0:	fmov	d0, x0
  40dcf4:	bfxil	x3, x1, #0, #48
  40dcf8:	bfi	x3, x4, #48, #16
  40dcfc:	fmov	v0.d[1], x3
  40dd00:	ret
  40dd04:	mov	x1, #0x0                   	// #0
  40dd08:	mov	x3, #0x0                   	// #0
  40dd0c:	bfxil	x3, x1, #0, #48
  40dd10:	fmov	d0, x0
  40dd14:	mov	w4, #0x0                   	// #0
  40dd18:	bfi	x3, x4, #48, #16
  40dd1c:	fmov	v0.d[1], x3
  40dd20:	ret
  40dd24:	mov	w2, #0x402f                	// #16431
  40dd28:	sub	w1, w2, w1
  40dd2c:	mov	x3, #0x0                   	// #0
  40dd30:	lsl	x1, x0, x1
  40dd34:	and	x1, x1, #0xffffffffffff
  40dd38:	mov	x0, #0x0                   	// #0
  40dd3c:	fmov	d0, x0
  40dd40:	bfxil	x3, x1, #0, #48
  40dd44:	bfi	x3, x4, #48, #16
  40dd48:	fmov	v0.d[1], x3
  40dd4c:	ret
  40dd50:	tbz	w0, #0, 40dd60 <__fxstatat@plt+0xbe40>
  40dd54:	movi	v1.2s, #0x0
  40dd58:	fdiv	s0, s1, s1
  40dd5c:	mrs	x1, fpsr
  40dd60:	tbz	w0, #1, 40dd74 <__fxstatat@plt+0xbe54>
  40dd64:	fmov	s1, #1.000000000000000000e+00
  40dd68:	movi	v2.2s, #0x0
  40dd6c:	fdiv	s0, s1, s2
  40dd70:	mrs	x1, fpsr
  40dd74:	tbz	w0, #2, 40dd94 <__fxstatat@plt+0xbe74>
  40dd78:	mov	w2, #0xc5ae                	// #50606
  40dd7c:	mov	w1, #0x7f7fffff            	// #2139095039
  40dd80:	movk	w2, #0x749d, lsl #16
  40dd84:	fmov	s1, w1
  40dd88:	fmov	s2, w2
  40dd8c:	fadd	s0, s1, s2
  40dd90:	mrs	x1, fpsr
  40dd94:	tbz	w0, #3, 40dda4 <__fxstatat@plt+0xbe84>
  40dd98:	movi	v1.2s, #0x80, lsl #16
  40dd9c:	fmul	s0, s1, s1
  40dda0:	mrs	x1, fpsr
  40dda4:	tbz	w0, #4, 40ddbc <__fxstatat@plt+0xbe9c>
  40dda8:	mov	w0, #0x7f7fffff            	// #2139095039
  40ddac:	fmov	s2, #1.000000000000000000e+00
  40ddb0:	fmov	s1, w0
  40ddb4:	fsub	s0, s1, s2
  40ddb8:	mrs	x0, fpsr
  40ddbc:	ret
  40ddc0:	stp	x29, x30, [sp, #-64]!
  40ddc4:	mov	x29, sp
  40ddc8:	stp	x19, x20, [sp, #16]
  40ddcc:	adrp	x20, 420000 <__fxstatat@plt+0x1e0e0>
  40ddd0:	add	x20, x20, #0xdf0
  40ddd4:	stp	x21, x22, [sp, #32]
  40ddd8:	adrp	x21, 420000 <__fxstatat@plt+0x1e0e0>
  40dddc:	add	x21, x21, #0xde8
  40dde0:	sub	x20, x20, x21
  40dde4:	mov	w22, w0
  40dde8:	stp	x23, x24, [sp, #48]
  40ddec:	mov	x23, x1
  40ddf0:	mov	x24, x2
  40ddf4:	bl	4019f0 <mbrtowc@plt-0x40>
  40ddf8:	cmp	xzr, x20, asr #3
  40ddfc:	b.eq	40de28 <__fxstatat@plt+0xbf08>  // b.none
  40de00:	asr	x20, x20, #3
  40de04:	mov	x19, #0x0                   	// #0
  40de08:	ldr	x3, [x21, x19, lsl #3]
  40de0c:	mov	x2, x24
  40de10:	add	x19, x19, #0x1
  40de14:	mov	x1, x23
  40de18:	mov	w0, w22
  40de1c:	blr	x3
  40de20:	cmp	x20, x19
  40de24:	b.ne	40de08 <__fxstatat@plt+0xbee8>  // b.any
  40de28:	ldp	x19, x20, [sp, #16]
  40de2c:	ldp	x21, x22, [sp, #32]
  40de30:	ldp	x23, x24, [sp, #48]
  40de34:	ldp	x29, x30, [sp], #64
  40de38:	ret
  40de3c:	nop
  40de40:	ret
  40de44:	nop
  40de48:	adrp	x2, 421000 <__fxstatat@plt+0x1f0e0>
  40de4c:	mov	x1, #0x0                   	// #0
  40de50:	ldr	x2, [x2, #648]
  40de54:	b	401af0 <__cxa_atexit@plt>
  40de58:	mov	x2, x1
  40de5c:	mov	w1, w0
  40de60:	mov	w0, #0x0                   	// #0
  40de64:	b	401e30 <__fxstat@plt>
  40de68:	mov	x4, x1
  40de6c:	mov	x5, x2
  40de70:	mov	w1, w0
  40de74:	mov	x2, x4
  40de78:	mov	w0, #0x0                   	// #0
  40de7c:	mov	w4, w3
  40de80:	mov	x3, x5
  40de84:	b	401f20 <__fxstatat@plt>

Disassembly of section .fini:

000000000040de88 <.fini>:
  40de88:	stp	x29, x30, [sp, #-16]!
  40de8c:	mov	x29, sp
  40de90:	ldp	x29, x30, [sp], #16
  40de94:	ret
