

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n3_1_L_n3_2'
================================================================
* Date:           Tue Jan 20 09:52:10 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.935 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       68|       68|  0.816 us|  0.816 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n3_1_L_n3_2  |       66|       66|         4|          1|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_i4277_phi = alloca i32 1"   --->   Operation 7 'alloca' 'add_i4277_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_ln127 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_i4863_phi = alloca i32 1"   --->   Operation 9 'alloca' 'add_i4863_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_i5025_phi = alloca i32 1"   --->   Operation 10 'alloca' 'add_i5025_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%m27_2 = alloca i32 1" [case_3.cc:22]   --->   Operation 11 'alloca' 'm27_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_n3_1 = alloca i32 1" [case_3.cc:109]   --->   Operation 12 'alloca' 'i_n3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten21 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln108_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sext_ln108_1"   --->   Operation 14 'read' 'sext_ln108_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul_i4971_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mul_i4971_cast"   --->   Operation 15 'read' 'mul_i4971_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m43_cast70_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %m43_cast70"   --->   Operation 16 'read' 'm43_cast70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_scalar_load_2_cast"   --->   Operation 17 'read' 'in_scalar_load_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m27_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_1_reload"   --->   Operation 18 'read' 'm27_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln108_1_cast = sext i4 %sext_ln108_1_read"   --->   Operation 19 'sext' 'sext_ln108_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_i4971_cast_cast = sext i8 %mul_i4971_cast_read"   --->   Operation 20 'sext' 'mul_i4971_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast_cast = sext i4 %in_scalar_load_2_cast_read"   --->   Operation 21 'sext' 'in_scalar_load_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%m43_cast70_cast = sext i5 %m43_cast70_read"   --->   Operation 22 'sext' 'm43_cast70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_14, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_10, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_8, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_6, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_4, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_2, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_0, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten21"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln109 = store i4 0, i4 %i_n3_1" [case_3.cc:109]   --->   Operation 31 'store' 'store_ln109' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_1_reload_read, i16 %m27_2" [case_3.cc:22]   --->   Operation 32 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc197"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten21_load = load i7 %indvar_flatten21" [case_3.cc:108]   --->   Operation 34 'load' 'indvar_flatten21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.87ns)   --->   "%icmp_ln108 = icmp_eq  i7 %indvar_flatten21_load, i7 64" [case_3.cc:108]   --->   Operation 35 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln108 = add i7 %indvar_flatten21_load, i7 1" [case_3.cc:108]   --->   Operation 36 'add' 'add_ln108' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc200, void %for.cond.cleanup47.exitStub" [case_3.cc:108]   --->   Operation 37 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_n3_1_load = load i4 %i_n3_1" [case_3.cc:109]   --->   Operation 38 'load' 'i_n3_1_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%icmp_ln109 = icmp_eq  i4 %i_n3_1_load, i4 8" [case_3.cc:109]   --->   Operation 39 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.02ns)   --->   "%select_ln22 = select i1 %icmp_ln109, i4 0, i4 %i_n3_1_load" [case_3.cc:22]   --->   Operation 40 'select' 'select_ln22' <Predicate = (!icmp_ln108)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i4 %select_ln22" [case_3.cc:109]   --->   Operation 41 'zext' 'zext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in_data_0_addr = getelementptr i8 %in_data_0, i64 0, i64 %zext_ln109" [case_3.cc:110]   --->   Operation 42 'getelementptr' 'in_data_0_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%m39 = load i4 %in_data_0_addr" [case_3.cc:110]   --->   Operation 43 'load' 'm39' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%in_data_10_addr = getelementptr i8 %in_data_10, i64 0, i64 %zext_ln109" [case_3.cc:113]   --->   Operation 44 'getelementptr' 'in_data_10_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%in_data_10_load = load i4 %in_data_10_addr" [case_3.cc:113]   --->   Operation 45 'load' 'in_data_10_load' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%in_data_8_addr = getelementptr i8 %in_data_8, i64 0, i64 %zext_ln109" [case_3.cc:126]   --->   Operation 46 'getelementptr' 'in_data_8_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:126]   --->   Operation 47 'load' 'in_data_8_load' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%in_data_4_addr = getelementptr i8 %in_data_4, i64 0, i64 %zext_ln109" [case_3.cc:127]   --->   Operation 48 'getelementptr' 'in_data_4_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_3.cc:127]   --->   Operation 49 'load' 'in_data_4_load' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln109 = add i4 %select_ln22, i4 1" [case_3.cc:109]   --->   Operation 50 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln108 = store i7 %add_ln108, i7 %indvar_flatten21" [case_3.cc:108]   --->   Operation 51 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln109 = store i4 %add_ln109, i4 %i_n3_1" [case_3.cc:109]   --->   Operation 52 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 53 [1/2] ( I:2.32ns O:2.32ns )   --->   "%m39 = load i4 %in_data_0_addr" [case_3.cc:110]   --->   Operation 53 'load' 'm39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%in_data_6_addr = getelementptr i8 %in_data_6, i64 0, i64 %zext_ln109" [case_3.cc:110]   --->   Operation 54 'getelementptr' 'in_data_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%in_data_6_load = load i4 %in_data_6_addr" [case_3.cc:110]   --->   Operation 55 'load' 'in_data_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 56 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load = load i4 %in_data_10_addr" [case_3.cc:113]   --->   Operation 56 'load' 'in_data_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_data_2_addr = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln109" [case_3.cc:113]   --->   Operation 57 'getelementptr' 'in_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:113]   --->   Operation 58 'load' 'in_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i8 %m39" [case_3.cc:122]   --->   Operation 59 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i8 %in_data_10_load" [case_3.cc:122]   --->   Operation 60 'trunc' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.49ns)   --->   "%m46 = mul i5 %trunc_ln122_1, i5 %trunc_ln122" [case_3.cc:122]   --->   Operation 61 'mul' 'm46' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%in_data_14_addr = getelementptr i8 %in_data_14, i64 0, i64 %zext_ln109" [case_3.cc:124]   --->   Operation 62 'getelementptr' 'in_data_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_3.cc:124]   --->   Operation 63 'load' 'in_data_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 64 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:126]   --->   Operation 64 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%m48 = trunc i8 %in_data_8_load" [case_3.cc:126]   --->   Operation 65 'trunc' 'm48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load = load i4 %in_data_4_addr" [case_3.cc:127]   --->   Operation 66 'load' 'in_data_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%m49 = trunc i8 %in_data_4_load" [case_3.cc:127]   --->   Operation 67 'trunc' 'm49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i2 %m48" [case_3.cc:128]   --->   Operation 68 'sext' 'sext_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln128_1 = sext i3 %m49" [case_3.cc:128]   --->   Operation 69 'sext' 'sext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.65ns)   --->   "%add_ln128_5 = add i4 %sext_ln128_1, i4 %sext_ln128" [case_3.cc:128]   --->   Operation 70 'add' 'add_ln128_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln127 = store i3 %m49, i3 %phi_ln127" [case_3.cc:127]   --->   Operation 71 'store' 'store_ln127' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.93>
ST_3 : Operation 72 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load = load i4 %in_data_6_addr" [case_3.cc:110]   --->   Operation 72 'load' 'in_data_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i8 %m39" [case_3.cc:110]   --->   Operation 73 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i8 %in_data_6_load" [case_3.cc:110]   --->   Operation 74 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.91ns)   --->   "%m37 = add i9 %sext_ln110_1, i9 %sext_ln110" [case_3.cc:110]   --->   Operation 75 'add' 'm37' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:113]   --->   Operation 76 'load' 'in_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i8 %in_data_10_load" [case_3.cc:113]   --->   Operation 77 'sext' 'sext_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln113_1 = sext i8 %in_data_2_load" [case_3.cc:113]   --->   Operation 78 'sext' 'sext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.91ns)   --->   "%m40 = add i9 %sext_ln113_1, i9 %sext_ln113" [case_3.cc:113]   --->   Operation 79 'add' 'm40' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i9 %m37" [case_3.cc:114]   --->   Operation 80 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i9 %m40" [case_3.cc:122]   --->   Operation 81 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i5 %m46" [case_3.cc:124]   --->   Operation 82 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load = load i4 %in_data_14_addr" [case_3.cc:124]   --->   Operation 83 'load' 'in_data_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 84 [1/1] (1.91ns)   --->   "%m47 = add i8 %in_data_14_load, i8 %in_scalar_load_2_cast_cast" [case_3.cc:124]   --->   Operation 84 'add' 'm47' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i8 %m47" [case_3.cc:126]   --->   Operation 85 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.82ns)   --->   "%add_ln128 = add i10 %m43_cast70_cast, i10 %sext_ln122" [case_3.cc:128]   --->   Operation 86 'add' 'add_ln128' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.91ns)   --->   "%add_ln128_1 = add i9 %mul_i4971_cast_cast, i9 %sext_ln110" [case_3.cc:128]   --->   Operation 87 'add' 'add_ln128_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln128_3 = sext i9 %add_ln128_1" [case_3.cc:128]   --->   Operation 88 'sext' 'sext_ln128_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.82ns)   --->   "%add_ln128_2 = add i10 %sext_ln128_3, i10 %sext_ln114" [case_3.cc:128]   --->   Operation 89 'add' 'add_ln128_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_4 = add i9 %sext_ln126, i9 %sext_ln124" [case_3.cc:128]   --->   Operation 90 'add' 'add_ln128_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln128_5 = sext i4 %add_ln128_5" [case_3.cc:128]   --->   Operation 91 'sext' 'sext_ln128_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln128_6 = add i5 %sext_ln128_5, i5 %sext_ln108_1_cast" [case_3.cc:128]   --->   Operation 92 'add' 'add_ln128_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln128_6 = sext i5 %add_ln128_6" [case_3.cc:128]   --->   Operation 93 'sext' 'sext_ln128_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln128_7 = add i9 %sext_ln128_6, i9 %add_ln128_4" [case_3.cc:128]   --->   Operation 94 'add' 'add_ln128_7' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln110 = store i9 %m37, i9 %add_i5025_phi" [case_3.cc:110]   --->   Operation 95 'store' 'store_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln113 = store i9 %m40, i9 %add_i4863_phi" [case_3.cc:113]   --->   Operation 96 'store' 'store_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln124 = store i8 %m47, i8 %add_i4277_phi" [case_3.cc:124]   --->   Operation 97 'store' 'store_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%add_i4277_phi_load = load i8 %add_i4277_phi"   --->   Operation 111 'load' 'add_i4277_phi_load' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%phi_ln127_load = load i3 %phi_ln127"   --->   Operation 112 'load' 'phi_ln127_load' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%add_i4863_phi_load = load i9 %add_i4863_phi"   --->   Operation 113 'load' 'add_i4863_phi_load' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%add_i5025_phi_load = load i9 %add_i5025_phi"   --->   Operation 114 'load' 'add_i5025_phi_load' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%m27_2_load_1 = load i16 %m27_2"   --->   Operation 115 'load' 'm27_2_load_1' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_2_out, i16 %m27_2_load_1"   --->   Operation 116 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %add_i5025_phi_out, i9 %add_i5025_phi_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %add_i4863_phi_out, i9 %add_i4863_phi_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %phi_ln127_out, i3 %phi_ln127_load"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %conv3_i_i4798204_phi_out, i9 %add_i5025_phi_load"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %add_i4277_phi_out, i8 %add_i4277_phi_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %conv3_i12_i4097189_phi_out, i3 %phi_ln127_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.42>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%m27_2_load = load i16 %m27_2" [case_3.cc:128]   --->   Operation 98 'load' 'm27_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n3_1_L_n3_2_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 101 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln128_2 = sext i10 %add_ln128" [case_3.cc:128]   --->   Operation 102 'sext' 'sext_ln128_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln128_4 = sext i10 %add_ln128_2" [case_3.cc:128]   --->   Operation 103 'sext' 'sext_ln128_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_3 = add i11 %sext_ln128_4, i11 %sext_ln128_2" [case_3.cc:128]   --->   Operation 104 'add' 'add_ln128_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln128_7 = sext i9 %add_ln128_7" [case_3.cc:128]   --->   Operation 105 'sext' 'sext_ln128_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln128_8 = add i11 %sext_ln128_7, i11 %add_ln128_3" [case_3.cc:128]   --->   Operation 106 'add' 'add_ln128_8' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln128_8 = sext i11 %add_ln128_8" [case_3.cc:128]   --->   Operation 107 'sext' 'sext_ln128_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.07ns)   --->   "%m27 = add i16 %m27_2_load, i16 %sext_ln128_8" [case_3.cc:128]   --->   Operation 108 'add' 'm27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27, i16 %m27_2" [case_3.cc:22]   --->   Operation 109 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc197" [case_3.cc:109]   --->   Operation 110 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 7.670ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln109', case_3.cc:109) of constant 0 on local variable 'i_n3_1', case_3.cc:109 [44]  (1.588 ns)
	'load' operation 4 bit ('i_n3_1_load', case_3.cc:109) on local variable 'i_n3_1', case_3.cc:109 [54]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln109', case_3.cc:109) [57]  (1.735 ns)
	'select' operation 4 bit ('select_ln22', case_3.cc:22) [58]  (1.024 ns)
	'add' operation 4 bit ('add_ln109', case_3.cc:109) [110]  (1.735 ns)
	'store' operation 0 bit ('store_ln109', case_3.cc:109) of variable 'add_ln109', case_3.cc:109 on local variable 'i_n3_1', case_3.cc:109 [112]  (1.588 ns)

 <State 2>: 5.812ns
The critical path consists of the following:
	'load' operation 8 bit ('m39', case_3.cc:110) on array 'in_data_0' [62]  (2.322 ns)
	'mul' operation 5 bit ('m46', case_3.cc:122) [79]  (3.490 ns)

 <State 3>: 7.935ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_14_load', case_3.cc:124) on array 'in_data_14' [82]  (2.322 ns)
	'add' operation 8 bit ('m47', case_3.cc:124) [83]  (1.915 ns)
	'add' operation 9 bit ('add_ln128_4', case_3.cc:128) [100]  (0.000 ns)
	'add' operation 9 bit ('add_ln128_7', case_3.cc:128) [105]  (3.698 ns)

 <State 4>: 7.422ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln128_3', case_3.cc:128) [99]  (0.000 ns)
	'add' operation 11 bit ('add_ln128_8', case_3.cc:128) [107]  (3.757 ns)
	'add' operation 16 bit ('m27', case_3.cc:128) [109]  (2.077 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm27', case_3.cc:128 on local variable 'm27', case_3.cc:22 [113]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
