;redcode
;assert 1
	SPL 0, <132
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN @12, #200
	SUB @121, 108
	SUB 0, 990
	SUB 800, 686
	SUB 800, 686
	SPL @200, @1
	SPL @200, @1
	SPL @200, @1
	DJN -1, @-20
	SUB 210, 60
	CMP <40, @2
	DJN -1, @-20
	JMZ <0, 0
	DAT <90, #14
	JMZ <0, 0
	ADD 210, @30
	SLT 20, 19
	SUB @121, 106
	DJN 20, -13
	SUB <40, @2
	SUB <40, @2
	MOV <40, @2
	ADD 10, -81
	MOV 0, 0
	SUB @121, 108
	JMN 210, 30
	SPL 800, 606
	CMP 800, 686
	CMP 800, 686
	SUB 800, 686
	JMN 0, 0
	ADD 240, @30
	SUB @121, 108
	ADD 240, @30
	CMP 800, 686
	SUB @121, 108
	SLT #400, 31
	CMP 800, 686
	SPL 0, <132
	SPL 0, <132
	JMN <0, 0
	JMN <121, 106
	MOV -1, <-20
	SPL 0, <132
	MOV -1, <-20
	SUB 0, 990
	MOV -1, <-20
