$date
	Tue Jun 13 12:57:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module basic_gates_tb $end
$var wire 8 ! y [7:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module ba $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 8 & y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
x%
x$
x#
x"
bx !
$end
#1
0%
0$
b1100111 !
b1100111 &
0#
0"
#2
1$
b10101001 !
b10101001 &
1#
#3
1%
b10101010 !
b10101010 &
0$
0#
1"
#4
b1011000 !
b1011000 &
0%
1#
