info x 34 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 barrel_shifter_32bit
term mark 23 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 4 0 164 11 0 257 2 0 0 0 0 0 1 1 0 sInstd_logic_vectorRISING_EDGENone
var add 2 31 0 164 12 0 257 2 0 0 0 0 0 1 1 0 inputInstd_logic_vectorRISING_EDGENone
var add 3 31 0 164 13 0 257 2 0 0 0 0 0 1 1 0 outputOutstd_logic_vectorRISING_EDGENone
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 107 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000
cell fill 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00001
cell fill 1 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00010
cell fill 1 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00011
cell fill 1 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00100
cell fill 1 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01000
cell fill 1 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01100
cell fill 1 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10000
cell fill 1 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100
cell fill 1 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11000
cell fill 1 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11100
cell fill 1 22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11111
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000000000001111
time info 1 1 10 10 50 50 0 1 0 0 0 0 0 0 0 0 ns
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 3002253568 29688792 0 0 0 0 0 0 0 0 0 0 0 0 0 barrel_shifter_32bit.vhdl
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 2 -1 3 5 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = barrel_shifter_32bit.vhdl
Wed Jan 26 19:51:46 2005
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
