library ieee;
use ieee.std_logic_1164.all;

entity ul is
port(a,b: in std_logic_vector(2 downto 0);
		sel: in std_logic_vector(1 downto 0);
		salsum: out std_logic_vector(2 downto 0));
end entity sum;