INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:09:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.845ns period=5.690ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.845ns period=5.690ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.690ns  (clk rise@5.690ns - clk rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 2.134ns (37.334%)  route 3.582ns (62.666%))
  Logic Levels:           20  (CARRY4=11 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.173 - 5.690 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3710, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X61Y119        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/Q
                         net (fo=50, routed)          0.431     1.155    lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q
    SLICE_X60Y120        LUT4 (Prop_lut4_I0_O)        0.043     1.198 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_8__0/O
                         net (fo=1, routed)           0.000     1.198    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_8__0_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.449 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.449    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.498 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.498    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_3__0_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.547 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.547    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_4__0_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.692 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_4__0/O[3]
                         net (fo=4, routed)           0.222     1.914    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_4__0_n_4
    SLICE_X59Y123        LUT3 (Prop_lut3_I0_O)        0.120     2.034 f  lsq3/handshake_lsq_lsq3_core/ldq_head_q[1]_i_10__0/O
                         net (fo=34, routed)          0.581     2.616    lsq3/handshake_lsq_lsq3_core/ldq_head_q[1]_i_10__0_n_0
    SLICE_X60Y118        LUT6 (Prop_lut6_I0_O)        0.043     2.659 f  lsq3/handshake_lsq_lsq3_core/dataReg[23]_i_2__0/O
                         net (fo=2, routed)           0.443     3.102    lsq3/handshake_lsq_lsq3_core/dataReg[23]_i_2__0_n_0
    SLICE_X62Y119        LUT5 (Prop_lut5_I1_O)        0.043     3.145 f  lsq3/handshake_lsq_lsq3_core/data_tehb/expX_c1[0]_i_5/O
                         net (fo=1, routed)           0.168     3.314    lsq3/handshake_lsq_lsq3_core/load0_dataOut[23]
    SLICE_X62Y120        LUT6 (Prop_lut6_I3_O)        0.043     3.357 f  lsq3/handshake_lsq_lsq3_core/expX_c1[0]_i_3/O
                         net (fo=7, routed)           0.240     3.597    lsq3/handshake_lsq_lsq3_core/dataReg_reg[23]
    SLICE_X62Y120        LUT4 (Prop_lut4_I1_O)        0.043     3.640 f  lsq3/handshake_lsq_lsq3_core/newY_c1[22]_i_3/O
                         net (fo=26, routed)          0.184     3.824    lsq3/handshake_lsq_lsq3_core/newY_c1[22]_i_3_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I0_O)        0.043     3.867 r  lsq3/handshake_lsq_lsq3_core/newY_c1[0]_i_5/O
                         net (fo=24, routed)          0.437     4.305    lsq3/handshake_lsq_lsq3_core/dataReg_reg[29]_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I3_O)        0.043     4.348 r  lsq3/handshake_lsq_lsq3_core/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.468     4.816    addf0/operator/DI[3]
    SLICE_X61Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.000 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.000    addf0/operator/ltOp_carry_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.049 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.049    addf0/operator/ltOp_carry__0_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.098 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.007     5.105    addf0/operator/ltOp_carry__1_n_0
    SLICE_X61Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.154 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.154    addf0/operator/ltOp_carry__2_n_0
    SLICE_X61Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.281 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.213     5.494    lsq3/handshake_lsq_lsq3_core/CO[0]
    SLICE_X61Y127        LUT2 (Prop_lut2_I0_O)        0.130     5.624 r  lsq3/handshake_lsq_lsq3_core/i__carry_i_4/O
                         net (fo=1, routed)           0.185     5.809    addf0/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X60Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.071 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.071    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X60Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.224 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     6.224    addf0/operator/expDiff_c0[5]
    SLICE_X60Y126        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.690     5.690 r  
                                                      0.000     5.690 r  clk (IN)
                         net (fo=3710, unset)         0.483     6.173    addf0/operator/clk
    SLICE_X60Y126        FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     6.173    
                         clock uncertainty           -0.035     6.137    
    SLICE_X60Y126        FDRE (Setup_fdre_C_D)        0.048     6.185    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.185    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 -0.039    




