TILE: W_IO
# {side: <>, source_name: <>, X-offset: <>, Y-offset: <>, destination_name: <>, wires: <>}
INCLUDE:
PORTS: [
    # {side: WEST, name: out3, inOut: output, wires: 32, terminal: true},
    # {side: WEST, name: in3, inOut: input, wires: 32, terminal: true},

    {side: EAST, name: in1, inOut: input, wires: 32, terminal: false},
    {side: EAST, name: out1, inOut: output, wires: 32, terminal: false},
  ]
WIRES: [
  {source_name: out1, X-offset:  1, Y-offset: 0, destination_name: in3},
  
]
BELS: [
    {BEL: ../include/IO.v, prefix: "W_"},

]
MATRIX: ./list.py
CONFIG_MEM: ./W_IO_ConfigMem.csv