Timing Analyzer report for vexrisc_full
Fri Feb 26 15:48:09 2021
Quartus Prime Version 20.3.0 Build 158 09/24/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Fmax Summary
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Metastability Summary 1 Slow vid1 100C Model
 14. Metastability Summary 1 Slow vid1 0C Model
 15. Metastability Summary Slow 900mV 100C Model
 16. Metastability Summary Slow 900mV 0C Model
 17. Metastability Summary Fast 900mV 100C Model
 18. Metastability Summary Fast 900mV 0C Model
 19. Board Trace Model Assignments
 20. Input Transition Times
 21. Signal Integrity Metrics (Slow 900mv 100c Model)
 22. Setup Transfers
 23. Hold Transfers
---- Setup Reports ----
     ---- clk Reports ----
           24. Command Info
           25. Summary of Paths
           26. Path #1: Setup slack is 0.070 
           27. Path #2: Setup slack is 0.070 
           28. Path #3: Setup slack is 0.074 
           29. Path #4: Setup slack is 0.077 
           30. Path #5: Setup slack is 0.095 
           31. Path #6: Setup slack is 0.095 
           32. Path #7: Setup slack is 0.099 
           33. Path #8: Setup slack is 0.106 
           34. Path #9: Setup slack is 0.111 
           35. Path #10: Setup slack is 0.112 
---- Hold Reports ----
     ---- clk Reports ----
           36. Command Info
           37. Summary of Paths
           38. Path #1: Hold slack is 0.019 
           39. Path #2: Hold slack is 0.020 
           40. Path #3: Hold slack is 0.022 
           41. Path #4: Hold slack is 0.049 
           42. Path #5: Hold slack is 0.053 
           43. Path #6: Hold slack is 0.056 
           44. Path #7: Hold slack is 0.056 
           45. Path #8: Hold slack is 0.056 
           46. Path #9: Hold slack is 0.057 
           47. Path #10: Hold slack is 0.057 
 48. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      49. Unconstrained Paths Summary
      50. Clock Status Summary
     ---- Setup Analysis Reports ----
           51. Unconstrained Input Ports
           52. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           53. Unconstrained Input Ports
           54. Unconstrained Output Ports
 55. Multicorner Timing Analysis Summary
 56. Design Assistant (Signoff) Results - 2 of 66 Rules Failed
 57. TMC-20012 - Missing Output Delay Constraint
 58. TMC-20011 - Missing Input Delay Constraint
 59. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 60. CDC-50002 - 1-Bit Asynchronous Transfer Missing Timing Constraint
 61. CDC-50003 - CE-Type CDC Bus with Insufficient Constraints
 62. CDC-50004 - CDC Bus Transfer through Logic with Insufficient Constraints
 63. CDC-50011 - Combinational Logic Before Synchronizer Chain
 64. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 65. CLK-30026 - Missing Clock Assignment
 66. CLK-30027 - Multiple Clock Assignments Found
 67. CLK-30028 - Invalid Generated Clock
 68. CLK-30029 - Invalid Clock Assignments
 69. CLK-30030 - PLL Setting Violation
 70. CLK-30031 - Input Delay Assigned to Clock
 71. CLK-30033 - Invalid Clock Group Assignment
 72. CLK-30034 - Clock Pairs Missing Exclusive Clock Group Assignment
 73. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
 74. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
 75. RES-50001 - Asynchronous Reset Is Not Synchronized
 76. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 77. RES-50003 - Asynchronous Reset Missing Timing Constraint
 78. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 79. TMC-20013 - Partial Input Delay
 80. TMC-20014 - Partial Output Delay
 81. TMC-20015 - Inconsistent Min-Max Delay
 82. TMC-20016 - Invalid Reference Pin
 83. TMC-20017 - Loops Detected
 84. TMC-20018 - Latches Detected
 85. TMC-20019 - Partial Multicycle Assignment
 86. TMC-20022 - Incomplete I/O Delay Assignment
 87. TMC-20023 - Invalid Set Net Delay Assignment
 88. TMC-20024 - Synchronous Data Delay Assignment
 89. FLP-10000 - Physical RAM with Utilization Below Threshold
 90. TMC-20021 - Partial Min-Max Delay Assignment
 91. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
 92. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
 93. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
 94. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
 95. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 96. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
 97. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 98. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 99. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
100. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
101. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
102. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
103. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
104. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
105. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
106. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
107. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
108. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
109. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
110. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
111. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
112. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
113. CLK-30032 - Invalid Create Clock Assignment
114. RES-50010 - Reset Synchronizer Chains with Constant Output
115. TMC-20020 - Invalid Multicycle Assignment
116. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
117. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
118. TMC-20552 - User Selected Duplication Candidate was Rejected
119. TMC-20601 - Registers with High Immediate Fan-Out Tension
120. TMC-20602 - Registers with High Timing Path Endpoint Tension
121. TMC-20603 - Registers with High Immediate Fan-Out Span
122. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 20.3.0 Build 158 09/24/2020 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; vexrisc_full                                       ;
; Device Family         ; Stratix 10                                         ;
; Device                ; 1SX065HH1F35E1VG                                   ;
; Snapshot              ; final                                              ;
; Timing Models         ; Preliminary                                        ;
; Power Models          ; Preliminary                                        ;
; Device Status         ; Advance                                            ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 4      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------+
; SDC File List                                                                  ;
+---------------+----------+--------+--------------------------+-----------------+
; SDC File Path ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------+----------+--------+--------------------------+-----------------+
; vexriscv.sdc  ;          ; OK     ; Fri Feb 26 15:48:05 2021 ; 00:00:00        ;
+---------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/intel_vexrisc_project/).


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 3.500  ; 285.71 MHz ; 0.000 ; 1.750 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 291.55 MHz ; 291.55 MHz      ; clk        ;      ; 1 Slow vid1 100C Model          ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-----------------------------------------------------------------+
; Setup Summary                                                   ;
+-------+-------+---------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+-------+-------+---------------+---------------------------------+
; clk   ; 0.070 ; 0.000         ; 1 Slow vid1 100C Model          ;
+-------+-------+---------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-----------------------------------------------------------------+
; Hold Summary                                                    ;
+-------+-------+---------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+-------+-------+---------------+---------------------------------+
; clk   ; 0.019 ; 0.000         ; Slow 900mV 0C Model             ;
+-------+-------+---------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-----------------------------------------------------------------+
; Minimum Pulse Width Summary                                     ;
+-------+-------+---------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Worst-Case Operating Conditions ;
+-------+-------+---------------+---------------------------------+
; clk   ; 1.196 ; 0.000         ; 1 Slow vid1 0C Model            ;
+-------+-------+---------------+---------------------------------+
Delay Models:
1 Slow vid1 100C Model
1 Slow vid1 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


------------------------------------------------
; Metastability Summary 1 Slow vid1 100C Model ;
------------------------------------------------
No synchronizer chains to report.


----------------------------------------------
; Metastability Summary 1 Slow vid1 0C Model ;
----------------------------------------------
No synchronizer chains to report.


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
No synchronizer chains to report.


-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------------+
; Input Transition Times                                                            ;
+--------------------------------+--------------+-----------------+-----------------+
; Pin                            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------------+--------------+-----------------+-----------------+
; ~ALTERA_AS_DATA1~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA2~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA0~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_CLK~                ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_DATA3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_AS_nCSO3~              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+--------------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clk        ; clk      ; 9459     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.070            ; Slow vid1 100C Model            ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clk        ; clk      ; 10394    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.019            ; Slow 900mV 0C Model             ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.070 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clk} -to_clock [get_clocks {clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clk}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clk} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                     ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.070 ; MmuPlugin_shared_state_1_.011~LRTM_2          ; decode_to_execute_RS2[3]                            ; clk          ; clk         ; 3.500        ; -0.051     ; 3.437      ; 1 Slow vid1 100C Model          ;
; 0.070 ; memory_arbitration_isValid                    ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff ; clk          ; clk         ; 3.520        ; -0.034     ; 3.612      ; 1 Slow vid1 100C Model          ;
; 0.074 ; writeBack_arbitration_isValid                 ; IBusCachedPlugin_fetchPc_pcReg[2]                   ; clk          ; clk         ; 3.500        ; -0.023     ; 3.227      ; Slow 900mV 100C Model           ;
; 0.077 ; writeBack_arbitration_isValid                 ; IBusCachedPlugin_fetchPc_pcReg[8]                   ; clk          ; clk         ; 3.500        ; -0.023     ; 3.227      ; Slow 900mV 100C Model           ;
; 0.095 ; memory_arbitration_isValid                    ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff ; clk          ; clk         ; 3.520        ; -0.034     ; 3.587      ; 1 Slow vid1 100C Model          ;
; 0.095 ; memory_arbitration_isValid                    ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff ; clk          ; clk         ; 3.520        ; -0.034     ; 3.587      ; 1 Slow vid1 100C Model          ;
; 0.099 ; writeBack_arbitration_isValid                 ; MmuPlugin_shared_state_1_.000                       ; clk          ; clk         ; 3.500        ; -0.049     ; 3.410      ; 1 Slow vid1 100C Model          ;
; 0.106 ; MmuPlugin_ports_0_cache_3_virtualAddress_0[7] ; dataCache_1_|stageB_waysHits[0]                     ; clk          ; clk         ; 3.500        ; -0.028     ; 3.476      ; 1 Slow vid1 0C Model            ;
; 0.111 ; MmuPlugin_shared_state_1_.011~LRTM_2          ; decode_to_execute_RS2[9]~LAB_RE_X112_Y84_N0_I55_dff ; clk          ; clk         ; 3.500        ; -0.070     ; 3.506      ; 1 Slow vid1 100C Model          ;
; 0.112 ; memory_arbitration_isValid                    ; decode_to_execute_RS2[8]~.comb                      ; clk          ; clk         ; 3.500        ; -0.034     ; 3.409      ; 1 Slow vid1 100C Model          ;
+-------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 0.070 
===============================================================================
+------------------------------------------------------------------------+
; Path Summary                                                           ;
+---------------------------------+--------------------------------------+
; Property                        ; Value                                ;
+---------------------------------+--------------------------------------+
; From Node                       ; MmuPlugin_shared_state_1_.011~LRTM_2 ;
; To Node                         ; decode_to_execute_RS2[3]             ;
; Launch Clock                    ; clk                                  ;
; Latch Clock                     ; clk                                  ;
; Data Arrival Time               ; 5.006                                ;
; Data Required Time              ; 5.076                                ;
; Slack                           ; 0.070                                ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model               ;
+---------------------------------+--------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.051 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.437  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.518       ; 97         ; 0.161 ; 1.357 ;
;    Cell                ;        ; 2     ; 0.051       ; 3          ; 0.000 ; 0.051 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 2.829       ; 82         ; 0.228 ; 0.883 ;
;    Cell                ;        ; 9     ; 0.354       ; 10         ; 0.000 ; 0.155 ;
;    uTco                ;        ; 1     ; 0.254       ; 7          ; 0.254 ; 0.254 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.197       ; 97         ; 0.137 ; 1.060 ;
;    Cell                ;        ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                ;
; 1.569   ; 1.569   ;    ;      ;        ;                       ;                    ; clock path                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                             ;
;   0.161 ;   0.161 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                     ;
;   0.212 ;   0.051 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                   ;
;   1.569 ;   1.357 ; RR ; IC   ; 1      ; FF_X108_Y80_N34       ; ALM Register       ; MmuPlugin_shared_state_1_.011~LRTM_2|clk        ;
;   1.569 ;   0.000 ; RR ; CELL ; 1      ; FF_X108_Y80_N34       ; ALM Register       ; MmuPlugin_shared_state_1_.011~LRTM_2            ;
; 5.006   ; 3.437   ;    ;      ;        ;                       ;                    ; data path                                       ;
;   1.823 ;   0.254 ; FF ; uTco ; 1      ; FF_X108_Y80_N34       ; ALM Register       ; MmuPlugin_shared_state_1_.011~LRTM_2|q          ;
;   2.427 ;   0.604 ; FF ; IC   ; 1      ; LABCELL_X116_Y80_N27  ; Combinational cell ; MmuPlugin_shared_state_1_~10|dataf              ;
;   2.457 ;   0.030 ; FR ; CELL ; 2      ; LABCELL_X116_Y80_N27  ; Combinational cell ; MmuPlugin_shared_state_1_~10|combout            ;
;   2.459 ;   0.002 ; RR ; CELL ; 32     ; LABCELL_X116_Y80_N27  ; Combinational cell ; MmuPlugin_shared_state_1_~10~la_lab/laboutt[16] ;
;   3.342 ;   0.883 ; RR ; IC   ; 1      ; LABCELL_X108_Y82_N48  ; Combinational cell ; _zz_33_[0]~78|datae                             ;
;   3.376 ;   0.034 ; RF ; CELL ; 2      ; LABCELL_X108_Y82_N48  ; Combinational cell ; _zz_33_[0]~78|combout                           ;
;   3.696 ;   0.320 ; FF ; IC   ; 1      ; MLABCELL_X109_Y82_N9  ; Combinational cell ; _zz_33_[0]~81xsyn|datad                         ;
;   3.782 ;   0.086 ; FR ; CELL ; 1      ; MLABCELL_X109_Y82_N9  ; Combinational cell ; _zz_33_[0]~81xsyn|combout                       ;
;   4.010 ;   0.228 ; RR ; IC   ; 1      ; MLABCELL_X109_Y82_N48 ; Combinational cell ; _zz_33_[0]~81xsyn_202|dataa                     ;
;   4.165 ;   0.155 ; RR ; CELL ; 2      ; MLABCELL_X109_Y82_N48 ; Combinational cell ; _zz_33_[0]~81xsyn_202|combout                   ;
;   4.166 ;   0.001 ; RR ; CELL ; 2      ; MLABCELL_X109_Y82_N48 ; Combinational cell ; _zz_33_[0]~81xsyn_202~la_mlab/laboutb[13]       ;
;   4.960 ;   0.794 ; RR ; IC   ; 1      ; LABCELL_X117_Y78_N3   ; Combinational cell ; decode_RS2[0]~75|datae                          ;
;   5.006 ;   0.046 ; RR ; CELL ; 1      ; LABCELL_X117_Y78_N3   ; Combinational cell ; decode_RS2[0]~75|combout                        ;
;   5.006 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y78_N4        ; ALM Register       ; decode_to_execute_RS2[3]|d                      ;
;   5.006 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y78_N4        ; ALM Register       ; decode_to_execute_RS2[3]                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------+
; 3.500   ; 3.500   ;    ;      ;        ;                       ;                    ; latch edge time               ;
; 5.018   ; 1.518   ;    ;      ;        ;                       ;                    ; clock path                    ;
;   3.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                ;
;   3.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                           ;
;   3.637 ;   0.137 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf   ;
;   3.679 ;   0.042 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout ;
;   4.739 ;   1.060 ; RR ; IC   ; 1      ; FF_X117_Y78_N4        ; ALM Register       ; decode_to_execute_RS2[3]|clk  ;
;   4.739 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y78_N4        ; ALM Register       ; decode_to_execute_RS2[3]      ;
;   5.009 ;   0.270 ;    ;      ;        ;                       ;                    ; clock pessimism removed       ;
;   5.018 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects        ;
; 5.076   ; 0.058   ;    ; uTsu ; 1      ; FF_X117_Y78_N4        ; ALM Register       ; decode_to_execute_RS2[3]      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------+



Path #2: Setup slack is 0.070 
===============================================================================
+---------------------------------------------------------------------------------------+
; Path Summary                                                                          ;
+---------------------------------+-----------------------------------------------------+
; Property                        ; Value                                               ;
+---------------------------------+-----------------------------------------------------+
; From Node                       ; memory_arbitration_isValid                          ;
; To Node                         ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff ;
; Launch Clock                    ; clk                                                 ;
; Latch Clock                     ; clk                                                 ;
; Data Arrival Time               ; 5.165                                               ;
; Data Required Time              ; 5.235                                               ;
; Slack                           ; 0.070                                               ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                              ;
+---------------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.520  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.612  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.502       ; 97         ; 0.161 ; 1.341 ;
;    Cell                ;        ; 2     ; 0.051       ; 3          ; 0.000 ; 0.051 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.027       ; 84         ; 0.121 ; 1.012 ;
;    Cell                ;        ; 9     ; 0.332       ; 9          ; 0.000 ; 0.110 ;
;    uTco                ;        ; 1     ; 0.253       ; 7          ; 0.253 ; 0.253 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.198       ; 97         ; 0.137 ; 1.061 ;
;    Cell                ;        ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type          ; Element                                               ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                       ; launch edge time                                      ;
; 1.553   ; 1.553   ;    ;      ;        ;                        ;                       ; clock path                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                       ; source latency                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell    ; clk                                                   ;
;   0.161 ;   0.161 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf                           ;
;   0.212 ;   0.051 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell    ; clk~FITTER_INSERTED_0|combout                         ;
;   1.553 ;   1.341 ; RR ; IC   ; 1      ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid|clk                        ;
;   1.553 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid                            ;
; 5.165   ; 3.612   ;    ;      ;        ;                        ;                       ; data path                                             ;
;   1.806 ;   0.253 ; FF ; uTco ; 2      ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid|q                          ;
;   1.807 ;   0.001 ; FF ; CELL ; 25     ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid~la_lab/laboutb[0]          ;
;   2.550 ;   0.743 ; FF ; IC   ; 1      ; MLABCELL_X109_Y80_N12  ; Combinational cell    ; _zz_34_[0]~1|datae                                    ;
;   2.587 ;   0.037 ; FR ; CELL ; 32     ; MLABCELL_X109_Y80_N12  ; Combinational cell    ; _zz_34_[0]~1|combout                                  ;
;   3.599 ;   1.012 ; RR ; IC   ; 1      ; LABCELL_X116_Y74_N12   ; Combinational cell    ; _zz_34_[0]~10|datae                                   ;
;   3.649 ;   0.050 ; RR ; CELL ; 2      ; LABCELL_X116_Y74_N12   ; Combinational cell    ; _zz_34_[0]~10|combout                                 ;
;   3.650 ;   0.001 ; RR ; CELL ; 2      ; LABCELL_X116_Y74_N12   ; Combinational cell    ; _zz_34_[0]~10~la_lab/laboutt[9]                       ;
;   4.149 ;   0.499 ; RR ; IC   ; 1      ; LABCELL_X111_Y76_N12   ; Combinational cell    ; decode_RS2[0]~49|datae                                ;
;   4.200 ;   0.051 ; RR ; CELL ; 2      ; LABCELL_X111_Y76_N12   ; Combinational cell    ; decode_RS2[0]~49|combout                              ;
;   4.852 ;   0.652 ; RR ; IC   ; 1      ; MLABCELL_X109_Y84_N15  ; Combinational cell    ; decode_RS2[0]~105|dataf                               ;
;   4.962 ;   0.110 ; RR ; CELL ; 1      ; MLABCELL_X109_Y84_N15  ; Combinational cell    ; decode_RS2[0]~105|combout                             ;
;   4.962 ;   0.000 ; RR ; CELL ; 2      ; FF_X109_Y84_N16        ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb|d                      ;
;   5.044 ;   0.082 ; RR ; CELL ; 1      ; FF_X109_Y84_N16        ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb|q                      ;
;   5.165 ;   0.121 ; RR ; IC   ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register        ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff|d ;
;   5.165 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register        ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff   ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                 ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+
; 3.500   ; 3.500   ;    ;        ;        ;                        ;                    ; latch edge time                                         ;
; 3.520   ; 0.020   ;    ; borrow ;        ;                        ;                    ; time borrowed                                           ;
; 5.039   ; 1.519   ;    ;        ;        ;                        ;                    ; clock path                                              ;
;   3.520 ;   0.000 ;    ;        ;        ;                        ;                    ; source latency                                          ;
;   3.520 ;   0.000 ;    ;        ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell ; clk                                                     ;
;   3.657 ;   0.137 ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                             ;
;   3.699 ;   0.042 ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|combout                           ;
;   4.760 ;   1.061 ; RR ; IC     ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register     ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff|clk ;
;   4.760 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register     ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff     ;
;   5.030 ;   0.270 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                 ;
;   5.039 ;   0.009 ;    ;        ;        ;                        ;                    ; advanced clock effects                                  ;
; 5.235   ; 0.196   ;    ; uTsu   ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register     ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff     ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+



Path #3: Setup slack is 0.074 
===============================================================================
+---------------------------------------------------------------------+
; Path Summary                                                        ;
+---------------------------------+-----------------------------------+
; Property                        ; Value                             ;
+---------------------------------+-----------------------------------+
; From Node                       ; writeBack_arbitration_isValid     ;
; To Node                         ; IBusCachedPlugin_fetchPc_pcReg[2] ;
; Launch Clock                    ; clk                               ;
; Latch Clock                     ; clk                               ;
; Data Arrival Time               ; 4.782                             ;
; Data Required Time              ; 4.856                             ;
; Slack                           ; 0.074                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model             ;
+---------------------------------+-----------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.227  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.505       ; 97         ; 0.163 ; 1.342 ;
;    Cell                ;        ; 2     ; 0.050       ; 3          ; 0.000 ; 0.050 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 2.618       ; 81         ; 0.189 ; 0.796 ;
;    Cell                ;        ; 9     ; 0.322       ; 10         ; 0.000 ; 0.087 ;
;    uTco                ;        ; 1     ; 0.287       ; 9          ; 0.287 ; 0.287 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.235       ; 97         ; 0.138 ; 1.097 ;
;    Cell                ;        ; 2     ; 0.041       ; 3          ; 0.000 ; 0.041 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                  ;
; 1.555   ; 1.555   ;    ;      ;        ;                       ;                    ; clock path                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                               ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                       ;
;   0.213 ;   0.050 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                     ;
;   1.555 ;   1.342 ; RR ; IC   ; 1      ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid|clk                 ;
;   1.555 ;   0.000 ; RR ; CELL ; 1      ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid                     ;
; 4.782   ; 3.227   ;    ;      ;        ;                       ;                    ; data path                                         ;
;   1.842 ;   0.287 ; FF ; uTco ; 2      ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid|q                   ;
;   1.843 ;   0.001 ; FF ; CELL ; 16     ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid~la_mlab/laboutb[13] ;
;   2.491 ;   0.648 ; FF ; IC   ; 1      ; LABCELL_X108_Y80_N57  ; Combinational cell ; _zz_192_~0|datae                                  ;
;   2.526 ;   0.035 ; FR ; CELL ; 2      ; LABCELL_X108_Y80_N57  ; Combinational cell ; _zz_192_~0|combout                                ;
;   2.528 ;   0.002 ; RR ; CELL ; 13     ; LABCELL_X108_Y80_N57  ; Combinational cell ; _zz_192_~0~la_lab/laboutb[18]                     ;
;   2.810 ;   0.282 ; RR ; IC   ; 1      ; LABCELL_X108_Y79_N30  ; Combinational cell ; dataCache_1_|_zz_13_~1xsyn|datac                  ;
;   2.885 ;   0.075 ; RR ; CELL ; 8      ; LABCELL_X108_Y79_N30  ; Combinational cell ; dataCache_1_|_zz_13_~1xsyn|combout                ;
;   3.111 ;   0.226 ; RR ; IC   ; 1      ; LABCELL_X108_Y79_N57  ; Combinational cell ; dataCache_1_|io_cpu_writeBack_haltIt~2|datac      ;
;   3.198 ;   0.087 ; RR ; CELL ; 191    ; LABCELL_X108_Y79_N57  ; Combinational cell ; dataCache_1_|io_cpu_writeBack_haltIt~2|combout    ;
;   3.994 ;   0.796 ; RR ; IC   ; 1      ; LABCELL_X122_Y79_N33  ; Combinational cell ; decode_arbitration_isStuck~12|datac               ;
;   4.070 ;   0.076 ; RR ; CELL ; 2      ; LABCELL_X122_Y79_N33  ; Combinational cell ; decode_arbitration_isStuck~12|combout             ;
;   4.259 ;   0.189 ; RR ; IC   ; 1      ; LABCELL_X123_Y79_N42  ; Combinational cell ; i13921~0|datae                                    ;
;   4.303 ;   0.044 ; RF ; CELL ; 2      ; LABCELL_X123_Y79_N42  ; Combinational cell ; i13921~0|combout                                  ;
;   4.305 ;   0.002 ; FF ; CELL ; 14     ; LABCELL_X123_Y79_N42  ; Combinational cell ; i13921~0~la_lab/laboutb[8]                        ;
;   4.782 ;   0.477 ; FF ; IC   ; 1      ; FF_X124_Y77_N10       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[2]|ena             ;
;   4.782 ;   0.000 ; FF ; CELL ; 1      ; FF_X124_Y77_N10       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[2]                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------+
; 3.500   ; 3.500   ;    ;      ;        ;                       ;                    ; latch edge time                       ;
; 5.032   ; 1.532   ;    ;      ;        ;                       ;                    ; clock path                            ;
;   3.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                        ;
;   3.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                   ;
;   3.638 ;   0.138 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf           ;
;   3.679 ;   0.041 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout         ;
;   4.776 ;   1.097 ; RR ; IC   ; 1      ; FF_X124_Y77_N10       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[2]|clk ;
;   4.776 ;   0.000 ; RR ; CELL ; 1      ; FF_X124_Y77_N10       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[2]     ;
;   5.023 ;   0.247 ;    ;      ;        ;                       ;                    ; clock pessimism removed               ;
;   5.032 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                ;
; 4.856   ; -0.176  ;    ; uTsu ; 1      ; FF_X124_Y77_N10       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[2]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------+



Path #4: Setup slack is 0.077 
===============================================================================
+---------------------------------------------------------------------+
; Path Summary                                                        ;
+---------------------------------+-----------------------------------+
; Property                        ; Value                             ;
+---------------------------------+-----------------------------------+
; From Node                       ; writeBack_arbitration_isValid     ;
; To Node                         ; IBusCachedPlugin_fetchPc_pcReg[8] ;
; Launch Clock                    ; clk                               ;
; Latch Clock                     ; clk                               ;
; Data Arrival Time               ; 4.782                             ;
; Data Required Time              ; 4.859                             ;
; Slack                           ; 0.077                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model             ;
+---------------------------------+-----------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.023 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.227  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.505       ; 97         ; 0.163 ; 1.342 ;
;    Cell                ;        ; 2     ; 0.050       ; 3          ; 0.000 ; 0.050 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 2.618       ; 81         ; 0.189 ; 0.796 ;
;    Cell                ;        ; 9     ; 0.322       ; 10         ; 0.000 ; 0.087 ;
;    uTco                ;        ; 1     ; 0.287       ; 9          ; 0.287 ; 0.287 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.235       ; 97         ; 0.138 ; 1.097 ;
;    Cell                ;        ; 2     ; 0.041       ; 3          ; 0.000 ; 0.041 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                  ;
; 1.555   ; 1.555   ;    ;      ;        ;                       ;                    ; clock path                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                               ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                       ;
;   0.213 ;   0.050 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                     ;
;   1.555 ;   1.342 ; RR ; IC   ; 1      ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid|clk                 ;
;   1.555 ;   0.000 ; RR ; CELL ; 1      ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid                     ;
; 4.782   ; 3.227   ;    ;      ;        ;                       ;                    ; data path                                         ;
;   1.842 ;   0.287 ; FF ; uTco ; 2      ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid|q                   ;
;   1.843 ;   0.001 ; FF ; CELL ; 16     ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid~la_mlab/laboutb[13] ;
;   2.491 ;   0.648 ; FF ; IC   ; 1      ; LABCELL_X108_Y80_N57  ; Combinational cell ; _zz_192_~0|datae                                  ;
;   2.526 ;   0.035 ; FR ; CELL ; 2      ; LABCELL_X108_Y80_N57  ; Combinational cell ; _zz_192_~0|combout                                ;
;   2.528 ;   0.002 ; RR ; CELL ; 13     ; LABCELL_X108_Y80_N57  ; Combinational cell ; _zz_192_~0~la_lab/laboutb[18]                     ;
;   2.810 ;   0.282 ; RR ; IC   ; 1      ; LABCELL_X108_Y79_N30  ; Combinational cell ; dataCache_1_|_zz_13_~1xsyn|datac                  ;
;   2.885 ;   0.075 ; RR ; CELL ; 8      ; LABCELL_X108_Y79_N30  ; Combinational cell ; dataCache_1_|_zz_13_~1xsyn|combout                ;
;   3.111 ;   0.226 ; RR ; IC   ; 1      ; LABCELL_X108_Y79_N57  ; Combinational cell ; dataCache_1_|io_cpu_writeBack_haltIt~2|datac      ;
;   3.198 ;   0.087 ; RR ; CELL ; 191    ; LABCELL_X108_Y79_N57  ; Combinational cell ; dataCache_1_|io_cpu_writeBack_haltIt~2|combout    ;
;   3.994 ;   0.796 ; RR ; IC   ; 1      ; LABCELL_X122_Y79_N33  ; Combinational cell ; decode_arbitration_isStuck~12|datac               ;
;   4.070 ;   0.076 ; RR ; CELL ; 2      ; LABCELL_X122_Y79_N33  ; Combinational cell ; decode_arbitration_isStuck~12|combout             ;
;   4.259 ;   0.189 ; RR ; IC   ; 1      ; LABCELL_X123_Y79_N42  ; Combinational cell ; i13921~0|datae                                    ;
;   4.303 ;   0.044 ; RF ; CELL ; 2      ; LABCELL_X123_Y79_N42  ; Combinational cell ; i13921~0|combout                                  ;
;   4.305 ;   0.002 ; FF ; CELL ; 14     ; LABCELL_X123_Y79_N42  ; Combinational cell ; i13921~0~la_lab/laboutb[8]                        ;
;   4.782 ;   0.477 ; FF ; IC   ; 1      ; FF_X124_Y77_N28       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[8]|ena             ;
;   4.782 ;   0.000 ; FF ; CELL ; 1      ; FF_X124_Y77_N28       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[8]                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------+
; 3.500   ; 3.500   ;    ;      ;        ;                       ;                    ; latch edge time                       ;
; 5.032   ; 1.532   ;    ;      ;        ;                       ;                    ; clock path                            ;
;   3.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                        ;
;   3.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                   ;
;   3.638 ;   0.138 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf           ;
;   3.679 ;   0.041 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout         ;
;   4.776 ;   1.097 ; RR ; IC   ; 1      ; FF_X124_Y77_N28       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[8]|clk ;
;   4.776 ;   0.000 ; RR ; CELL ; 1      ; FF_X124_Y77_N28       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[8]     ;
;   5.023 ;   0.247 ;    ;      ;        ;                       ;                    ; clock pessimism removed               ;
;   5.032 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects                ;
; 4.859   ; -0.173  ;    ; uTsu ; 1      ; FF_X124_Y77_N28       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[8]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------+



Path #5: Setup slack is 0.095 
===============================================================================
+---------------------------------------------------------------------------------------+
; Path Summary                                                                          ;
+---------------------------------+-----------------------------------------------------+
; Property                        ; Value                                               ;
+---------------------------------+-----------------------------------------------------+
; From Node                       ; memory_arbitration_isValid                          ;
; To Node                         ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff ;
; Launch Clock                    ; clk                                                 ;
; Latch Clock                     ; clk                                                 ;
; Data Arrival Time               ; 5.140                                               ;
; Data Required Time              ; 5.235                                               ;
; Slack                           ; 0.095                                               ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                              ;
+---------------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.520  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.587  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.502       ; 97         ; 0.161 ; 1.341 ;
;    Cell                ;        ; 2     ; 0.051       ; 3          ; 0.000 ; 0.051 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.022       ; 84         ; 0.121 ; 1.048 ;
;    Cell                ;        ; 9     ; 0.312       ; 9          ; 0.000 ; 0.110 ;
;    uTco                ;        ; 1     ; 0.253       ; 7          ; 0.253 ; 0.253 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.198       ; 97         ; 0.137 ; 1.061 ;
;    Cell                ;        ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type          ; Element                                               ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                       ; launch edge time                                      ;
; 1.553   ; 1.553   ;    ;      ;        ;                        ;                       ; clock path                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                       ; source latency                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell    ; clk                                                   ;
;   0.161 ;   0.161 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf                           ;
;   0.212 ;   0.051 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell    ; clk~FITTER_INSERTED_0|combout                         ;
;   1.553 ;   1.341 ; RR ; IC   ; 1      ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid|clk                        ;
;   1.553 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid                            ;
; 5.140   ; 3.587   ;    ;      ;        ;                        ;                       ; data path                                             ;
;   1.806 ;   0.253 ; FF ; uTco ; 2      ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid|q                          ;
;   1.807 ;   0.001 ; FF ; CELL ; 25     ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid~la_lab/laboutb[0]          ;
;   2.509 ;   0.702 ; FF ; IC   ; 1      ; MLABCELL_X109_Y80_N42  ; Combinational cell    ; _zz_34_[0]~0|datae                                    ;
;   2.546 ;   0.037 ; FR ; CELL ; 32     ; MLABCELL_X109_Y80_N42  ; Combinational cell    ; _zz_34_[0]~0|combout                                  ;
;   3.594 ;   1.048 ; RR ; IC   ; 1      ; LABCELL_X116_Y74_N12   ; Combinational cell    ; _zz_34_[0]~10|dataf                                   ;
;   3.624 ;   0.030 ; RR ; CELL ; 2      ; LABCELL_X116_Y74_N12   ; Combinational cell    ; _zz_34_[0]~10|combout                                 ;
;   3.625 ;   0.001 ; RR ; CELL ; 2      ; LABCELL_X116_Y74_N12   ; Combinational cell    ; _zz_34_[0]~10~la_lab/laboutt[9]                       ;
;   4.124 ;   0.499 ; RR ; IC   ; 1      ; LABCELL_X111_Y76_N12   ; Combinational cell    ; decode_RS2[0]~49|datae                                ;
;   4.175 ;   0.051 ; RR ; CELL ; 2      ; LABCELL_X111_Y76_N12   ; Combinational cell    ; decode_RS2[0]~49|combout                              ;
;   4.827 ;   0.652 ; RR ; IC   ; 1      ; MLABCELL_X109_Y84_N15  ; Combinational cell    ; decode_RS2[0]~105|dataf                               ;
;   4.937 ;   0.110 ; RR ; CELL ; 1      ; MLABCELL_X109_Y84_N15  ; Combinational cell    ; decode_RS2[0]~105|combout                             ;
;   4.937 ;   0.000 ; RR ; CELL ; 2      ; FF_X109_Y84_N16        ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb|d                      ;
;   5.019 ;   0.082 ; RR ; CELL ; 1      ; FF_X109_Y84_N16        ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb|q                      ;
;   5.140 ;   0.121 ; RR ; IC   ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register        ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff|d ;
;   5.140 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register        ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff   ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                 ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+
; 3.500   ; 3.500   ;    ;        ;        ;                        ;                    ; latch edge time                                         ;
; 3.520   ; 0.020   ;    ; borrow ;        ;                        ;                    ; time borrowed                                           ;
; 5.039   ; 1.519   ;    ;        ;        ;                        ;                    ; clock path                                              ;
;   3.520 ;   0.000 ;    ;        ;        ;                        ;                    ; source latency                                          ;
;   3.520 ;   0.000 ;    ;        ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell ; clk                                                     ;
;   3.657 ;   0.137 ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                             ;
;   3.699 ;   0.042 ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|combout                           ;
;   4.760 ;   1.061 ; RR ; IC     ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register     ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff|clk ;
;   4.760 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register     ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff     ;
;   5.030 ;   0.270 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                 ;
;   5.039 ;   0.009 ;    ;        ;        ;                        ;                    ; advanced clock effects                                  ;
; 5.235   ; 0.196   ;    ; uTsu   ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register     ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff     ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+



Path #6: Setup slack is 0.095 
===============================================================================
+---------------------------------------------------------------------------------------+
; Path Summary                                                                          ;
+---------------------------------+-----------------------------------------------------+
; Property                        ; Value                                               ;
+---------------------------------+-----------------------------------------------------+
; From Node                       ; memory_arbitration_isValid                          ;
; To Node                         ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff ;
; Launch Clock                    ; clk                                                 ;
; Latch Clock                     ; clk                                                 ;
; Data Arrival Time               ; 5.140                                               ;
; Data Required Time              ; 5.235                                               ;
; Slack                           ; 0.095                                               ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                              ;
+---------------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.520  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.587  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.502       ; 97         ; 0.161 ; 1.341 ;
;    Cell                ;        ; 2     ; 0.051       ; 3          ; 0.000 ; 0.051 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.027       ; 84         ; 0.121 ; 1.012 ;
;    Cell                ;        ; 9     ; 0.307       ; 9          ; 0.000 ; 0.085 ;
;    uTco                ;        ; 1     ; 0.253       ; 7          ; 0.253 ; 0.253 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.198       ; 97         ; 0.137 ; 1.061 ;
;    Cell                ;        ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type          ; Element                                               ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                       ; launch edge time                                      ;
; 1.553   ; 1.553   ;    ;      ;        ;                        ;                       ; clock path                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                       ; source latency                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell    ; clk                                                   ;
;   0.161 ;   0.161 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf                           ;
;   0.212 ;   0.051 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell    ; clk~FITTER_INSERTED_0|combout                         ;
;   1.553 ;   1.341 ; RR ; IC   ; 1      ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid|clk                        ;
;   1.553 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid                            ;
; 5.140   ; 3.587   ;    ;      ;        ;                        ;                       ; data path                                             ;
;   1.806 ;   0.253 ; FF ; uTco ; 2      ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid|q                          ;
;   1.807 ;   0.001 ; FF ; CELL ; 25     ; FF_X117_Y79_N32        ; ALM Register          ; memory_arbitration_isValid~la_lab/laboutb[0]          ;
;   2.550 ;   0.743 ; FF ; IC   ; 1      ; MLABCELL_X109_Y80_N12  ; Combinational cell    ; _zz_34_[0]~1|datae                                    ;
;   2.587 ;   0.037 ; FR ; CELL ; 32     ; MLABCELL_X109_Y80_N12  ; Combinational cell    ; _zz_34_[0]~1|combout                                  ;
;   3.599 ;   1.012 ; RR ; IC   ; 1      ; LABCELL_X116_Y74_N12   ; Combinational cell    ; _zz_34_[0]~10|datae                                   ;
;   3.649 ;   0.050 ; RR ; CELL ; 2      ; LABCELL_X116_Y74_N12   ; Combinational cell    ; _zz_34_[0]~10|combout                                 ;
;   3.650 ;   0.001 ; RR ; CELL ; 2      ; LABCELL_X116_Y74_N12   ; Combinational cell    ; _zz_34_[0]~10~la_lab/laboutt[9]                       ;
;   4.149 ;   0.499 ; RR ; IC   ; 1      ; LABCELL_X111_Y76_N12   ; Combinational cell    ; decode_RS2[0]~49|datae                                ;
;   4.200 ;   0.051 ; RR ; CELL ; 2      ; LABCELL_X111_Y76_N12   ; Combinational cell    ; decode_RS2[0]~49|combout                              ;
;   4.852 ;   0.652 ; RR ; IC   ; 1      ; MLABCELL_X109_Y84_N15  ; Combinational cell    ; decode_RS2[0]~105|datac                               ;
;   4.937 ;   0.085 ; RR ; CELL ; 1      ; MLABCELL_X109_Y84_N15  ; Combinational cell    ; decode_RS2[0]~105|combout                             ;
;   4.937 ;   0.000 ; RR ; CELL ; 2      ; FF_X109_Y84_N16        ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb|d                      ;
;   5.019 ;   0.082 ; RR ; CELL ; 1      ; FF_X109_Y84_N16        ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb|q                      ;
;   5.140 ;   0.121 ; RR ; IC   ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register        ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff|d ;
;   5.140 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register        ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff   ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                 ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+
; 3.500   ; 3.500   ;    ;        ;        ;                        ;                    ; latch edge time                                         ;
; 3.520   ; 0.020   ;    ; borrow ;        ;                        ;                    ; time borrowed                                           ;
; 5.039   ; 1.519   ;    ;        ;        ;                        ;                    ; clock path                                              ;
;   3.520 ;   0.000 ;    ;        ;        ;                        ;                    ; source latency                                          ;
;   3.520 ;   0.000 ;    ;        ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell ; clk                                                     ;
;   3.657 ;   0.137 ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                             ;
;   3.699 ;   0.042 ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|combout                           ;
;   4.760 ;   1.061 ; RR ; IC     ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register     ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff|clk ;
;   4.760 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register     ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff     ;
;   5.030 ;   0.270 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                 ;
;   5.039 ;   0.009 ;    ;        ;        ;                        ;                    ; advanced clock effects                                  ;
; 5.235   ; 0.196   ;    ; uTsu   ; 1      ; LAB_RE_X109_Y84_N0_I38 ; Hyper-Register     ; decode_to_execute_RS2[8]~LAB_RE_X109_Y84_N0_I38_dff     ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+



Path #7: Setup slack is 0.099 
===============================================================================
+-----------------------------------------------------------------+
; Path Summary                                                    ;
+---------------------------------+-------------------------------+
; Property                        ; Value                         ;
+---------------------------------+-------------------------------+
; From Node                       ; writeBack_arbitration_isValid ;
; To Node                         ; MmuPlugin_shared_state_1_.000 ;
; Launch Clock                    ; clk                           ;
; Latch Clock                     ; clk                           ;
; Data Arrival Time               ; 4.968                         ;
; Data Required Time              ; 5.067                         ;
; Slack                           ; 0.099                         ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model        ;
+---------------------------------+-------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.049 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.410  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 7     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.507       ; 97         ; 0.161 ; 1.346 ;
;    Cell                ;        ; 2     ; 0.051       ; 3          ; 0.000 ; 0.051 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.872       ; 84         ; 0.167 ; 0.675 ;
;    Cell                ;        ; 15    ; 0.284       ; 8          ; 0.000 ; 0.074 ;
;    uTco                ;        ; 1     ; 0.254       ; 7          ; 0.254 ; 0.254 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.188       ; 97         ; 0.137 ; 1.051 ;
;    Cell                ;        ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                    ;
; 1.558   ; 1.558   ;    ;      ;        ;                       ;                    ; clock path                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                                 ;
;   0.161 ;   0.161 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                         ;
;   0.212 ;   0.051 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                       ;
;   1.558 ;   1.346 ; RR ; IC   ; 1      ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid|clk                   ;
;   1.558 ;   0.000 ; RR ; CELL ; 1      ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid                       ;
; 4.968   ; 3.410   ;    ;      ;        ;                       ;                    ; data path                                           ;
;   1.812 ;   0.254 ; FF ; uTco ; 2      ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid|q                     ;
;   1.813 ;   0.001 ; FF ; CELL ; 16     ; FF_X119_Y80_N50       ; ALM Register       ; writeBack_arbitration_isValid~la_mlab/laboutb[13]   ;
;   2.466 ;   0.653 ; FF ; IC   ; 1      ; LABCELL_X108_Y80_N57  ; Combinational cell ; _zz_192_~0|datae                                    ;
;   2.502 ;   0.036 ; FR ; CELL ; 2      ; LABCELL_X108_Y80_N57  ; Combinational cell ; _zz_192_~0|combout                                  ;
;   2.504 ;   0.002 ; RR ; CELL ; 13     ; LABCELL_X108_Y80_N57  ; Combinational cell ; _zz_192_~0~la_lab/laboutb[18]                       ;
;   2.823 ;   0.319 ; RR ; IC   ; 1      ; LABCELL_X108_Y79_N0   ; Combinational cell ; dataCache_1_|_zz_13_~2xsyn|datac                    ;
;   2.897 ;   0.074 ; RF ; CELL ; 2      ; LABCELL_X108_Y79_N0   ; Combinational cell ; dataCache_1_|_zz_13_~2xsyn|combout                  ;
;   2.900 ;   0.003 ; FF ; CELL ; 4      ; LABCELL_X108_Y79_N0   ; Combinational cell ; dataCache_1_|_zz_13_~2xsyn~la_lab/laboutt[1]        ;
;   3.575 ;   0.675 ; FF ; IC   ; 1      ; LABCELL_X117_Y79_N36  ; Combinational cell ; execute_arbitration_isStuck~1xsyn|datae             ;
;   3.619 ;   0.044 ; FF ; CELL ; 2      ; LABCELL_X117_Y79_N36  ; Combinational cell ; execute_arbitration_isStuck~1xsyn|combout           ;
;   3.621 ;   0.002 ; FF ; CELL ; 124    ; LABCELL_X117_Y79_N36  ; Combinational cell ; execute_arbitration_isStuck~1xsyn~la_lab/laboutb[4] ;
;   4.219 ;   0.598 ; FF ; IC   ; 1      ; MLABCELL_X114_Y80_N48 ; Combinational cell ; Select_137~1|datae                                  ;
;   4.256 ;   0.037 ; FR ; CELL ; 4      ; MLABCELL_X114_Y80_N48 ; Combinational cell ; Select_137~1|combout                                ;
;   4.503 ;   0.247 ; RR ; IC   ; 1      ; LABCELL_X113_Y80_N45  ; Combinational cell ; Select_137~1xsyn|datae                              ;
;   4.532 ;   0.029 ; RF ; CELL ; 2      ; LABCELL_X113_Y80_N45  ; Combinational cell ; Select_137~1xsyn|combout                            ;
;   4.533 ;   0.001 ; FF ; CELL ; 2      ; LABCELL_X113_Y80_N45  ; Combinational cell ; Select_137~1xsyn~la_lab/laboutb[11]                 ;
;   4.746 ;   0.213 ; FF ; IC   ; 1      ; LABCELL_X113_Y80_N24  ; Combinational cell ; Select_135~3|dataf                                  ;
;   4.774 ;   0.028 ; FR ; CELL ; 2      ; LABCELL_X113_Y80_N24  ; Combinational cell ; Select_135~3|combout                                ;
;   4.775 ;   0.001 ; RR ; CELL ; 1      ; LABCELL_X113_Y80_N24  ; Combinational cell ; Select_135~3~la_lab/laboutt[16]                     ;
;   4.942 ;   0.167 ; RR ; IC   ; 1      ; LABCELL_X113_Y80_N9   ; Combinational cell ; MmuPlugin_shared_state_1_~7|dataf                   ;
;   4.968 ;   0.026 ; RR ; CELL ; 1      ; LABCELL_X113_Y80_N9   ; Combinational cell ; MmuPlugin_shared_state_1_~7|combout                 ;
;   4.968 ;   0.000 ; RR ; CELL ; 1      ; FF_X113_Y80_N10       ; ALM Register       ; MmuPlugin_shared_state_1_.000|d                     ;
;   4.968 ;   0.000 ; RR ; CELL ; 1      ; FF_X113_Y80_N10       ; ALM Register       ; MmuPlugin_shared_state_1_.000                       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                      ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------+
; 3.500   ; 3.500   ;    ;      ;        ;                       ;                    ; latch edge time                   ;
; 5.009   ; 1.509   ;    ;      ;        ;                       ;                    ; clock path                        ;
;   3.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                    ;
;   3.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                               ;
;   3.637 ;   0.137 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf       ;
;   3.679 ;   0.042 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout     ;
;   4.730 ;   1.051 ; RR ; IC   ; 1      ; FF_X113_Y80_N10       ; ALM Register       ; MmuPlugin_shared_state_1_.000|clk ;
;   4.730 ;   0.000 ; RR ; CELL ; 1      ; FF_X113_Y80_N10       ; ALM Register       ; MmuPlugin_shared_state_1_.000     ;
;   5.000 ;   0.270 ;    ;      ;        ;                       ;                    ; clock pessimism removed           ;
;   5.009 ;   0.009 ;    ;      ;        ;                       ;                    ; advanced clock effects            ;
; 5.067   ; 0.058   ;    ; uTsu ; 1      ; FF_X113_Y80_N10       ; ALM Register       ; MmuPlugin_shared_state_1_.000     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------+



Path #8: Setup slack is 0.106 
===============================================================================
+---------------------------------------------------------------------------------+
; Path Summary                                                                    ;
+---------------------------------+-----------------------------------------------+
; Property                        ; Value                                         ;
+---------------------------------+-----------------------------------------------+
; From Node                       ; MmuPlugin_ports_0_cache_3_virtualAddress_0[7] ;
; To Node                         ; dataCache_1_|stageB_waysHits[0]               ;
; Launch Clock                    ; clk                                           ;
; Latch Clock                     ; clk                                           ;
; Data Arrival Time               ; 5.030                                         ;
; Data Required Time              ; 5.136                                         ;
; Slack                           ; 0.106                                         ;
; Worst-Case Operating Conditions ; 1 Slow vid1 0C Model                          ;
+---------------------------------+-----------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.476  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 8     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.502       ; 97         ; 0.163 ; 1.339 ;
;    Cell                ;        ; 2     ; 0.052       ; 3          ; 0.000 ; 0.052 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.360       ; 68         ; 0.181 ; 0.523 ;
;    Cell                ;        ; 13    ; 0.801       ; 23         ; 0.000 ; 0.250 ;
;    uTco                ;        ; 1     ; 0.315       ; 9          ; 0.315 ; 0.315 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.185       ; 96         ; 0.138 ; 1.047 ;
;    Cell                ;        ; 2     ; 0.043       ; 4          ; 0.000 ; 0.043 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                            ;
; 1.554   ; 1.554   ;    ;      ;        ;                       ;                    ; clock path                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                                                         ;
;   0.163 ;   0.163 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                                 ;
;   0.215 ;   0.052 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                               ;
;   1.554 ;   1.339 ; RR ; IC   ; 1      ; FF_X107_Y81_N19       ; ALM Register       ; MmuPlugin_ports_0_cache_3_virtualAddress_0[7]|clk                           ;
;   1.554 ;   0.000 ; RR ; CELL ; 1      ; FF_X107_Y81_N19       ; ALM Register       ; MmuPlugin_ports_0_cache_3_virtualAddress_0[7]                               ;
; 5.030   ; 3.476   ;    ;      ;        ;                       ;                    ; data path                                                                   ;
;   1.869 ;   0.315 ; FF ; uTco ; 1      ; FF_X107_Y81_N19       ; ALM Register       ; MmuPlugin_ports_0_cache_3_virtualAddress_0[7]|q                             ;
;   1.869 ;   0.000 ; FF ; CELL ; 1      ; LABCELL_X107_Y81_N18  ; Combinational cell ; reduce_nor_115~0|dataa                                                      ;
;   2.119 ;   0.250 ; FF ; CELL ; 1      ; LABCELL_X107_Y81_N18  ; Combinational cell ; reduce_nor_115~0|combout                                                    ;
;   2.553 ;   0.434 ; FF ; IC   ; 1      ; MLABCELL_X104_Y81_N42 ; Combinational cell ; i11051|datad                                                                ;
;   2.652 ;   0.099 ; FR ; CELL ; 2      ; MLABCELL_X104_Y81_N42 ; Combinational cell ; i11051|combout                                                              ;
;   2.930 ;   0.278 ; RR ; IC   ; 1      ; LABCELL_X103_Y81_N54  ; Combinational cell ; _zz_103_[1]~2|datae                                                         ;
;   2.971 ;   0.041 ; RR ; CELL ; 42     ; LABCELL_X103_Y81_N54  ; Combinational cell ; _zz_103_[1]~2|combout                                                       ;
;   3.278 ;   0.307 ; RR ; IC   ; 1      ; LABCELL_X103_Y82_N36  ; Combinational cell ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]~13xsyn|datac                ;
;   3.370 ;   0.092 ; RR ; CELL ; 2      ; LABCELL_X103_Y82_N36  ; Combinational cell ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]~13xsyn|combout              ;
;   3.371 ;   0.001 ; RR ; CELL ; 17     ; LABCELL_X103_Y82_N36  ; Combinational cell ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]~13xsyn~la_lab/laboutb[4]    ;
;   3.894 ;   0.523 ; RR ; IC   ; 1      ; LABCELL_X102_Y84_N18  ; Combinational cell ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]~22xsyn|datad                ;
;   3.954 ;   0.060 ; RR ; CELL ; 1      ; LABCELL_X102_Y84_N18  ; Combinational cell ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]~22xsyn|combout              ;
;   4.348 ;   0.394 ; RR ; IC   ; 1      ; LABCELL_X103_Y80_N39  ; Combinational cell ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]~22xsyn_56|datae             ;
;   4.394 ;   0.046 ; RF ; CELL ; 2      ; LABCELL_X103_Y80_N39  ; Combinational cell ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]~22xsyn_56|combout           ;
;   4.395 ;   0.001 ; FF ; CELL ; 1      ; LABCELL_X103_Y80_N39  ; Combinational cell ; DBusCachedPlugin_mmuBus_rsp_physicalAddress[12]~22xsyn_56~la_lab/laboutb[4] ;
;   4.638 ;   0.243 ; FF ; IC   ; 1      ; LABCELL_X103_Y80_N24  ; Combinational cell ; dataCache_1_|_zz_8_[0]~3|dataf                                              ;
;   4.670 ;   0.032 ; FF ; CELL ; 1      ; LABCELL_X103_Y80_N24  ; Combinational cell ; dataCache_1_|_zz_8_[0]~3|combout                                            ;
;   4.851 ;   0.181 ; FF ; IC   ; 1      ; LABCELL_X103_Y80_N9   ; Combinational cell ; dataCache_1_|_zz_8_[0]~0|datab                                              ;
;   5.030 ;   0.179 ; FR ; CELL ; 1      ; LABCELL_X103_Y80_N9   ; Combinational cell ; dataCache_1_|_zz_8_[0]~0|combout                                            ;
;   5.030 ;   0.000 ; RR ; CELL ; 1      ; FF_X103_Y80_N11       ; ALM Register       ; dataCache_1_|stageB_waysHits[0]|d                                           ;
;   5.030 ;   0.000 ; RR ; CELL ; 1      ; FF_X103_Y80_N11       ; ALM Register       ; dataCache_1_|stageB_waysHits[0]                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------+
; 3.500   ; 3.500   ;    ;      ;        ;                       ;                    ; latch edge time                     ;
; 5.026   ; 1.526   ;    ;      ;        ;                       ;                    ; clock path                          ;
;   3.500 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                      ;
;   3.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                 ;
;   3.638 ;   0.138 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf         ;
;   3.681 ;   0.043 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout       ;
;   4.728 ;   1.047 ; RR ; IC   ; 1      ; FF_X103_Y80_N11       ; ALM Register       ; dataCache_1_|stageB_waysHits[0]|clk ;
;   4.728 ;   0.000 ; RR ; CELL ; 1      ; FF_X103_Y80_N11       ; ALM Register       ; dataCache_1_|stageB_waysHits[0]     ;
;   5.016 ;   0.288 ;    ;      ;        ;                       ;                    ; clock pessimism removed             ;
;   5.026 ;   0.010 ;    ;      ;        ;                       ;                    ; advanced clock effects              ;
; 5.136   ; 0.110   ;    ; uTsu ; 1      ; FF_X103_Y80_N11       ; ALM Register       ; dataCache_1_|stageB_waysHits[0]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------+



Path #9: Setup slack is 0.111 
===============================================================================
+---------------------------------------------------------------------------------------+
; Path Summary                                                                          ;
+---------------------------------+-----------------------------------------------------+
; Property                        ; Value                                               ;
+---------------------------------+-----------------------------------------------------+
; From Node                       ; MmuPlugin_shared_state_1_.011~LRTM_2                ;
; To Node                         ; decode_to_execute_RS2[9]~LAB_RE_X112_Y84_N0_I55_dff ;
; Launch Clock                    ; clk                                                 ;
; Latch Clock                     ; clk                                                 ;
; Data Arrival Time               ; 5.075                                               ;
; Data Required Time              ; 5.186                                               ;
; Slack                           ; 0.111                                               ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model                              ;
+---------------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.070 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.518       ; 97         ; 0.161 ; 1.357 ;
;    Cell                ;        ; 2     ; 0.051       ; 3          ; 0.000 ; 0.051 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 2.788       ; 80         ; 0.113 ; 0.777 ;
;    Cell                ;        ; 10    ; 0.477       ; 14         ; 0.000 ; 0.204 ;
;    uTco                ;        ; 1     ; 0.241       ; 7          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.178       ; 97         ; 0.137 ; 1.041 ;
;    Cell                ;        ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type          ; Element                                               ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                       ; launch edge time                                      ;
; 1.569   ; 1.569   ;    ;      ;        ;                        ;                       ; clock path                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                       ; source latency                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell    ; clk                                                   ;
;   0.161 ;   0.161 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf                           ;
;   0.212 ;   0.051 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell    ; clk~FITTER_INSERTED_0|combout                         ;
;   1.569 ;   1.357 ; RR ; IC   ; 1      ; FF_X108_Y80_N34        ; ALM Register          ; MmuPlugin_shared_state_1_.011~LRTM_2|clk              ;
;   1.569 ;   0.000 ; RR ; CELL ; 1      ; FF_X108_Y80_N34        ; ALM Register          ; MmuPlugin_shared_state_1_.011~LRTM_2                  ;
; 5.075   ; 3.506   ;    ;      ;        ;                        ;                       ; data path                                             ;
;   1.810 ;   0.241 ; RR ; uTco ; 1      ; FF_X108_Y80_N34        ; ALM Register          ; MmuPlugin_shared_state_1_.011~LRTM_2|q                ;
;   2.394 ;   0.584 ; RR ; IC   ; 1      ; LABCELL_X116_Y80_N27   ; Combinational cell    ; MmuPlugin_shared_state_1_~10|dataf                    ;
;   2.426 ;   0.032 ; RF ; CELL ; 2      ; LABCELL_X116_Y80_N27   ; Combinational cell    ; MmuPlugin_shared_state_1_~10|combout                  ;
;   2.428 ;   0.002 ; FF ; CELL ; 32     ; LABCELL_X116_Y80_N27   ; Combinational cell    ; MmuPlugin_shared_state_1_~10~la_lab/laboutt[16]       ;
;   3.205 ;   0.777 ; FF ; IC   ; 1      ; LABCELL_X108_Y81_N3    ; Combinational cell    ; _zz_33_[0]~64|datac                                   ;
;   3.279 ;   0.074 ; FR ; CELL ; 3      ; LABCELL_X108_Y81_N3    ; Combinational cell    ; _zz_33_[0]~64|combout                                 ;
;   3.889 ;   0.610 ; RR ; IC   ; 1      ; MLABCELL_X114_Y83_N6   ; Combinational cell    ; _zz_33_[0]~101xsyn|datae                              ;
;   3.933 ;   0.044 ; RF ; CELL ; 1      ; MLABCELL_X114_Y83_N6   ; Combinational cell    ; _zz_33_[0]~101xsyn|combout                            ;
;   4.112 ;   0.179 ; FF ; IC   ; 1      ; MLABCELL_X114_Y83_N3   ; Combinational cell    ; _zz_33_[0]~101xsyn_201|dataa                          ;
;   4.316 ;   0.204 ; FF ; CELL ; 2      ; MLABCELL_X114_Y83_N3   ; Combinational cell    ; _zz_33_[0]~101xsyn_201|combout                        ;
;   4.317 ;   0.001 ; FF ; CELL ; 2      ; MLABCELL_X114_Y83_N3   ; Combinational cell    ; _zz_33_[0]~101xsyn_201~la_mlab/laboutt[0]             ;
;   4.842 ;   0.525 ; FF ; IC   ; 1      ; LABCELL_X111_Y84_N51   ; Combinational cell    ; decode_RS2[0]~65|datae                                ;
;   4.881 ;   0.039 ; FF ; CELL ; 1      ; LABCELL_X111_Y84_N51   ; Combinational cell    ; decode_RS2[0]~65|combout                              ;
;   4.881 ;   0.000 ; FF ; CELL ; 2      ; FF_X111_Y84_N52        ; Bypassed ALM Register ; decode_to_execute_RS2[9]~.comb|d                      ;
;   4.962 ;   0.081 ; FF ; CELL ; 1      ; FF_X111_Y84_N52        ; Bypassed ALM Register ; decode_to_execute_RS2[9]~.comb|q                      ;
;   5.075 ;   0.113 ; FF ; IC   ; 1      ; LAB_RE_X112_Y84_N0_I55 ; Hyper-Register        ; decode_to_execute_RS2[9]~LAB_RE_X112_Y84_N0_I55_dff|d ;
;   5.075 ;   0.000 ; FF ; CELL ; 1      ; LAB_RE_X112_Y84_N0_I55 ; Hyper-Register        ; decode_to_execute_RS2[9]~LAB_RE_X112_Y84_N0_I55_dff   ;
+---------+---------+----+------+--------+------------------------+-----------------------+-------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                               ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                 ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+
; 3.500   ; 3.500   ;    ;        ;        ;                        ;                    ; latch edge time                                         ;
; 3.500   ; 0.000   ;    ; borrow ;        ;                        ;                    ; time borrowed                                           ;
; 4.999   ; 1.499   ;    ;        ;        ;                        ;                    ; clock path                                              ;
;   3.500 ;   0.000 ;    ;        ;        ;                        ;                    ; source latency                                          ;
;   3.500 ;   0.000 ;    ;        ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell ; clk                                                     ;
;   3.637 ;   0.137 ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                             ;
;   3.679 ;   0.042 ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|combout                           ;
;   4.720 ;   1.041 ; RR ; IC     ; 1      ; LAB_RE_X112_Y84_N0_I55 ; Hyper-Register     ; decode_to_execute_RS2[9]~LAB_RE_X112_Y84_N0_I55_dff|clk ;
;   4.720 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X112_Y84_N0_I55 ; Hyper-Register     ; decode_to_execute_RS2[9]~LAB_RE_X112_Y84_N0_I55_dff     ;
;   4.990 ;   0.270 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                 ;
;   4.999 ;   0.009 ;    ;        ;        ;                        ;                    ; advanced clock effects                                  ;
; 5.186   ; 0.187   ;    ; uTsu   ; 1      ; LAB_RE_X112_Y84_N0_I55 ; Hyper-Register     ; decode_to_execute_RS2[9]~LAB_RE_X112_Y84_N0_I55_dff     ;
+---------+---------+----+--------+--------+------------------------+--------------------+---------------------------------------------------------+



Path #10: Setup slack is 0.112 
===============================================================================
+------------------------------------------------------------------+
; Path Summary                                                     ;
+---------------------------------+--------------------------------+
; Property                        ; Value                          ;
+---------------------------------+--------------------------------+
; From Node                       ; memory_arbitration_isValid     ;
; To Node                         ; decode_to_execute_RS2[8]~.comb ;
; Launch Clock                    ; clk                            ;
; Latch Clock                     ; clk                            ;
; Data Arrival Time               ; 4.962                          ;
; Data Required Time              ; 5.074                          ;
; Slack                           ; 0.112                          ;
; Worst-Case Operating Conditions ; 1 Slow vid1 100C Model         ;
+---------------------------------+--------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 3.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.409  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.502       ; 97         ; 0.161 ; 1.341 ;
;    Cell                ;        ; 2     ; 0.051       ; 3          ; 0.000 ; 0.051 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.906       ; 85         ; 0.499 ; 1.012 ;
;    Cell                ;        ; 8     ; 0.250       ; 7          ; 0.000 ; 0.110 ;
;    uTco                ;        ; 1     ; 0.253       ; 7          ; 0.253 ; 0.253 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.198       ; 97         ; 0.137 ; 1.061 ;
;    Cell                ;        ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+-----------------------+----------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                                      ;
+---------+---------+----+------+--------+-----------------------+-----------------------+----------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                       ; launch edge time                             ;
; 1.553   ; 1.553   ;    ;      ;        ;                       ;                       ; clock path                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                       ; source latency                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                          ;
;   0.161 ;   0.161 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf                  ;
;   0.212 ;   0.051 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout                ;
;   1.553 ;   1.341 ; RR ; IC   ; 1      ; FF_X117_Y79_N32       ; ALM Register          ; memory_arbitration_isValid|clk               ;
;   1.553 ;   0.000 ; RR ; CELL ; 1      ; FF_X117_Y79_N32       ; ALM Register          ; memory_arbitration_isValid                   ;
; 4.962   ; 3.409   ;    ;      ;        ;                       ;                       ; data path                                    ;
;   1.806 ;   0.253 ; FF ; uTco ; 2      ; FF_X117_Y79_N32       ; ALM Register          ; memory_arbitration_isValid|q                 ;
;   1.807 ;   0.001 ; FF ; CELL ; 25     ; FF_X117_Y79_N32       ; ALM Register          ; memory_arbitration_isValid~la_lab/laboutb[0] ;
;   2.550 ;   0.743 ; FF ; IC   ; 1      ; MLABCELL_X109_Y80_N12 ; Combinational cell    ; _zz_34_[0]~1|datae                           ;
;   2.587 ;   0.037 ; FR ; CELL ; 32     ; MLABCELL_X109_Y80_N12 ; Combinational cell    ; _zz_34_[0]~1|combout                         ;
;   3.599 ;   1.012 ; RR ; IC   ; 1      ; LABCELL_X116_Y74_N12  ; Combinational cell    ; _zz_34_[0]~10|datae                          ;
;   3.649 ;   0.050 ; RR ; CELL ; 2      ; LABCELL_X116_Y74_N12  ; Combinational cell    ; _zz_34_[0]~10|combout                        ;
;   3.650 ;   0.001 ; RR ; CELL ; 2      ; LABCELL_X116_Y74_N12  ; Combinational cell    ; _zz_34_[0]~10~la_lab/laboutt[9]              ;
;   4.149 ;   0.499 ; RR ; IC   ; 1      ; LABCELL_X111_Y76_N12  ; Combinational cell    ; decode_RS2[0]~49|datae                       ;
;   4.200 ;   0.051 ; RR ; CELL ; 2      ; LABCELL_X111_Y76_N12  ; Combinational cell    ; decode_RS2[0]~49|combout                     ;
;   4.852 ;   0.652 ; RR ; IC   ; 1      ; MLABCELL_X109_Y84_N15 ; Combinational cell    ; decode_RS2[0]~105|dataf                      ;
;   4.962 ;   0.110 ; RR ; CELL ; 1      ; MLABCELL_X109_Y84_N15 ; Combinational cell    ; decode_RS2[0]~105|combout                    ;
;   4.962 ;   0.000 ; RR ; CELL ; 2      ; FF_X109_Y84_N16       ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb|d             ;
;   4.962 ;   0.000 ; RR ; CELL ; 0      ; FF_X109_Y84_N16       ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb               ;
+---------+---------+----+------+--------+-----------------------+-----------------------+----------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+-----------------------+------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                            ;
+---------+---------+----+------+--------+-----------------------+-----------------------+------------------------------------+
; 3.500   ; 3.500   ;    ;      ;        ;                       ;                       ; latch edge time                    ;
; 5.019   ; 1.519   ;    ;      ;        ;                       ;                       ; clock path                         ;
;   3.500 ;   0.000 ;    ;      ;        ;                       ;                       ; source latency                     ;
;   3.500 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                ;
;   3.637 ;   0.137 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf        ;
;   3.679 ;   0.042 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout      ;
;   4.740 ;   1.061 ; RR ; IC   ; 1      ; FF_X109_Y84_N16       ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb|clk ;
;   4.740 ;   0.000 ; RR ; CELL ; 0      ; FF_X109_Y84_N16       ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb     ;
;   5.010 ;   0.270 ;    ;      ;        ;                       ;                       ; clock pessimism removed            ;
;   5.019 ;   0.009 ;    ;      ;        ;                       ;                       ; advanced clock effects             ;
; 5.074   ; 0.055   ;    ; uTsu ; 0      ; FF_X109_Y84_N16       ; Bypassed ALM Register ; decode_to_execute_RS2[8]~.comb     ;
+---------+---------+----+------+--------+-----------------------+-----------------------+------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.019 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clk} -to_clock [get_clocks {clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clk}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clk} 

Snapshot:
    final

Delay Models:
    1 Slow vid1 100C Model
    1 Slow vid1 0C Model
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                          ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.019 ; memory_to_writeBack_REGFILE_WRITE_DATA[3]                          ; memory_to_writeBack_REGFILE_WRITE_DATA[3]~LAB_RE_X119_Y84_N0_I67_dff ; clk          ; clk         ; 0.000        ; 0.039      ; 0.480      ; Slow 900mV 0C Model             ;
; 0.020 ; IBusCachedPlugin_fetchPc_pcReg[10]                                 ; IBusCachedPlugin_fetchPc_pcReg[10]~LAB_RE_X124_Y78_N0_I68_dff        ; clk          ; clk         ; 0.000        ; 0.055      ; 0.499      ; Slow 900mV 0C Model             ;
; 0.022 ; IBusCachedPlugin_fetchPc_pcReg[31]                                 ; IBusCachedPlugin_fetchPc_pcReg[31]~LAB_RE_X122_Y77_N0_I56_dff        ; clk          ; clk         ; 0.000        ; 0.029      ; 0.478      ; Slow 900mV 0C Model             ;
; 0.049 ; decode_to_execute_PC[15]                                           ; decode_to_execute_PC[15]~R4_X117_Y76_N0_I7_dff                       ; clk          ; clk         ; 0.000        ; 0.066      ; 0.539      ; Slow 900mV 0C Model             ;
; 0.053 ; IBusCachedPlugin_cache|_zz_10_[30]                                 ; IBusCachedPlugin_cache|_zz_10_[30]~LAB_RE_X122_Y81_N0_I36_dff        ; clk          ; clk         ; 0.000        ; 0.056      ; 0.535      ; Slow 900mV 0C Model             ;
; 0.056 ; decode_to_execute_PC[30]~ENA_dff                                   ; decode_to_execute_PC[30]~.comb                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.180      ; Fast 900mV 100C Model           ;
; 0.056 ; decode_to_execute_PC[26]~ENA_dff                                   ; decode_to_execute_PC[26]~.comb                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.180      ; Fast 900mV 100C Model           ;
; 0.056 ; MmuPlugin_ports_0_cache_0_allowExecute~ENA_dff                     ; MmuPlugin_ports_0_cache_0_allowExecute~.comb                         ; clk          ; clk         ; 0.000        ; 0.001      ; 0.180      ; Fast 900mV 100C Model           ;
; 0.057 ; execute_to_memory_REGFILE_WRITE_DATA[19]~LAB_RE_X108_Y81_N0_I0_dff ; MmuPlugin_shared_vpn_0[7]                                            ; clk          ; clk         ; 0.000        ; -0.001     ; 0.164      ; Fast 900mV 100C Model           ;
; 0.057 ; MmuPlugin_shared_pteBuffer_PPN0[7]~ENA_dff                         ; MmuPlugin_shared_pteBuffer_PPN0[7]~.comb                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.181      ; Fast 900mV 100C Model           ;
+-------+--------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.019 
===============================================================================
+--------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                           ;
+---------------------------------+----------------------------------------------------------------------+
; Property                        ; Value                                                                ;
+---------------------------------+----------------------------------------------------------------------+
; From Node                       ; memory_to_writeBack_REGFILE_WRITE_DATA[3]                            ;
; To Node                         ; memory_to_writeBack_REGFILE_WRITE_DATA[3]~LAB_RE_X119_Y84_N0_I67_dff ;
; Launch Clock                    ; clk                                                                  ;
; Latch Clock                     ; clk                                                                  ;
; Data Arrival Time               ; 1.682                                                                ;
; Data Required Time              ; 1.663                                                                ;
; Slack                           ; 0.019                                                                ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                  ;
+---------------------------------+----------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.039 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.480 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.163       ; 97         ; 0.132 ; 1.031 ;
;    Cell                ;       ; 2     ; 0.039       ; 3          ; 0.000 ; 0.039 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.254       ; 53         ; 0.254 ; 0.254 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.226       ; 47         ; 0.226 ; 0.226 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.485       ; 97         ; 0.155 ; 1.330 ;
;    Cell                ;       ; 2     ; 0.047       ; 3          ; 0.000 ; 0.047 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                       ;
; 1.202   ; 1.202   ;    ;      ;        ;                        ;                    ; clock path                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell ; clk                                                                    ;
;   0.132 ;   0.132 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                            ;
;   0.171 ;   0.039 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                          ;
;   1.202 ;   1.031 ; RR ; IC   ; 1      ; FF_X113_Y84_N58        ; ALM Register       ; memory_to_writeBack_REGFILE_WRITE_DATA[3]|clk                          ;
;   1.202 ;   0.000 ; RR ; CELL ; 1      ; FF_X113_Y84_N58        ; ALM Register       ; memory_to_writeBack_REGFILE_WRITE_DATA[3]                              ;
; 1.682   ; 0.480   ;    ;      ;        ;                        ;                    ; data path                                                              ;
;   1.428 ;   0.226 ; RR ; uTco ; 2      ; FF_X113_Y84_N58        ; ALM Register       ; memory_to_writeBack_REGFILE_WRITE_DATA[3]|q                            ;
;   1.682 ;   0.254 ; RR ; IC   ; 1      ; LAB_RE_X119_Y84_N0_I67 ; Hyper-Register     ; memory_to_writeBack_REGFILE_WRITE_DATA[3]~LAB_RE_X119_Y84_N0_I67_dff|d ;
;   1.682 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X119_Y84_N0_I67 ; Hyper-Register     ; memory_to_writeBack_REGFILE_WRITE_DATA[3]~LAB_RE_X119_Y84_N0_I67_dff   ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                 ;
+---------+----------+----+--------+--------+------------------------+--------------------+--------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                                  ;
+---------+----------+----+--------+--------+------------------------+--------------------+--------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                            ;
; 1.241   ; 1.241    ;    ;        ;        ;                        ;                    ; clock path                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell ; clk                                                                      ;
;   0.155 ;   0.155  ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                              ;
;   0.202 ;   0.047  ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                            ;
;   1.532 ;   1.330  ; RR ; IC     ; 1      ; LAB_RE_X119_Y84_N0_I67 ; Hyper-Register     ; memory_to_writeBack_REGFILE_WRITE_DATA[3]~LAB_RE_X119_Y84_N0_I67_dff|clk ;
;   1.532 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X119_Y84_N0_I67 ; Hyper-Register     ; memory_to_writeBack_REGFILE_WRITE_DATA[3]~LAB_RE_X119_Y84_N0_I67_dff     ;
;   1.259 ;   -0.273 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                                  ;
;   1.241 ;   -0.018 ;    ;        ;        ;                        ;                    ; advanced clock effects                                                   ;
; 1.663   ; 0.422    ;    ; uTh    ; 1      ; LAB_RE_X119_Y84_N0_I67 ; Hyper-Register     ; memory_to_writeBack_REGFILE_WRITE_DATA[3]~LAB_RE_X119_Y84_N0_I67_dff     ;
+---------+----------+----+--------+--------+------------------------+--------------------+--------------------------------------------------------------------------+



Path #2: Hold slack is 0.020 
===============================================================================
+-------------------------------------------------------------------------------------------------+
; Path Summary                                                                                    ;
+---------------------------------+---------------------------------------------------------------+
; Property                        ; Value                                                         ;
+---------------------------------+---------------------------------------------------------------+
; From Node                       ; IBusCachedPlugin_fetchPc_pcReg[10]                            ;
; To Node                         ; IBusCachedPlugin_fetchPc_pcReg[10]~LAB_RE_X124_Y78_N0_I68_dff ;
; Launch Clock                    ; clk                                                           ;
; Latch Clock                     ; clk                                                           ;
; Data Arrival Time               ; 1.726                                                         ;
; Data Required Time              ; 1.706                                                         ;
; Slack                           ; 0.020                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                           ;
+---------------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.055 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.499 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.188       ; 97         ; 0.132 ; 1.056 ;
;    Cell                ;       ; 2     ; 0.039       ; 3          ; 0.000 ; 0.039 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.271       ; 54         ; 0.271 ; 0.271 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.228       ; 46         ; 0.228 ; 0.228 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.526       ; 97         ; 0.155 ; 1.371 ;
;    Cell                ;       ; 2     ; 0.047       ; 3          ; 0.000 ; 0.047 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                ;
; 1.227   ; 1.227   ;    ;      ;        ;                       ;                    ; clock path                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                                             ;
;   0.132 ;   0.132 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                     ;
;   0.171 ;   0.039 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                   ;
;   1.227 ;   1.056 ; RR ; IC   ; 1      ; FF_X124_Y78_N10       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[10]|clk                          ;
;   1.227 ;   0.000 ; RR ; CELL ; 1      ; FF_X124_Y78_N10       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[10]                              ;
; 1.726   ; 0.499   ;    ;      ;        ;                       ;                    ; data path                                                       ;
;   1.455 ;   0.228 ; RR ; uTco ; 3      ; FF_X124_Y78_N10       ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[10]|q                            ;
;   1.726 ;   0.271 ; RR ; IC   ; 1      ; C3_X124_Y76_N0_I41    ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[10]~LAB_RE_X124_Y78_N0_I68_dff|d ;
;   1.726 ;   0.000 ; RR ; CELL ; 1      ; C3_X124_Y76_N0_I41    ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[10]~LAB_RE_X124_Y78_N0_I68_dff   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                         ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                                           ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                       ;                    ; latch edge time                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                       ;                    ; time borrowed                                                     ;
; 1.282   ; 1.282    ;    ;        ;        ;                       ;                    ; clock path                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                       ;                    ; source latency                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                                               ;
;   0.155 ;   0.155  ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                       ;
;   0.202 ;   0.047  ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                     ;
;   1.573 ;   1.371  ; RR ; IC     ; 1      ; C3_X124_Y76_N0_I41    ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[10]~LAB_RE_X124_Y78_N0_I68_dff|clk ;
;   1.573 ;   0.000  ; RR ; CELL   ; 1      ; C3_X124_Y76_N0_I41    ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[10]~LAB_RE_X124_Y78_N0_I68_dff     ;
;   1.300 ;   -0.273 ;    ;        ;        ;                       ;                    ; clock pessimism removed                                           ;
;   1.282 ;   -0.018 ;    ;        ;        ;                       ;                    ; advanced clock effects                                            ;
; 1.706   ; 0.424    ;    ; uTh    ; 1      ; C3_X124_Y76_N0_I41    ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[10]~LAB_RE_X124_Y78_N0_I68_dff     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-------------------------------------------------------------------+



Path #3: Hold slack is 0.022 
===============================================================================
+-------------------------------------------------------------------------------------------------+
; Path Summary                                                                                    ;
+---------------------------------+---------------------------------------------------------------+
; Property                        ; Value                                                         ;
+---------------------------------+---------------------------------------------------------------+
; From Node                       ; IBusCachedPlugin_fetchPc_pcReg[31]                            ;
; To Node                         ; IBusCachedPlugin_fetchPc_pcReg[31]~LAB_RE_X122_Y77_N0_I56_dff ;
; Launch Clock                    ; clk                                                           ;
; Latch Clock                     ; clk                                                           ;
; Data Arrival Time               ; 1.703                                                         ;
; Data Required Time              ; 1.681                                                         ;
; Slack                           ; 0.022                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                           ;
+---------------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.029 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.478 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.186       ; 97         ; 0.132 ; 1.054 ;
;    Cell                ;       ; 2     ; 0.039       ; 3          ; 0.000 ; 0.039 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.250       ; 52         ; 0.250 ; 0.250 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.228       ; 48         ; 0.228 ; 0.228 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.498       ; 97         ; 0.155 ; 1.343 ;
;    Cell                ;       ; 2     ; 0.047       ; 3          ; 0.000 ; 0.047 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                         ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                ;
; 1.225   ; 1.225   ;    ;      ;        ;                        ;                    ; clock path                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell ; clk                                                             ;
;   0.132 ;   0.132 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                     ;
;   0.171 ;   0.039 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                   ;
;   1.225 ;   1.054 ; RR ; IC   ; 1      ; FF_X124_Y80_N16        ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[31]|clk                          ;
;   1.225 ;   0.000 ; RR ; CELL ; 1      ; FF_X124_Y80_N16        ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[31]                              ;
; 1.703   ; 0.478   ;    ;      ;        ;                        ;                    ; data path                                                       ;
;   1.453 ;   0.228 ; RR ; uTco ; 3      ; FF_X124_Y80_N16        ; ALM Register       ; IBusCachedPlugin_fetchPc_pcReg[31]|q                            ;
;   1.703 ;   0.250 ; RR ; IC   ; 1      ; LAB_RE_X122_Y77_N0_I56 ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[31]~LAB_RE_X122_Y77_N0_I56_dff|d ;
;   1.703 ;   0.000 ; RR ; CELL ; 1      ; LAB_RE_X122_Y77_N0_I56 ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[31]~LAB_RE_X122_Y77_N0_I56_dff   ;
+---------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location               ; Element Type       ; Element                                                           ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                        ;                    ; latch edge time                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                        ;                    ; time borrowed                                                     ;
; 1.254   ; 1.254    ;    ;        ;        ;                        ;                    ; clock path                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                        ;                    ; source latency                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X132_Y72_N18   ; Combinational cell ; clk                                                               ;
;   0.155 ;   0.155  ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                       ;
;   0.202 ;   0.047  ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18  ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                     ;
;   1.545 ;   1.343  ; RR ; IC     ; 1      ; LAB_RE_X122_Y77_N0_I56 ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[31]~LAB_RE_X122_Y77_N0_I56_dff|clk ;
;   1.545 ;   0.000  ; RR ; CELL   ; 1      ; LAB_RE_X122_Y77_N0_I56 ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[31]~LAB_RE_X122_Y77_N0_I56_dff     ;
;   1.272 ;   -0.273 ;    ;        ;        ;                        ;                    ; clock pessimism removed                                           ;
;   1.254 ;   -0.018 ;    ;        ;        ;                        ;                    ; advanced clock effects                                            ;
; 1.681   ; 0.427    ;    ; uTh    ; 1      ; LAB_RE_X122_Y77_N0_I56 ; Hyper-Register     ; IBusCachedPlugin_fetchPc_pcReg[31]~LAB_RE_X122_Y77_N0_I56_dff     ;
+---------+----------+----+--------+--------+------------------------+--------------------+-------------------------------------------------------------------+



Path #4: Hold slack is 0.049 
===============================================================================
+----------------------------------------------------------------------------------+
; Path Summary                                                                     ;
+---------------------------------+------------------------------------------------+
; Property                        ; Value                                          ;
+---------------------------------+------------------------------------------------+
; From Node                       ; decode_to_execute_PC[15]                       ;
; To Node                         ; decode_to_execute_PC[15]~R4_X117_Y76_N0_I7_dff ;
; Launch Clock                    ; clk                                            ;
; Latch Clock                     ; clk                                            ;
; Data Arrival Time               ; 1.747                                          ;
; Data Required Time              ; 1.698                                          ;
; Slack                           ; 0.049                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                            ;
+---------------------------------+------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.066 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.539 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.169       ; 97         ; 0.132 ; 1.037 ;
;    Cell                ;       ; 2     ; 0.039       ; 3          ; 0.000 ; 0.039 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.312       ; 58         ; 0.312 ; 0.312 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.227       ; 42         ; 0.227 ; 0.227 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.518       ; 97         ; 0.155 ; 1.363 ;
;    Cell                ;       ; 2     ; 0.047       ; 3          ; 0.000 ; 0.047 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                      ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                 ;
; 1.208   ; 1.208   ;    ;      ;        ;                       ;                    ; clock path                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                              ;
;   0.132 ;   0.132 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                      ;
;   0.171 ;   0.039 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                    ;
;   1.208 ;   1.037 ; RR ; IC   ; 1      ; FF_X116_Y82_N40       ; ALM Register       ; decode_to_execute_PC[15]|clk                     ;
;   1.208 ;   0.000 ; RR ; CELL ; 1      ; FF_X116_Y82_N40       ; ALM Register       ; decode_to_execute_PC[15]                         ;
; 1.747   ; 0.539   ;    ;      ;        ;                       ;                    ; data path                                        ;
;   1.435 ;   0.227 ; RR ; uTco ; 4      ; FF_X116_Y82_N40       ; ALM Register       ; decode_to_execute_PC[15]|q                       ;
;   1.747 ;   0.312 ; RR ; IC   ; 1      ; R4_X117_Y76_N0_I7     ; Hyper-Register     ; decode_to_execute_PC[15]~R4_X117_Y76_N0_I7_dff|d ;
;   1.747 ;   0.000 ; RR ; CELL ; 1      ; R4_X117_Y76_N0_I7     ; Hyper-Register     ; decode_to_execute_PC[15]~R4_X117_Y76_N0_I7_dff   ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                          ;
+---------+----------+----+--------+--------+-----------------------+--------------------+----------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                            ;
+---------+----------+----+--------+--------+-----------------------+--------------------+----------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                       ;                    ; latch edge time                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                       ;                    ; time borrowed                                      ;
; 1.274   ; 1.274    ;    ;        ;        ;                       ;                    ; clock path                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                       ;                    ; source latency                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                                ;
;   0.155 ;   0.155  ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                        ;
;   0.202 ;   0.047  ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                      ;
;   1.565 ;   1.363  ; RR ; IC     ; 1      ; R4_X117_Y76_N0_I7     ; Hyper-Register     ; decode_to_execute_PC[15]~R4_X117_Y76_N0_I7_dff|clk ;
;   1.565 ;   0.000  ; RR ; CELL   ; 1      ; R4_X117_Y76_N0_I7     ; Hyper-Register     ; decode_to_execute_PC[15]~R4_X117_Y76_N0_I7_dff     ;
;   1.292 ;   -0.273 ;    ;        ;        ;                       ;                    ; clock pessimism removed                            ;
;   1.274 ;   -0.018 ;    ;        ;        ;                       ;                    ; advanced clock effects                             ;
; 1.698   ; 0.424    ;    ; uTh    ; 1      ; R4_X117_Y76_N0_I7     ; Hyper-Register     ; decode_to_execute_PC[15]~R4_X117_Y76_N0_I7_dff     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+----------------------------------------------------+



Path #5: Hold slack is 0.053 
===============================================================================
+-------------------------------------------------------------------------------------------------+
; Path Summary                                                                                    ;
+---------------------------------+---------------------------------------------------------------+
; Property                        ; Value                                                         ;
+---------------------------------+---------------------------------------------------------------+
; From Node                       ; IBusCachedPlugin_cache|_zz_10_[30]                            ;
; To Node                         ; IBusCachedPlugin_cache|_zz_10_[30]~LAB_RE_X122_Y81_N0_I36_dff ;
; Launch Clock                    ; clk                                                           ;
; Latch Clock                     ; clk                                                           ;
; Data Arrival Time               ; 1.757                                                         ;
; Data Required Time              ; 1.704                                                         ;
; Slack                           ; 0.053                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                           ;
+---------------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.535 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.183       ; 97         ; 0.132 ; 1.051 ;
;    Cell                ;       ; 2     ; 0.039       ; 3          ; 0.000 ; 0.039 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.314       ; 59         ; 0.314 ; 0.314 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.221       ; 41         ; 0.221 ; 0.221 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.522       ; 97         ; 0.155 ; 1.367 ;
;    Cell                ;       ; 2     ; 0.047       ; 3          ; 0.000 ; 0.047 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                         ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                ;
; 1.222   ; 1.222   ;    ;      ;        ;                       ;                    ; clock path                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                                             ;
;   0.132 ;   0.132 ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                     ;
;   0.171 ;   0.039 ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                   ;
;   1.222 ;   1.051 ; RR ; IC   ; 1      ; FF_X122_Y79_N23       ; ALM Register       ; IBusCachedPlugin_cache|_zz_10_[30]|clk                          ;
;   1.222 ;   0.000 ; RR ; CELL ; 1      ; FF_X122_Y79_N23       ; ALM Register       ; IBusCachedPlugin_cache|_zz_10_[30]                              ;
; 1.757   ; 0.535   ;    ;      ;        ;                       ;                    ; data path                                                       ;
;   1.443 ;   0.221 ; RR ; uTco ; 8      ; FF_X122_Y79_N23       ; ALM Register       ; IBusCachedPlugin_cache|_zz_10_[30]|q                            ;
;   1.757 ;   0.314 ; RR ; IC   ; 1      ; R10_X122_Y81_N0_I39   ; Hyper-Register     ; IBusCachedPlugin_cache|_zz_10_[30]~LAB_RE_X122_Y81_N0_I36_dff|d ;
;   1.757 ;   0.000 ; RR ; CELL ; 1      ; R10_X122_Y81_N0_I39   ; Hyper-Register     ; IBusCachedPlugin_cache|_zz_10_[30]~LAB_RE_X122_Y81_N0_I36_dff   ;
+---------+---------+----+------+--------+-----------------------+--------------------+-----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                         ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                                           ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                       ;                    ; latch edge time                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                       ;                    ; time borrowed                                                     ;
; 1.278   ; 1.278    ;    ;        ;        ;                       ;                    ; clock path                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                       ;                    ; source latency                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                                               ;
;   0.155 ;   0.155  ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                       ;
;   0.202 ;   0.047  ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                     ;
;   1.569 ;   1.367  ; RR ; IC     ; 1      ; R10_X122_Y81_N0_I39   ; Hyper-Register     ; IBusCachedPlugin_cache|_zz_10_[30]~LAB_RE_X122_Y81_N0_I36_dff|clk ;
;   1.569 ;   0.000  ; RR ; CELL   ; 1      ; R10_X122_Y81_N0_I39   ; Hyper-Register     ; IBusCachedPlugin_cache|_zz_10_[30]~LAB_RE_X122_Y81_N0_I36_dff     ;
;   1.296 ;   -0.273 ;    ;        ;        ;                       ;                    ; clock pessimism removed                                           ;
;   1.278 ;   -0.018 ;    ;        ;        ;                       ;                    ; advanced clock effects                                            ;
; 1.704   ; 0.426    ;    ; uTh    ; 1      ; R10_X122_Y81_N0_I39   ; Hyper-Register     ; IBusCachedPlugin_cache|_zz_10_[30]~LAB_RE_X122_Y81_N0_I36_dff     ;
+---------+----------+----+--------+--------+-----------------------+--------------------+-------------------------------------------------------------------+



Path #6: Hold slack is 0.056 
===============================================================================
+--------------------------------------------------------------------+
; Path Summary                                                       ;
+---------------------------------+----------------------------------+
; Property                        ; Value                            ;
+---------------------------------+----------------------------------+
; From Node                       ; decode_to_execute_PC[30]~ENA_dff ;
; To Node                         ; decode_to_execute_PC[30]~.comb   ;
; Launch Clock                    ; clk                              ;
; Latch Clock                     ; clk                              ;
; Data Arrival Time               ; 1.204                            ;
; Data Required Time              ; 1.148                            ;
; Slack                           ; 0.056                            ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model            ;
+---------------------------------+----------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.180 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.989       ; 97         ; 0.133 ; 0.856 ;
;    Cell                ;       ; 2     ; 0.035       ; 3          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.180       ; 100        ; 0.180 ; 0.180 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.248       ; 97         ; 0.177 ; 1.071 ;
;    Cell                ;       ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                               ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+--------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; Element Type          ; Element                              ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+--------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;                       ; launch edge time                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;                       ; time borrowed                        ;
; 1.024   ; 1.024   ;    ;        ;        ;                       ;                       ; clock path                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;                       ; source latency                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                  ;
;   0.133 ;   0.133 ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf          ;
;   0.168 ;   0.035 ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout        ;
;   1.024 ;   0.856 ; RR ; IC     ; 1      ; FF_X114_Y81_N81       ; Hyper-Register        ; decode_to_execute_PC[30]~ENA_dff|clk ;
;   1.024 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y81_N81       ; Hyper-Register        ; decode_to_execute_PC[30]~ENA_dff     ;
; 1.204   ; 0.180   ;    ;        ;        ;                       ;                       ; data path                            ;
;   1.204 ;   0.180 ; RR ; uTco   ; 1      ; FF_X114_Y81_N81       ; Hyper-Register        ; decode_to_execute_PC[30]~ENA_dff|q   ;
;   1.204 ;   0.000 ; RR ; CELL   ; 2      ; FF_X114_Y81_N31       ; Bypassed ALM Register ; decode_to_execute_PC[30]~.comb|ena   ;
;   1.204 ;   0.000 ; RR ; CELL   ; 0      ; FF_X114_Y81_N31       ; Bypassed ALM Register ; decode_to_execute_PC[30]~.comb       ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+--------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                           ;
+---------+----------+----+------+--------+-----------------------+-----------------------+------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                            ;
+---------+----------+----+------+--------+-----------------------+-----------------------+------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                       ; latch edge time                    ;
; 1.024   ; 1.024    ;    ;      ;        ;                       ;                       ; clock path                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                       ; source latency                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                ;
;   0.177 ;   0.177  ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf        ;
;   0.219 ;   0.042  ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout      ;
;   1.290 ;   1.071  ; RR ; IC   ; 1      ; FF_X114_Y81_N31       ; Bypassed ALM Register ; decode_to_execute_PC[30]~.comb|clk ;
;   1.290 ;   0.000  ; RR ; CELL ; 0      ; FF_X114_Y81_N31       ; Bypassed ALM Register ; decode_to_execute_PC[30]~.comb     ;
;   1.024 ;   -0.266 ;    ;      ;        ;                       ;                       ; clock pessimism removed            ;
; 1.148   ; 0.124    ;    ; uTh  ; 0      ; FF_X114_Y81_N31       ; Bypassed ALM Register ; decode_to_execute_PC[30]~.comb     ;
+---------+----------+----+------+--------+-----------------------+-----------------------+------------------------------------+



Path #7: Hold slack is 0.056 
===============================================================================
+--------------------------------------------------------------------+
; Path Summary                                                       ;
+---------------------------------+----------------------------------+
; Property                        ; Value                            ;
+---------------------------------+----------------------------------+
; From Node                       ; decode_to_execute_PC[26]~ENA_dff ;
; To Node                         ; decode_to_execute_PC[26]~.comb   ;
; Launch Clock                    ; clk                              ;
; Latch Clock                     ; clk                              ;
; Data Arrival Time               ; 1.204                            ;
; Data Required Time              ; 1.148                            ;
; Slack                           ; 0.056                            ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model            ;
+---------------------------------+----------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.180 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.989       ; 97         ; 0.133 ; 0.856 ;
;    Cell                ;       ; 2     ; 0.035       ; 3          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.180       ; 100        ; 0.180 ; 0.180 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.248       ; 97         ; 0.177 ; 1.071 ;
;    Cell                ;       ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                               ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+--------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; Element Type          ; Element                              ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+--------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;                       ; launch edge time                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;                       ; time borrowed                        ;
; 1.024   ; 1.024   ;    ;        ;        ;                       ;                       ; clock path                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;                       ; source latency                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                  ;
;   0.133 ;   0.133 ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf          ;
;   0.168 ;   0.035 ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout        ;
;   1.024 ;   0.856 ; RR ; IC     ; 1      ; FF_X114_Y81_N85       ; Hyper-Register        ; decode_to_execute_PC[26]~ENA_dff|clk ;
;   1.024 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y81_N85       ; Hyper-Register        ; decode_to_execute_PC[26]~ENA_dff     ;
; 1.204   ; 0.180   ;    ;        ;        ;                       ;                       ; data path                            ;
;   1.204 ;   0.180 ; RR ; uTco   ; 1      ; FF_X114_Y81_N85       ; Hyper-Register        ; decode_to_execute_PC[26]~ENA_dff|q   ;
;   1.204 ;   0.000 ; RR ; CELL   ; 2      ; FF_X114_Y81_N37       ; Bypassed ALM Register ; decode_to_execute_PC[26]~.comb|ena   ;
;   1.204 ;   0.000 ; RR ; CELL   ; 0      ; FF_X114_Y81_N37       ; Bypassed ALM Register ; decode_to_execute_PC[26]~.comb       ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+--------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                           ;
+---------+----------+----+------+--------+-----------------------+-----------------------+------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                            ;
+---------+----------+----+------+--------+-----------------------+-----------------------+------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                       ; latch edge time                    ;
; 1.024   ; 1.024    ;    ;      ;        ;                       ;                       ; clock path                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                       ; source latency                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                ;
;   0.177 ;   0.177  ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf        ;
;   0.219 ;   0.042  ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout      ;
;   1.290 ;   1.071  ; RR ; IC   ; 1      ; FF_X114_Y81_N37       ; Bypassed ALM Register ; decode_to_execute_PC[26]~.comb|clk ;
;   1.290 ;   0.000  ; RR ; CELL ; 0      ; FF_X114_Y81_N37       ; Bypassed ALM Register ; decode_to_execute_PC[26]~.comb     ;
;   1.024 ;   -0.266 ;    ;      ;        ;                       ;                       ; clock pessimism removed            ;
; 1.148   ; 0.124    ;    ; uTh  ; 0      ; FF_X114_Y81_N37       ; Bypassed ALM Register ; decode_to_execute_PC[26]~.comb     ;
+---------+----------+----+------+--------+-----------------------+-----------------------+------------------------------------+



Path #8: Hold slack is 0.056 
===============================================================================
+----------------------------------------------------------------------------------+
; Path Summary                                                                     ;
+---------------------------------+------------------------------------------------+
; Property                        ; Value                                          ;
+---------------------------------+------------------------------------------------+
; From Node                       ; MmuPlugin_ports_0_cache_0_allowExecute~ENA_dff ;
; To Node                         ; MmuPlugin_ports_0_cache_0_allowExecute~.comb   ;
; Launch Clock                    ; clk                                            ;
; Latch Clock                     ; clk                                            ;
; Data Arrival Time               ; 1.228                                          ;
; Data Required Time              ; 1.172                                          ;
; Slack                           ; 0.056                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                          ;
+---------------------------------+------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.180 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.013       ; 97         ; 0.133 ; 0.880 ;
;    Cell                ;       ; 2     ; 0.035       ; 3          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.180       ; 100        ; 0.180 ; 0.180 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.274       ; 97         ; 0.177 ; 1.097 ;
;    Cell                ;       ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                             ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+----------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; Element Type          ; Element                                            ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+----------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;                       ; launch edge time                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;                       ; time borrowed                                      ;
; 1.048   ; 1.048   ;    ;        ;        ;                       ;                       ; clock path                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;                       ; source latency                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                                ;
;   0.133 ;   0.133 ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf                        ;
;   0.168 ;   0.035 ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout                      ;
;   1.048 ;   0.880 ; RR ; IC     ; 1      ; FF_X104_Y83_N83       ; Hyper-Register        ; MmuPlugin_ports_0_cache_0_allowExecute~ENA_dff|clk ;
;   1.048 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y83_N83       ; Hyper-Register        ; MmuPlugin_ports_0_cache_0_allowExecute~ENA_dff     ;
; 1.228   ; 0.180   ;    ;        ;        ;                       ;                       ; data path                                          ;
;   1.228 ;   0.180 ; RR ; uTco   ; 1      ; FF_X104_Y83_N83       ; Hyper-Register        ; MmuPlugin_ports_0_cache_0_allowExecute~ENA_dff|q   ;
;   1.228 ;   0.000 ; RR ; CELL   ; 2      ; FF_X104_Y83_N34       ; Bypassed ALM Register ; MmuPlugin_ports_0_cache_0_allowExecute~.comb|ena   ;
;   1.228 ;   0.000 ; RR ; CELL   ; 0      ; FF_X104_Y83_N34       ; Bypassed ALM Register ; MmuPlugin_ports_0_cache_0_allowExecute~.comb       ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+----------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+-----------------------+--------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                                          ;
+---------+----------+----+------+--------+-----------------------+-----------------------+--------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                       ; latch edge time                                  ;
; 1.049   ; 1.049    ;    ;      ;        ;                       ;                       ; clock path                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                       ; source latency                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                              ;
;   0.177 ;   0.177  ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf                      ;
;   0.219 ;   0.042  ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout                    ;
;   1.316 ;   1.097  ; RR ; IC   ; 1      ; FF_X104_Y83_N34       ; Bypassed ALM Register ; MmuPlugin_ports_0_cache_0_allowExecute~.comb|clk ;
;   1.316 ;   0.000  ; RR ; CELL ; 0      ; FF_X104_Y83_N34       ; Bypassed ALM Register ; MmuPlugin_ports_0_cache_0_allowExecute~.comb     ;
;   1.049 ;   -0.267 ;    ;      ;        ;                       ;                       ; clock pessimism removed                          ;
; 1.172   ; 0.123    ;    ; uTh  ; 0      ; FF_X104_Y83_N34       ; Bypassed ALM Register ; MmuPlugin_ports_0_cache_0_allowExecute~.comb     ;
+---------+----------+----+------+--------+-----------------------+-----------------------+--------------------------------------------------+



Path #9: Hold slack is 0.057 
===============================================================================
+------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                         ;
+---------------------------------+--------------------------------------------------------------------+
; Property                        ; Value                                                              ;
+---------------------------------+--------------------------------------------------------------------+
; From Node                       ; execute_to_memory_REGFILE_WRITE_DATA[19]~LAB_RE_X108_Y81_N0_I0_dff ;
; To Node                         ; MmuPlugin_shared_vpn_0[7]                                          ;
; Launch Clock                    ; clk                                                                ;
; Latch Clock                     ; clk                                                                ;
; Data Arrival Time               ; 1.205                                                              ;
; Data Required Time              ; 1.148                                                              ;
; Slack                           ; 0.057                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                              ;
+---------------------------------+--------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.164  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.006       ; 97         ; 0.133 ; 0.873 ;
;    Cell                ;        ; 2     ; 0.035       ; 3          ; 0.000 ; 0.035 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.164       ; 100        ; 0.164 ; 0.164 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.265       ; 97         ; 0.177 ; 1.088 ;
;    Cell                ;        ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                              ;
+---------+---------+----+--------+--------+-----------------------+--------------------+------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; Element Type       ; Element                                                                ;
+---------+---------+----+--------+--------+-----------------------+--------------------+------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;                    ; launch edge time                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;                    ; time borrowed                                                          ;
; 1.041   ; 1.041   ;    ;        ;        ;                       ;                    ; clock path                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;                    ; source latency                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                                                                    ;
;   0.133 ;   0.133 ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf                                            ;
;   0.168 ;   0.035 ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout                                          ;
;   1.041 ;   0.873 ; RR ; IC     ; 1      ; LAB_RE_X108_Y81_N0_I0 ; Hyper-Register     ; execute_to_memory_REGFILE_WRITE_DATA[19]~LAB_RE_X108_Y81_N0_I0_dff|clk ;
;   1.041 ;   0.000 ; RR ; CELL   ; 1      ; LAB_RE_X108_Y81_N0_I0 ; Hyper-Register     ; execute_to_memory_REGFILE_WRITE_DATA[19]~LAB_RE_X108_Y81_N0_I0_dff     ;
; 1.205   ; 0.164   ;    ;        ;        ;                       ;                    ; data path                                                              ;
;   1.205 ;   0.164 ; FF ; uTco   ; 1      ; LAB_RE_X108_Y81_N0_I0 ; Hyper-Register     ; execute_to_memory_REGFILE_WRITE_DATA[19]~LAB_RE_X108_Y81_N0_I0_dff|q   ;
;   1.205 ;   0.000 ; FF ; IC     ; 1      ; FF_X108_Y81_N2        ; ALM Register       ; MmuPlugin_shared_vpn_0[7]|d                                            ;
;   1.205 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y81_N2        ; ALM Register       ; MmuPlugin_shared_vpn_0[7]                                              ;
+---------+---------+----+--------+--------+-----------------------+--------------------+------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                       ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; latch edge time               ;
; 1.040   ; 1.040    ;    ;      ;        ;                       ;                    ; clock path                    ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell ; clk                           ;
;   0.177 ;   0.177  ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|dataf   ;
;   0.219 ;   0.042  ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell ; clk~FITTER_INSERTED_0|combout ;
;   1.307 ;   1.088  ; RR ; IC   ; 1      ; FF_X108_Y81_N2        ; ALM Register       ; MmuPlugin_shared_vpn_0[7]|clk ;
;   1.307 ;   0.000  ; RR ; CELL ; 1      ; FF_X108_Y81_N2        ; ALM Register       ; MmuPlugin_shared_vpn_0[7]     ;
;   1.040 ;   -0.267 ;    ;      ;        ;                       ;                    ; clock pessimism removed       ;
; 1.148   ; 0.108    ;    ; uTh  ; 1      ; FF_X108_Y81_N2        ; ALM Register       ; MmuPlugin_shared_vpn_0[7]     ;
+---------+----------+----+------+--------+-----------------------+--------------------+-------------------------------+



Path #10: Hold slack is 0.057 
===============================================================================
+------------------------------------------------------------------------------+
; Path Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Property                        ; Value                                      ;
+---------------------------------+--------------------------------------------+
; From Node                       ; MmuPlugin_shared_pteBuffer_PPN0[7]~ENA_dff ;
; To Node                         ; MmuPlugin_shared_pteBuffer_PPN0[7]~.comb   ;
; Launch Clock                    ; clk                                        ;
; Latch Clock                     ; clk                                        ;
; Data Arrival Time               ; 1.239                                      ;
; Data Required Time              ; 1.182                                      ;
; Slack                           ; 0.057                                      ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                      ;
+---------------------------------+--------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.181 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.023       ; 97         ; 0.133 ; 0.890 ;
;    Cell                ;       ; 2     ; 0.035       ; 3          ; 0.000 ; 0.035 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.181       ; 100        ; 0.181 ; 0.181 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.282       ; 97         ; 0.177 ; 1.105 ;
;    Cell                ;       ; 2     ; 0.042       ; 3          ; 0.000 ; 0.042 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                         ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; Element Type          ; Element                                        ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;                       ; launch edge time                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;                       ; time borrowed                                  ;
; 1.058   ; 1.058   ;    ;        ;        ;                       ;                       ; clock path                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;                       ; source latency                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                            ;
;   0.133 ;   0.133 ; RR ; IC     ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf                    ;
;   0.168 ;   0.035 ; RR ; CELL   ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout                  ;
;   1.058 ;   0.890 ; RR ; IC     ; 1      ; FF_X104_Y77_N61       ; Hyper-Register        ; MmuPlugin_shared_pteBuffer_PPN0[7]~ENA_dff|clk ;
;   1.058 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N61       ; Hyper-Register        ; MmuPlugin_shared_pteBuffer_PPN0[7]~ENA_dff     ;
; 1.239   ; 0.181   ;    ;        ;        ;                       ;                       ; data path                                      ;
;   1.239 ;   0.181 ; RR ; uTco   ; 1      ; FF_X104_Y77_N61       ; Hyper-Register        ; MmuPlugin_shared_pteBuffer_PPN0[7]~ENA_dff|q   ;
;   1.239 ;   0.000 ; RR ; CELL   ; 2      ; FF_X104_Y77_N1        ; Bypassed ALM Register ; MmuPlugin_shared_pteBuffer_PPN0[7]~.comb|ena   ;
;   1.239 ;   0.000 ; RR ; CELL   ; 0      ; FF_X104_Y77_N1        ; Bypassed ALM Register ; MmuPlugin_shared_pteBuffer_PPN0[7]~.comb       ;
+---------+---------+----+--------+--------+-----------------------+-----------------------+------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-----------------------+----------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type          ; Element                                      ;
+---------+----------+----+------+--------+-----------------------+-----------------------+----------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                       ; latch edge time                              ;
; 1.058   ; 1.058    ;    ;      ;        ;                       ;                       ; clock path                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                       ; source latency                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X132_Y72_N18  ; Combinational cell    ; clk                                          ;
;   0.177 ;   0.177  ; RR ; IC   ; 1      ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|dataf                  ;
;   0.219 ;   0.042  ; RR ; CELL ; 3631   ; MLABCELL_X131_Y72_N18 ; Combinational cell    ; clk~FITTER_INSERTED_0|combout                ;
;   1.324 ;   1.105  ; RR ; IC   ; 1      ; FF_X104_Y77_N1        ; Bypassed ALM Register ; MmuPlugin_shared_pteBuffer_PPN0[7]~.comb|clk ;
;   1.324 ;   0.000  ; RR ; CELL ; 0      ; FF_X104_Y77_N1        ; Bypassed ALM Register ; MmuPlugin_shared_pteBuffer_PPN0[7]~.comb     ;
;   1.058 ;   -0.266 ;    ;      ;        ;                       ;                       ; clock pessimism removed                      ;
; 1.182   ; 0.124    ;    ; uTh  ; 0      ; FF_X104_Y77_N1        ; Bypassed ALM Register ; MmuPlugin_shared_pteBuffer_PPN0[7]~.comb     ;
+---------+----------+----+------+--------+-----------------------+-----------------------+----------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.3.0 Build 158 09/24/2020 SC Pro Edition
    Info: Processing started: Fri Feb 26 15:48:00 2021
    Info: System process ID: 7966
Info: Command: quartus_sta vexrisc_full -c vexrisc_full --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'vexriscv.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Report Timing Closure Recommendations is deprecated as of the 20.3 release and will be removed in a future release. Use the "Report DRC" task as part of Design Assistant instead.
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 0.070
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.070               0.000        clk 1 Slow vid1 100C Model 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     0.019               0.000        clk   Slow 900mV 0C Model 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.196
    Info (332119):     Slack       End Point TNS      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========== ===================== 
    Info (332119):     1.196               0.000        clk  1 Slow vid1 0C Model 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21902): Rule HRR-10003 at stage Place has been marked for deprecation in a future release.
Info (21902): Rule HRR-10004 at stage Place has been marked for deprecation in a future release.
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info (21661): Design Assistant Results: 2 of 32 High severity rules issued violations in snapshot 'final'. Please refer to DRC report '/intel_vexrisc_project/output_files/vexrisc_full.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 0 of 24 Medium severity rules issued violations in snapshot 'final'
Info (21622): Design Assistant Results: 0 of 10 Low severity rules issued violations in snapshot 'final'
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 3297 megabytes
    Info: Processing ended: Fri Feb 26 15:48:09 2021
    Info: Elapsed time: 00:00:09
    Info: System process ID: 7966


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 115   ; 115  ;
; Unconstrained Input Port Paths  ; 9076  ; 9076 ;
; Unconstrained Output Ports      ; 133   ; 133  ;
; Unconstrained Output Port Paths ; 285   ; 285  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                               ;
+----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                       ; Comment                                                                              ;
+----------------------------------+--------------------------------------------------------------------------------------+
; dBus_cmd_ready                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[16]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[17]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[18]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[19]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[20]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[21]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[22]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[23]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[24]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[25]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[26]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[27]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[28]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[29]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[30]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[31]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_error           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_valid                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debugReset                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[17]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[18]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[19]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[20]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[21]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[22]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[23]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[24]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[25]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[26]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[27]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[28]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[29]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[30]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[31]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_wr         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_valid              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; externalInterrupt                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_ready                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[16]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[17]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[18]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[19]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[20]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[21]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[22]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[23]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[24]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[25]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[26]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[27]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[28]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[29]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[30]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[31]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_error           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_valid                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; softwareInterrupt                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; timerInterrupt                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; dBus_cmd_payload_address[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_length[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_length[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_length[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_mask[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_mask[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_mask[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_mask[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_wr          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_valid               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_ready          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[20]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[21]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[22]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[23]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[24]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[25]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[26]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[27]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[28]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[29]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[30]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[31]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_resetOut               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_valid               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                               ;
+----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                       ; Comment                                                                              ;
+----------------------------------+--------------------------------------------------------------------------------------+
; dBus_cmd_ready                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[16]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[17]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[18]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[19]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[20]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[21]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[22]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[23]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[24]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[25]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[26]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[27]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[28]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[29]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[30]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_data[31]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_payload_error           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_rsp_valid                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debugReset                       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_address[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[16]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[17]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[18]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[19]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[20]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[21]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[22]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[23]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[24]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[25]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[26]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[27]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[28]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[29]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[30]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_data[31]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_payload_wr         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_valid              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; externalInterrupt                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_ready                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[16]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[17]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[18]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[19]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[20]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[21]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[22]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[23]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[24]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[25]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[26]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[27]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[28]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[29]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[30]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_data[31]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_payload_error           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_rsp_valid                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; softwareInterrupt                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; timerInterrupt                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; dBus_cmd_payload_address[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_address[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[18]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[19]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[20]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[21]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[22]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[23]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[24]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[25]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[26]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[27]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[28]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[29]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[30]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_data[31]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_length[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_length[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_length[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_mask[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_mask[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_mask[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_mask[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_payload_wr          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dBus_cmd_valid               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_cmd_ready          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[20]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[21]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[22]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[23]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[24]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[25]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[26]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[27]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[28]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[29]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[30]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_bus_rsp_data[31]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_resetOut               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_payload_address[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iBus_cmd_valid               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.070 ; 0.019 ; N/A      ; N/A     ; 1.196               ;
;  clk             ; 0.070 ; 0.019 ; N/A      ; N/A     ; 1.196               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 2 of 66 Rules Failed                                                                        ;
+----------------------------------------------------------------------------------------------------------+----------+------------+
; Rule                                                                                                     ; Severity ; Violations ;
+----------------------------------------------------------------------------------------------------------+----------+------------+
; TMC-20012 - Missing Output Delay Constraint                                                              ; High     ; 144        ;
; TMC-20011 - Missing Input Delay Constraint                                                               ; High     ; 115        ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                 ; High     ; 0          ;
; CDC-50002 - 1-Bit Asynchronous Transfer Missing Timing Constraint                                        ; High     ; 0          ;
; CDC-50003 - CE-Type CDC Bus with Insufficient Constraints                                                ; High     ; 0          ;
; CDC-50004 - CDC Bus Transfer through Logic with Insufficient Constraints                                 ; High     ; 0          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                ; High     ; 0          ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                          ; High     ; 0          ;
; CLK-30026 - Missing Clock Assignment                                                                     ; High     ; 0          ;
; CLK-30027 - Multiple Clock Assignments Found                                                             ; High     ; 0          ;
; CLK-30028 - Invalid Generated Clock                                                                      ; High     ; 0          ;
; CLK-30029 - Invalid Clock Assignments                                                                    ; High     ; 0          ;
; CLK-30030 - PLL Setting Violation                                                                        ; High     ; 0          ;
; CLK-30031 - Input Delay Assigned to Clock                                                                ; High     ; 0          ;
; CLK-30033 - Invalid Clock Group Assignment                                                               ; High     ; 0          ;
; CLK-30034 - Clock Pairs Missing Exclusive Clock Group Assignment                                         ; High     ; 0          ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains        ; High     ; 0          ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain          ; High     ; 0          ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                       ; High     ; 0          ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                            ; High     ; 0          ;
; RES-50003 - Asynchronous Reset Missing Timing Constraint                                                 ; High     ; 0          ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                 ; High     ; 0          ;
; TMC-20013 - Partial Input Delay                                                                          ; High     ; 0          ;
; TMC-20014 - Partial Output Delay                                                                         ; High     ; 0          ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                   ; High     ; 0          ;
; TMC-20016 - Invalid Reference Pin                                                                        ; High     ; 0          ;
; TMC-20017 - Loops Detected                                                                               ; High     ; 0          ;
; TMC-20018 - Latches Detected                                                                             ; High     ; 0          ;
; TMC-20019 - Partial Multicycle Assignment                                                                ; High     ; 0          ;
; TMC-20022 - Incomplete I/O Delay Assignment                                                              ; High     ; 0          ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                             ; High     ; 0          ;
; TMC-20024 - Synchronous Data Delay Assignment                                                            ; High     ; 0          ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                ; Medium   ; 0          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                             ; Medium   ; 0          ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                    ; Medium   ; 0          ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                            ; Medium   ; 0          ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                           ; Medium   ; 0          ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                             ; Medium   ; 0          ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis     ; Medium   ; 0          ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ; Medium   ; 0          ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis     ; Medium   ; 0          ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                       ; Medium   ; 0          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                          ; Medium   ; 0          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                ; Medium   ; 0          ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                       ; Medium   ; 0          ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains       ; Medium   ; 0          ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic       ; Medium   ; 0          ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                      ; Medium   ; 0          ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                              ; Medium   ; 0          ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                          ; Medium   ; 0          ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                 ; Medium   ; 0          ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                        ; Medium   ; 0          ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                             ; Medium   ; 0          ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                    ; Medium   ; 0          ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                              ; Medium   ; 0          ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                     ; Medium   ; 0          ;
; CLK-30032 - Invalid Create Clock Assignment                                                              ; Low      ; 0          ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                               ; Low      ; 0          ;
; TMC-20020 - Invalid Multicycle Assignment                                                                ; Low      ; 0          ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint               ; Low      ; 0          ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                ; Low      ; 0          ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                             ; Low      ; 0          ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                ; Low      ; 0          ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                             ; Low      ; 0          ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                   ; Low      ; 0          ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                ; Low      ; 0          ;
+----------------------------------------------------------------------------------------------------------+----------+------------+


Status:		FAIL
Severity:		High
Number of violations: 	144
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                            ;
+------------------------------+-----------------------------------------+
; Port                         ; Reason                                  ;
+------------------------------+-----------------------------------------+
; dBus_cmd_payload_address[0]  ; No output delay was set on output port. ;
; dBus_cmd_payload_address[10] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[11] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[12] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[13] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[14] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[15] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[16] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[17] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[18] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[19] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[1]  ; No output delay was set on output port. ;
; dBus_cmd_payload_address[20] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[21] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[22] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[23] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[24] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[25] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[26] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[27] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[28] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[29] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[2]  ; No output delay was set on output port. ;
; dBus_cmd_payload_address[30] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[31] ; No output delay was set on output port. ;
; dBus_cmd_payload_address[3]  ; No output delay was set on output port. ;
; dBus_cmd_payload_address[4]  ; No output delay was set on output port. ;
; dBus_cmd_payload_address[5]  ; No output delay was set on output port. ;
; dBus_cmd_payload_address[6]  ; No output delay was set on output port. ;
; dBus_cmd_payload_address[7]  ; No output delay was set on output port. ;
; dBus_cmd_payload_address[8]  ; No output delay was set on output port. ;
; dBus_cmd_payload_address[9]  ; No output delay was set on output port. ;
; dBus_cmd_payload_data[0]     ; No output delay was set on output port. ;
; dBus_cmd_payload_data[10]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[11]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[12]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[13]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[14]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[15]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[16]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[17]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[18]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[19]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[1]     ; No output delay was set on output port. ;
; dBus_cmd_payload_data[20]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[21]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[22]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[23]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[24]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[25]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[26]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[27]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[28]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[29]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[2]     ; No output delay was set on output port. ;
; dBus_cmd_payload_data[30]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[31]    ; No output delay was set on output port. ;
; dBus_cmd_payload_data[3]     ; No output delay was set on output port. ;
; dBus_cmd_payload_data[4]     ; No output delay was set on output port. ;
; dBus_cmd_payload_data[5]     ; No output delay was set on output port. ;
; dBus_cmd_payload_data[6]     ; No output delay was set on output port. ;
; dBus_cmd_payload_data[7]     ; No output delay was set on output port. ;
; dBus_cmd_payload_data[8]     ; No output delay was set on output port. ;
; dBus_cmd_payload_data[9]     ; No output delay was set on output port. ;
; dBus_cmd_payload_last        ; No output delay was set on output port. ;
; dBus_cmd_payload_length[0]   ; No output delay was set on output port. ;
; dBus_cmd_payload_length[1]   ; No output delay was set on output port. ;
; dBus_cmd_payload_length[2]   ; No output delay was set on output port. ;
; dBus_cmd_payload_mask[0]     ; No output delay was set on output port. ;
; dBus_cmd_payload_mask[1]     ; No output delay was set on output port. ;
; dBus_cmd_payload_mask[2]     ; No output delay was set on output port. ;
; dBus_cmd_payload_mask[3]     ; No output delay was set on output port. ;
; dBus_cmd_payload_wr          ; No output delay was set on output port. ;
; dBus_cmd_valid               ; No output delay was set on output port. ;
; debug_bus_cmd_ready          ; No output delay was set on output port. ;
; debug_bus_rsp_data[0]        ; No output delay was set on output port. ;
; debug_bus_rsp_data[10]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[11]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[12]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[13]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[14]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[15]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[16]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[17]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[18]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[19]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[1]        ; No output delay was set on output port. ;
; debug_bus_rsp_data[20]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[21]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[22]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[23]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[24]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[25]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[26]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[27]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[28]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[29]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[2]        ; No output delay was set on output port. ;
; debug_bus_rsp_data[30]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[31]       ; No output delay was set on output port. ;
; debug_bus_rsp_data[3]        ; No output delay was set on output port. ;
; debug_bus_rsp_data[4]        ; No output delay was set on output port. ;
; debug_bus_rsp_data[5]        ; No output delay was set on output port. ;
; debug_bus_rsp_data[6]        ; No output delay was set on output port. ;
; debug_bus_rsp_data[7]        ; No output delay was set on output port. ;
; debug_bus_rsp_data[8]        ; No output delay was set on output port. ;
; debug_bus_rsp_data[9]        ; No output delay was set on output port. ;
; debug_resetOut               ; No output delay was set on output port. ;
; iBus_cmd_payload_address[0]  ; No output delay was set on output port. ;
; iBus_cmd_payload_address[10] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[11] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[12] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[13] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[14] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[15] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[16] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[17] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[18] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[19] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[1]  ; No output delay was set on output port. ;
; iBus_cmd_payload_address[20] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[21] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[22] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[23] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[24] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[25] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[26] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[27] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[28] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[29] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[2]  ; No output delay was set on output port. ;
; iBus_cmd_payload_address[30] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[31] ; No output delay was set on output port. ;
; iBus_cmd_payload_address[3]  ; No output delay was set on output port. ;
; iBus_cmd_payload_address[4]  ; No output delay was set on output port. ;
; iBus_cmd_payload_address[5]  ; No output delay was set on output port. ;
; iBus_cmd_payload_address[6]  ; No output delay was set on output port. ;
; iBus_cmd_payload_address[7]  ; No output delay was set on output port. ;
; iBus_cmd_payload_address[8]  ; No output delay was set on output port. ;
; iBus_cmd_payload_address[9]  ; No output delay was set on output port. ;
; iBus_cmd_payload_size[0]     ; No output delay was set on output port. ;
; iBus_cmd_payload_size[1]     ; No output delay was set on output port. ;
; iBus_cmd_payload_size[2]     ; No output delay was set on output port. ;
; iBus_cmd_valid               ; No output delay was set on output port. ;
+------------------------------+-----------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	115
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint                               ;
+----------------------------------+---------------------------------------+
; Port                             ; Reason                                ;
+----------------------------------+---------------------------------------+
; dBus_cmd_ready                   ; No input delay was set on input port. ;
; dBus_rsp_payload_data[0]         ; No input delay was set on input port. ;
; dBus_rsp_payload_data[10]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[11]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[12]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[13]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[14]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[15]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[16]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[17]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[18]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[19]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[1]         ; No input delay was set on input port. ;
; dBus_rsp_payload_data[20]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[21]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[22]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[23]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[24]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[25]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[26]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[27]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[28]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[29]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[2]         ; No input delay was set on input port. ;
; dBus_rsp_payload_data[30]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[31]        ; No input delay was set on input port. ;
; dBus_rsp_payload_data[3]         ; No input delay was set on input port. ;
; dBus_rsp_payload_data[4]         ; No input delay was set on input port. ;
; dBus_rsp_payload_data[5]         ; No input delay was set on input port. ;
; dBus_rsp_payload_data[6]         ; No input delay was set on input port. ;
; dBus_rsp_payload_data[7]         ; No input delay was set on input port. ;
; dBus_rsp_payload_data[8]         ; No input delay was set on input port. ;
; dBus_rsp_payload_data[9]         ; No input delay was set on input port. ;
; dBus_rsp_payload_error           ; No input delay was set on input port. ;
; dBus_rsp_valid                   ; No input delay was set on input port. ;
; debugReset                       ; No input delay was set on input port. ;
; debug_bus_cmd_payload_address[2] ; No input delay was set on input port. ;
; debug_bus_cmd_payload_address[3] ; No input delay was set on input port. ;
; debug_bus_cmd_payload_address[4] ; No input delay was set on input port. ;
; debug_bus_cmd_payload_address[5] ; No input delay was set on input port. ;
; debug_bus_cmd_payload_address[6] ; No input delay was set on input port. ;
; debug_bus_cmd_payload_address[7] ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[0]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[10]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[11]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[12]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[13]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[14]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[15]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[16]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[17]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[18]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[19]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[1]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[20]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[21]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[22]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[23]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[24]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[25]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[26]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[27]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[28]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[29]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[2]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[30]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[31]   ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[3]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[4]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[5]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[6]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[7]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[8]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_data[9]    ; No input delay was set on input port. ;
; debug_bus_cmd_payload_wr         ; No input delay was set on input port. ;
; debug_bus_cmd_valid              ; No input delay was set on input port. ;
; externalInterrupt                ; No input delay was set on input port. ;
; iBus_cmd_ready                   ; No input delay was set on input port. ;
; iBus_rsp_payload_data[0]         ; No input delay was set on input port. ;
; iBus_rsp_payload_data[10]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[11]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[12]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[13]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[14]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[15]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[16]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[17]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[18]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[19]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[1]         ; No input delay was set on input port. ;
; iBus_rsp_payload_data[20]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[21]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[22]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[23]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[24]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[25]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[26]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[27]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[28]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[29]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[2]         ; No input delay was set on input port. ;
; iBus_rsp_payload_data[30]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[31]        ; No input delay was set on input port. ;
; iBus_rsp_payload_data[3]         ; No input delay was set on input port. ;
; iBus_rsp_payload_data[4]         ; No input delay was set on input port. ;
; iBus_rsp_payload_data[5]         ; No input delay was set on input port. ;
; iBus_rsp_payload_data[6]         ; No input delay was set on input port. ;
; iBus_rsp_payload_data[7]         ; No input delay was set on input port. ;
; iBus_rsp_payload_data[8]         ; No input delay was set on input port. ;
; iBus_rsp_payload_data[9]         ; No input delay was set on input port. ;
; iBus_rsp_payload_error           ; No input delay was set on input port. ;
; iBus_rsp_valid                   ; No input delay was set on input port. ;
; reset                            ; No input delay was set on input port. ;
; softwareInterrupt                ; No input delay was set on input port. ;
; timerInterrupt                   ; No input delay was set on input port. ;
+----------------------------------+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer Missing Timing Constraint ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50003 - CE-Type CDC Bus with Insufficient Constraints ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; CDC-50004 - CDC Bus Transfer through Logic with Insufficient Constraints ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Exclusive Clock Group Assignment ;
+------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; RES-50003 - Asynchronous Reset Missing Timing Constraint ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------+
; TMC-20018 - Latches Detected ;
+------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------+
; TMC-20022 - Incomplete I/O Delay Assignment ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_setup_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_hold_slack = 0
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_hold_slack = 0
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_recovery_slack = 0
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_recovery_slack = 0
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_removal_slack = 0
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		maximum_removal_slack = 0
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------+
; CLK-30032 - Invalid Create Clock Assignment ;
+---------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		tension = 100000
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		tension = 100000
		ignore_high_fanout_tension = False
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		span = 250
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
		span = 250
		ignore_high_fanout_span = False
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


