library (sram22_64x4m4w2_test) {
  /* Models written by Liberate MX 21.7.7.044.isr7 from Cadence Design Systems, Inc. on Sat Jun  3 19:23:50 PDT 2023 */
  delay_model : table_lookup;
  comment : "";
  date : "$Date: Sat Jun  3 19:23:46 2023 $";
  revision : "1.0";
  capacitive_load_unit (1,pf);
  current_unit : "1mA";
  leakage_power_unit : "1nW";
  pulling_resistance_unit : "1kohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_inout_pin_cap : 0.005;
  default_input_pin_cap : 0.005;
  default_leakage_power_density : 0;
  default_max_transition : 0.04;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50;
  input_threshold_pct_rise : 50;
  nom_process : 1;
  nom_temperature : 25;
  nom_voltage : 1.8;
  output_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  slew_derate_from_library : 1;
  slew_lower_threshold_pct_fall : 10;
  slew_lower_threshold_pct_rise : 10;
  slew_upper_threshold_pct_fall : 90;
  slew_upper_threshold_pct_rise : 90;
  voltage_map (vdd, 1.8);
  voltage_map (vss, 0);
  voltage_map (GND, 0);
  operating_conditions (PVT_1P8V_25C) {
    process : 1;
    temperature : 25;
    voltage : 1.8;
  }
  default_operating_conditions : PVT_1P8V_25C;
  bus_naming_style : "%s[%d]";
  type (bus_sram22_64x4m4w2_dout_3_0) {
    base_type : array;
    data_type : bit;
    bit_width : 4;
    bit_from  : 3;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sram22_64x4m4w2_wmask_1_0) {
    base_type : array;
    data_type : bit;
    bit_width : 2;
    bit_from  : 1;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sram22_64x4m4w2_addr_5_0) {
    base_type : array;
    data_type : bit;
    bit_width : 6;
    bit_from  : 5;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sram22_64x4m4w2_din_3_0) {
    base_type : array;
    data_type : bit;
    bit_width : 4;
    bit_from  : 3;
    bit_to    : 0;
    downto    : true;
  }
  lu_table_template (constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.00125, 0.005, 0.04");
  }
  lu_table_template (delay_template_3x3) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.0017225, 0.00689, 0.02756");
  }
  lu_table_template (mpw_constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.00125, 0.005, 0.04");
  }
  power_lut_template (passive_output_power_template_3x1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.0017225, 0.00689, 0.02756");
  }
  power_lut_template (passive_power_template_3x1) {
    variable_1 : input_transition_time;
    index_1 ("0.00125, 0.005, 0.04");
  }
  power_lut_template (power_template_3x3) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.0017225, 0.00689, 0.02756");
  }
  output_voltage (DC_0) {
    vol : 0.09;
    voh : 1.71;
    vomin : 0;
    vomax : VDD;
  }
  cell (sram22_64x4m4w2_test) {
    area : 0;
    cell_leakage_power : 70029;
    dont_use : true;
    interface_timing : true;
    pg_pin (vdd) {
      direction : inout;
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (vss) {
      direction : inout;
      pg_type : primary_ground;
      voltage_name : "vss";
    }
    leakage_power () {
      value : 70029;
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0;
      related_pg_pin : vss;
    }
    bus (addr) {
      bus_type : bus_sram22_64x4m4w2_addr_5_0;
      direction : input;
      pin (addr[5]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00877599;
        rise_capacitance : 0.00877599;
        rise_capacitance_range (0.00464358, 0.00877599);
        fall_capacitance : 0.00831932;
        fall_capacitance_range (0.00466508, 0.00831932);
      }
      pin (addr[4]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00877599;
        rise_capacitance : 0.00877599;
        rise_capacitance_range (0.00464358, 0.00877599);
        fall_capacitance : 0.00831932;
        fall_capacitance_range (0.00466508, 0.00831932);
      }
      pin (addr[3]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00877599;
        rise_capacitance : 0.00877599;
        rise_capacitance_range (0.00464358, 0.00877599);
        fall_capacitance : 0.00831932;
        fall_capacitance_range (0.00466508, 0.00831932);
      }
      pin (addr[2]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00877599;
        rise_capacitance : 0.00877599;
        rise_capacitance_range (0.00464358, 0.00877599);
        fall_capacitance : 0.00831932;
        fall_capacitance_range (0.00466508, 0.00831932);
      }
      pin (addr[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00877599;
        rise_capacitance : 0.00877599;
        rise_capacitance_range (0.00464358, 0.00877599);
        fall_capacitance : 0.00831932;
        fall_capacitance_range (0.00466508, 0.00831932);
      }
      pin (addr[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00877599;
        rise_capacitance : 0.00877599;
        rise_capacitance_range (0.00464358, 0.00877599);
        fall_capacitance : 0.00831932;
        fall_capacitance_range (0.00466508, 0.00831932);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0580956, 0.0583523, 0.065115", \
            "0.0581011, 0.0583474, 0.0651101", \
            "0.0580957, 0.0583465, 0.0651092" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0564149, 0.0566848, 0.0639499", \
            "0.0564137, 0.0566837, 0.0639487", \
            "0.0564099, 0.0566798, 0.0639449" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.14172, 0.14172, 0.141721", \
            "0.142231, 0.142229, 0.142228", \
            "0.149229, 0.149226, 0.149226" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.155037, 0.155038, 0.155037", \
            "0.155271, 0.155272, 0.155271", \
            "0.164053, 0.164054, 0.164053" \
          );
        }
      }
    }
    pin (clk) {
      clock : true;
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.230156;
      rise_capacitance : 0.230156;
      rise_capacitance_range (0.0452251, 0.230156);
      fall_capacitance : 0.213794;
      fall_capacitance_range (0.0451229, 0.213794);
      timing () {
        related_pin : "clk";
        timing_type : min_pulse_width;
        rise_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.602822, 0.603142, 0.601758" \
          );
        }
        fall_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.621956, 0.621681, 0.623072" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        timing_type : minimum_period;
        rise_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "3.36064, 3.36056, 3.36058" \
          );
        }
        fall_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "3.36064, 3.36056, 3.36058" \
          );
        }
      }
      internal_power () {
        when : "we";
        related_pg_pin : vdd;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "1.51239, 1.51239, 1.51239" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.43395, 0.43395, 0.43395" \
          );
        }
      }
      internal_power () {
        when : "we";
        related_pg_pin : vss;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.665284, 0.665284, 0.665284" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.119976, 0.119976, 0.119976" \
          );
        }
      }
      internal_power () {
        when : "!we";
        related_pg_pin : vdd;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "1.66518, 1.66518, 1.66518" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.440918, 0.440918, 0.440918" \
          );
        }
      }
      internal_power () {
        when : "!we";
        related_pg_pin : vss;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.40336, 0.40336, 0.40336" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.117112, 0.117112, 0.117112" \
          );
        }
      }
    }
    bus (din) {
      bus_type : bus_sram22_64x4m4w2_din_3_0;
      direction : input;
      pin (din[3]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0270244;
        rise_capacitance : 0.0270244;
        rise_capacitance_range (0.0222332, 0.0270244);
        fall_capacitance : 0.026566;
        fall_capacitance_range (0.0222505, 0.026566);
      }
      pin (din[2]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.029394;
        rise_capacitance : 0.029394;
        rise_capacitance_range (0.0244552, 0.029394);
        fall_capacitance : 0.0289354;
        fall_capacitance_range (0.0244716, 0.0289354);
      }
      pin (din[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.029394;
        rise_capacitance : 0.029394;
        rise_capacitance_range (0.0244552, 0.029394);
        fall_capacitance : 0.0289354;
        fall_capacitance_range (0.0244716, 0.0289354);
      }
      pin (din[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.029394;
        rise_capacitance : 0.029394;
        rise_capacitance_range (0.0244552, 0.029394);
        fall_capacitance : 0.0289354;
        fall_capacitance_range (0.0244716, 0.0289354);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0625064, 0.0625717, 0.0687663", \
            "0.0625069, 0.0625723, 0.0687663", \
            "0.0625092, 0.0625746, 0.0687663" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0614505, 0.0615884, 0.0675297", \
            "0.0614505, 0.0615884, 0.0675297", \
            "0.0614505, 0.0615884, 0.0675298" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.140832, 0.140831, 0.140831", \
            "0.141331, 0.14133, 0.14133", \
            "0.148201, 0.1482, 0.1482" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.154063, 0.154062, 0.154062", \
            "0.154196, 0.154195, 0.154196", \
            "0.163051, 0.163051, 0.163051" \
          );
        }
      }
    }
    bus (dout) {
      bus_type : bus_sram22_64x4m4w2_dout_3_0;
      direction : output;
      pin (dout[3]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[2]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[1]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[0]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      timing () {
        related_pin : "clk";
        timing_sense : non_unate;
        timing_type : rising_edge;
        cell_rise (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "0.851795, 0.866882, 0.92702", \
            "0.852181, 0.867269, 0.927406", \
            "0.859841, 0.874927, 0.935064" \
          );
        }
        rise_transition (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "0.189872, 0.222422, 0.35302", \
            "0.18987, 0.22243, 0.353023", \
            "0.189871, 0.222428, 0.35302" \
          );
        }
        cell_fall (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "3.58601, 3.59417, 3.62627", \
            "3.58599, 3.59414, 3.62622", \
            "3.59397, 3.60212, 3.6342" \
          );
        }
        fall_transition (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "0.089799, 0.103846, 0.160731", \
            "0.089841, 0.103861, 0.160741", \
            "0.089825, 0.103861, 0.160738" \
          );
        }
      }
    }
    pin (we) {
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.00868636;
      rise_capacitance : 0.00868636;
      rise_capacitance_range (0.00457307, 0.00868636);
      fall_capacitance : 0.0082299;
      fall_capacitance_range (0.00459501, 0.0082299);
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0541702, 0.0545153, 0.0619822", \
            "0.0541685, 0.0545136, 0.0619805", \
            "0.0541641, 0.0545092, 0.0619761" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0528335, 0.0531166, 0.061031", \
            "0.0528255, 0.0531086, 0.061023", \
            "0.0528266, 0.0531097, 0.0610241" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.141369, 0.141368, 0.141371", \
            "0.141884, 0.141882, 0.141885", \
            "0.148825, 0.148824, 0.148827" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.152819, 0.152815, 0.152824", \
            "0.153033, 0.153029, 0.153037", \
            "0.161977, 0.161973, 0.161982" \
          );
        }
      }
    }
    bus (wmask) {
      bus_type : bus_sram22_64x4m4w2_wmask_1_0;
      direction : input;
      pin (wmask[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0303725;
        rise_capacitance : 0.0303725;
        rise_capacitance_range (0.0254244, 0.0303725);
        fall_capacitance : 0.0299139;
        fall_capacitance_range (0.025441, 0.0299139);
      }
      pin (wmask[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.0303725;
        rise_capacitance : 0.0303725;
        rise_capacitance_range (0.0254244, 0.0303725);
        fall_capacitance : 0.0299139;
        fall_capacitance_range (0.025441, 0.0299139);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.061515, 0.0616657, 0.0676674", \
            "0.0615162, 0.0616669, 0.0676685", \
            "0.0615215, 0.0616722, 0.0676738" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0599164, 0.0600846, 0.0665025", \
            "0.0599179, 0.0600862, 0.066504", \
            "0.0599188, 0.0600871, 0.0665049" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.140048, 0.14005, 0.140047", \
            "0.140642, 0.140644, 0.140641", \
            "0.147855, 0.147857, 0.147854" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.155674, 0.155676, 0.155673", \
            "0.15569, 0.155692, 0.155689", \
            "0.164418, 0.16442, 0.164417" \
          );
        }
      }
    }
    pin (sae_muxed) {
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.01;
      rise_capacitance : 0.01;
      rise_capacitance_range (0.00453656, 0.01);
      fall_capacitance : 0.01;
      fall_capacitance_range (0.00455813, 0.01);
    }
    pin (sae_int) {
      direction : output;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.16;
      capacitance : 0.01;
      rise_capacitance : 0.01;
      rise_capacitance_range (0.002, 0.01);
      fall_capacitance : 0.01;
      fall_capacitance_range (0.002, 0.01);
    }
  }
}
