<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_peakdetect_ch2.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_peakdetect_ch2.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_peakdetect_ch2.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_peakdetect_ch2.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_peakdetect_ch2</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/peakdetect_ch2</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> work.ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_peakdetect_ch2 <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        rst                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        din                               :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="29">   29   </a>        vin                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        en                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="31">   31   </a>        addr                              :   <span class="KW">IN</span>    std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="32">   32   </a>        index                             :   <span class="KW">OUT</span>   std_logic_vector(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="33">   33   </a>        step                              :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="34">   34   </a>        peak_found                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="35">   35   </a>        probe                             :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="36">   36   </a>        );
</span><span><a class="LN" id="37">   37   </a><span class="KW">END</span> ZynqBF_2t_ip_src_peakdetect_ch2;
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_peakdetect_ch2 <span class="KW">IS</span>
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_correlator2
</span><span><a class="LN" id="44">   44   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="45">   45   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="46">   46   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>          rx                              :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="48">   48   </a>          valid                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>          en                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>          rst                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="51">   51   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="52">   52   </a>          dval                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="53">   53   </a>          step                            :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="54">   54   </a>          );
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_peak_fsm_block
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          t_cross                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>          cnt_end                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>          scan_peak                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="64">   64   </a>          peak_found                      :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="65">   65   </a>          );
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="67">   67   </a>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_running_max_block
</span><span><a class="LN" id="69">   69   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="70">   70   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="71">   71   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          din                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="73">   73   </a>          en                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="74">   74   </a>          rst                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="75">   75   </a>          new_max                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="76">   76   </a>          max_val                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="77">   77   </a>          );
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_store_index_block
</span><span><a class="LN" id="81">   81   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="82">   82   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="83">   83   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="84">   84   </a>          din                             :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" id="85">   85   </a>          update                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="86">   86   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- int16</span>
</span><span><a class="LN" id="87">   87   </a>          );
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_correlator2
</span><span><a class="LN" id="92">   92   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_correlator2(rtl);
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_peak_fsm_block
</span><span><a class="LN" id="95">   95   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_peak_fsm_block(rtl);
</span><span><a class="LN" id="96">   96   </a>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_running_max_block
</span><span><a class="LN" id="98">   98   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_running_max_block(rtl);
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_store_index_block
</span><span><a class="LN" id="101">  101   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_store_index_block(rtl);
</span><span><a class="LN" id="102">  102   </a>
</span><span><a class="LN" id="103">  103   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">SIGNAL</span> addr_unsigned                    : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">SIGNAL</span> Delay9_reg                       : vector_of_unsigned15(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix15 [2]</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">SIGNAL</span> Delay9_out1                      : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">SIGNAL</span> Add1_sub_temp                    : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">SIGNAL</span> Add1_out1                        : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> index_in                         : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> corr_vout                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> correlator2_out2                 : std_logic;
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> correlator2_out3                 : std_logic;
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> corr_vout_signed                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> peak_fsm_out1                    : std_logic;
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> Logical_Operator5_out1           : std_logic;
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> count_20_steps_out1              : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> Logical_Operator7_out1           : std_logic;
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> peak_fsm_out2                    : std_logic;
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> update_index                     : std_logic;
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> running_max_out2                 : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> stored_index                     : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> stored_index_signed              : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int16</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion_out1        : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> Delay10_out1                     : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1           : std_logic;
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : std_logic;
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : std_logic;
</span><span><a class="LN" id="132">  132   </a>
</span><span><a class="LN" id="133">  133   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="134" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  134   </a>  u_correlator2 : ZynqBF_2t_ip_src_correlator2
</span><span><a class="LN" id="135" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  135   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="136" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  136   </a>              reset =&gt; reset,
</span><span><a class="LN" id="137" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  137   </a>              enb =&gt; enb,
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  138   </a>              rx =&gt; din,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  139   </a>              valid =&gt; vin,
</span><span><a class="LN" id="140" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  140   </a>              en =&gt; en,
</span><span><a class="LN" id="141" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  141   </a>              rst =&gt; rst,
</span><span><a class="LN" id="142" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  142   </a>              dout =&gt; corr_vout,  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="143" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  143   </a>              dval =&gt; correlator2_out2,
</span><span><a class="LN" id="144" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  144   </a>              step =&gt; correlator2_out3
</span><span><a class="LN" id="145" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3716')" name="code2model">  145   </a>              );
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3933')" name="code2model">  147   </a>  u_peak_fsm : ZynqBF_2t_ip_src_peak_fsm_block
</span><span><a class="LN" id="148" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3933')" name="code2model">  148   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="149" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3933')" name="code2model">  149   </a>              reset =&gt; reset,
</span><span><a class="LN" id="150" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3933')" name="code2model">  150   </a>              enb =&gt; enb,
</span><span><a class="LN" id="151" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3933')" name="code2model">  151   </a>              t_cross =&gt; Compare_To_Constant_out1,
</span><span><a class="LN" id="152" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3933')" name="code2model">  152   </a>              cnt_end =&gt; Logical_Operator7_out1,
</span><span><a class="LN" id="153" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3933')" name="code2model">  153   </a>              scan_peak =&gt; peak_fsm_out1,
</span><span><a class="LN" id="154" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3933')" name="code2model">  154   </a>              peak_found =&gt; peak_fsm_out2
</span><span><a class="LN" id="155" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3933')" name="code2model">  155   </a>              );
</span><span><a class="LN" id="156">  156   </a>
</span><span><a class="LN" id="157" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  157   </a>  u_running_max : ZynqBF_2t_ip_src_running_max_block
</span><span><a class="LN" id="158" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  158   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="159" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  159   </a>              reset =&gt; reset,
</span><span><a class="LN" id="160" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  160   </a>              enb =&gt; enb,
</span><span><a class="LN" id="161" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  161   </a>              din =&gt; std_logic_vector(Delay4_out1),  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="162" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  162   </a>              en =&gt; peak_fsm_out1,
</span><span><a class="LN" id="163" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  163   </a>              rst =&gt; peak_fsm_out2,
</span><span><a class="LN" id="164" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  164   </a>              new_max =&gt; update_index,
</span><span><a class="LN" id="165" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  165   </a>              max_val =&gt; running_max_out2  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="166" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3944')" name="code2model">  166   </a>              );
</span><span><a class="LN" id="167">  167   </a>
</span><span><a class="LN" id="168" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3956')" name="code2model">  168   </a>  u_store_index : ZynqBF_2t_ip_src_store_index_block
</span><span><a class="LN" id="169" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3956')" name="code2model">  169   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="170" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3956')" name="code2model">  170   </a>              reset =&gt; reset,
</span><span><a class="LN" id="171" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3956')" name="code2model">  171   </a>              enb =&gt; enb,
</span><span><a class="LN" id="172" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3956')" name="code2model">  172   </a>              din =&gt; std_logic_vector(index_in),  <span class="CT">-- int16</span>
</span><span><a class="LN" id="173" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3956')" name="code2model">  173   </a>              update =&gt; update_index,
</span><span><a class="LN" id="174" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3956')" name="code2model">  174   </a>              dout =&gt; stored_index  <span class="CT">-- int16</span>
</span><span><a class="LN" id="175" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3956')" name="code2model">  175   </a>              );
</span><span><a class="LN" id="176">  176   </a>
</span><span><a class="LN" id="177">  177   </a>  addr_unsigned &lt;= unsigned(addr);
</span><span><a class="LN" id="178">  178   </a>
</span><span><a class="LN" id="179" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  179   </a>  Delay9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="180" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  180   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="181" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  181   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="182" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  182   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="183" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  183   </a>        Delay9_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" id="184" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  184   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="185" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  185   </a>        Delay9_reg(0) &lt;= addr_unsigned;
</span><span><a class="LN" id="186" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  186   </a>        Delay9_reg(1) &lt;= Delay9_reg(0);
</span><span><a class="LN" id="187" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  187   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="188" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  188   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="189" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  189   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_process;
</span><span><a class="LN" id="190">  190   </a>
</span><span><a class="LN" id="191" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3710')" name="code2model">  191   </a>  Delay9_out1 &lt;= Delay9_reg(1);
</span><span><a class="LN" id="192">  192   </a>
</span><span><a class="LN" id="193" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3700')" name="code2model">  193   </a>  Add1_sub_temp &lt;= signed(resize(Delay9_out1, 17)) - to_signed(16#01000#, 17);
</span><span><a class="LN" id="194" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3700')" name="code2model">  194   </a>  Add1_out1 &lt;= Add1_sub_temp(15 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="195">  195   </a>
</span><span><a class="LN" id="196" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  196   </a>  Delay11_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="197" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  197   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="198" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  198   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="199" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  199   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="200" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  200   </a>        index_in &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="201" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  201   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="202" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  202   </a>        index_in &lt;= Add1_out1;
</span><span><a class="LN" id="203" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  203   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="204" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  204   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="205" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3706')" name="code2model">  205   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_process;
</span><span><a class="LN" id="206">  206   </a>
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208">  208   </a>  corr_vout_signed &lt;= signed(corr_vout);
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  210   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="211" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  211   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="212" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  212   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="213" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  213   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="214" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  214   </a>        Delay4_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="215" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  215   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="216" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  216   </a>        Delay4_out1 &lt;= corr_vout_signed;
</span><span><a class="LN" id="217" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  217   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="218" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  218   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="219" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3708')" name="code2model">  219   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="220">  220   </a>
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222">  222   </a>
</span><span><a class="LN" id="223" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3701')" name="code2model">  223   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> corr_vout_signed &gt;= to_signed(6553600, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="224" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3701')" name="code2model">  224   </a>      '0';
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3713')" name="code2model">  226   </a>  Logical_Operator5_out1 &lt;= correlator2_out3 <span class="KW">AND</span> peak_fsm_out1;
</span><span><a class="LN" id="227">  227   </a>
</span><span><a class="LN" id="228">  228   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="229">  229   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="230">  230   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="231">  231   </a>  <span class="CT">--  count to value  = 20</span>
</span><span><a class="LN" id="232" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  232   </a>  count_20_steps_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="233" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  233   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="234" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  234   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="235" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  235   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="236" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  236   </a>        count_20_steps_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="237" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  237   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="238" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  238   </a>        <span class="KW">IF</span> Logical_Operator5_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="239" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  239   </a>          <span class="KW">IF</span> count_20_steps_out1 &gt;= to_unsigned(16#14#, 8) <span class="KW">THEN</span>
</span><span><a class="LN" id="240" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  240   </a>            count_20_steps_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" id="241" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  241   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="242" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  242   </a>            count_20_steps_out1 &lt;= count_20_steps_out1 + to_unsigned(16#01#, 8);
</span><span><a class="LN" id="243" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  243   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="244" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  244   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="245" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  245   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="246" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  246   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="247" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3932')" name="code2model">  247   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> count_20_steps_process;
</span><span><a class="LN" id="248">  248   </a>
</span><span><a class="LN" id="249">  249   </a>
</span><span><a class="LN" id="250">  250   </a>
</span><span><a class="LN" id="251" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3702')" name="code2model">  251   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> count_20_steps_out1 = to_unsigned(16#14#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" id="252" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3702')" name="code2model">  252   </a>      '0';
</span><span><a class="LN" id="253">  253   </a>
</span><span><a class="LN" id="254" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3714')" name="code2model">  254   </a>  Logical_Operator7_out1 &lt;= correlator2_out3 <span class="KW">AND</span> Compare_To_Constant1_out1;
</span><span><a class="LN" id="255">  255   </a>
</span><span><a class="LN" id="256">  256   </a>  stored_index_signed &lt;= signed(stored_index);
</span><span><a class="LN" id="257">  257   </a>
</span><span><a class="LN" id="258" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3704')" name="code2model">  258   </a>  Data_Type_Conversion_out1 &lt;= unsigned(stored_index_signed(14 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" id="259">  259   </a>
</span><span><a class="LN" id="260" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  260   </a>  Delay10_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="261" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  261   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="262" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  262   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="263" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  263   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="264" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  264   </a>        Delay10_out1 &lt;= to_unsigned(16#0000#, 15);
</span><span><a class="LN" id="265" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  265   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="266" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  266   </a>        Delay10_out1 &lt;= Data_Type_Conversion_out1;
</span><span><a class="LN" id="267" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  267   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="268" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  268   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="269" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3705')" name="code2model">  269   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_process;
</span><span><a class="LN" id="270">  270   </a>
</span><span><a class="LN" id="271">  271   </a>
</span><span><a class="LN" id="272">  272   </a>  index &lt;= std_logic_vector(Delay10_out1);
</span><span><a class="LN" id="273">  273   </a>
</span><span><a class="LN" id="274" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3712')" name="code2model">  274   </a>  Logical_Operator3_out1 &lt;=  <span class="KW">NOT</span> Compare_To_Constant1_out1;
</span><span><a class="LN" id="275">  275   </a>
</span><span><a class="LN" id="276" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3711')" name="code2model">  276   </a>  Logical_Operator2_out1 &lt;= correlator2_out3 <span class="KW">AND</span> Logical_Operator3_out1;
</span><span><a class="LN" id="277">  277   </a>
</span><span><a class="LN" id="278" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  278   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="279" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  279   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="280" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  280   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="281" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  281   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="282" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  282   </a>        Delay3_out1 &lt;= '0';
</span><span><a class="LN" id="283" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  283   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="284" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  284   </a>        Delay3_out1 &lt;= Logical_Operator2_out1;
</span><span><a class="LN" id="285" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  285   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="286" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  286   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="287" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3707')" name="code2model">  287   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="288">  288   </a>
</span><span><a class="LN" id="289">  289   </a>
</span><span><a class="LN" id="290" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  290   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="291" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  291   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="292" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  292   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="293" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  293   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="294" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  294   </a>        Delay6_out1 &lt;= '0';
</span><span><a class="LN" id="295" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  295   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="296" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  296   </a>        Delay6_out1 &lt;= Logical_Operator7_out1;
</span><span><a class="LN" id="297" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  297   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="298" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  298   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="299" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3709')" name="code2model">  299   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" id="300">  300   </a>
</span><span><a class="LN" id="301">  301   </a>
</span><span><a class="LN" id="302">  302   </a>
</span><span><a class="LN" id="303">  303   </a>  step &lt;= Delay3_out1;
</span><span><a class="LN" id="304">  304   </a>
</span><span><a class="LN" id="305">  305   </a>  peak_found &lt;= Delay6_out1;
</span><span><a class="LN" id="306">  306   </a>
</span><span><a class="LN" id="307">  307   </a>  probe &lt;= corr_vout;
</span><span><a class="LN" id="308">  308   </a>
</span><span><a class="LN" id="309">  309   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="310">  310   </a>
</span><span><a class="LN" id="311">  311   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
