Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap iomodule_v3_0 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/iomodule_v3_0 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
Start time: 13:05:02 on May 03,2019
vcom -64 -93 -work iomodule_v3_0 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/iomodule_v3_0/.cxl.vhdl.iomodule_v3_0.iomodule_v3_0.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 13:05:02 on May 03,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
