-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Mar  6 22:01:35 2019
-- Host        : DESKTOP-6RO2CF2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {d:/MEGAsync/SEE09-2/S8/Proco 8bit/repo/ProceXeirb/src/IP
--               block/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl}
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_bindec : entity is "bindec";
end blk_mem_gen_0_bindec;

architecture STRUCTURE of blk_mem_gen_0_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    douta_array : in STD_LOGIC_VECTOR ( 49 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[16]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \douta[17]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[18]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \douta[19]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[20]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \douta[21]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[22]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \douta[23]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[24]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(25),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(35),
      I1 => sel_pipe,
      I2 => douta_array(10),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(36),
      I1 => sel_pipe,
      I2 => douta_array(11),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(37),
      I1 => sel_pipe,
      I2 => douta_array(12),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(38),
      I1 => sel_pipe,
      I2 => douta_array(13),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(39),
      I1 => sel_pipe,
      I2 => douta_array(14),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(40),
      I1 => sel_pipe,
      I2 => douta_array(15),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(41),
      I1 => sel_pipe,
      I2 => douta_array(16),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(42),
      I1 => sel_pipe,
      I2 => douta_array(17),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(43),
      I1 => sel_pipe,
      I2 => douta_array(18),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(44),
      I1 => sel_pipe,
      I2 => douta_array(19),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(26),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(45),
      I1 => sel_pipe,
      I2 => douta_array(20),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(46),
      I1 => sel_pipe,
      I2 => douta_array(21),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(47),
      I1 => sel_pipe,
      I2 => douta_array(22),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(48),
      I1 => sel_pipe,
      I2 => douta_array(23),
      O => douta(23)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(49),
      I1 => sel_pipe,
      I2 => douta_array(24),
      O => douta(24)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(27),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(28),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(29),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(30),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(31),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(32),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(33),
      I1 => sel_pipe,
      I2 => douta_array(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(34),
      I1 => sel_pipe,
      I2 => douta_array(9),
      O => douta(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe,
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000020000000840",
      INITP_01 => X"AAAAAAAAAAAA8000000000000000000000000000000000000000000000000000",
      INITP_02 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_03 => X"0000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"AAAAAAAAAAAAA000000000000000000000000000000000000000000000000000",
      INITP_06 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_07 => X"0000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_08 => X"0000000000200000000000000000000000000000000000000000000000000000",
      INITP_09 => X"AAAAAAAAAAAA8000000000000000000000020000000000000000000000000000",
      INITP_0A => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_0B => X"0000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"AAAAAAAAAAAA8000000000000000000000000000000000000000000000000000",
      INITP_0E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INITP_0F => X"0000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_00 => X"788C8B65166C8B1C636C6C8B0E6C8A14636C6C8AD589658788D5656C6C6D6D65",
      INIT_01 => X"726E786578717878657870787865786F787865786E7802767777637865787678",
      INIT_02 => X"82838274725E72748272745872748375735273758373754C737575717470736F",
      INIT_03 => X"7A7A637D8D80637A7D657A7375797274758574847375727485738472707472AE",
      INIT_04 => X"79897F7D7FA4637B808F808780807E80807F8EAE747E7E727F737B797B7B7A89",
      INIT_05 => X"758574847375727485738472C07573FE82838A7E657E7B867B867A897B867B86",
      INIT_06 => X"807F8EFE757F7F737E727B7A7B7B79897979637C8DD063797C657A7375797274",
      INIT_07 => X"6577DA7F657F7B867B8679897B867B867A897E7C7EF4637B808F808780807E80",
      INIT_08 => X"A08F9F8F9E8F9D8F9C8F9B8F9A8F998F988F978F968F95909492939291902777",
      INIT_09 => X"B492B390B265B1B0AFA6AE8FAD8FACA4ABA6AAA9A890A7A6A5A4A38FA28FA18F",
      INIT_0A => X"C790C6C5C4B0C365C263C18FC08FBF8FBE8FBD8FBCB7BBB9BAB9B8B7B690B592",
      INIT_0B => X"D863D7A4D665D5B7D4B9D3B9D2B7D18FD0A4CFB0CE89CD63CC65CBB9CAC5C9C8",
      INIT_0C => X"E865E7B7E663E565E4C5E3B9E292E190E08FDF8FDE8FDD8FDC8FDB63DAA4D963",
      INIT_0D => X"F8A6F790F68FF58FF4B7F389F28FF1B0F0C8EFC8EEB0ED63ECA4EB63EA63E9A4",
      INIT_0E => X"088F078F068F058F048F036502B701A4008FFFB7FE90FD8FFCB0FBA6FA8FF9A4",
      INIT_0F => X"188F178F168F158F14B013A6128F11A410A60F900EB90DC50C8F0B920AA9098F",
      INIT_10 => X"2863278F268F25B924C5238F229221A9208F1F8F1EB71D891C8F1B8F1A8F198F",
      INIT_11 => X"38903763369035A6348F33923290319030C52FB02EC82DC82CB02BB92AA6298F",
      INIT_12 => X"48A9478F468F45B744C84363426341A940A63F8F3E923DB93C633B633AB939A4",
      INIT_13 => X"588F578F568F559254B95363526351B950A44F904E904DB74C654B634A9049C5",
      INIT_14 => X"688F678F668F658F648F639062B7616560635F905EC55DA95C635B905AA6598F",
      INIT_15 => X"788F779076C57592749073927290719070C56F656EA46D926CA96B8F6A8F698F",
      INIT_16 => X"888F878F868F85B984A683A68265818980927F8F7E8F7DA47C657B8F7AB979A6",
      INIT_17 => X"988F978F9663958F948993C592B0918990638F8F8E8F8DA68C658B898A92898F",
      INIT_18 => X"A88FA78FA68FA565A48FA38FA2C8A1B0A0B09FC89E909DC59C929B909A8F998F",
      INIT_19 => X"B88FB78FB68FB58FB48FB38FB265B18FB08FAF8FAE8FAD8FAC8FAB8FAA8FA98F",
      INIT_1A => X"C88FC765C6A4C565C4C8C3C5C28FC18FC08FBF8FBE8FBD8FBC8FBB8FBA8FB98F",
      INIT_1B => X"D88FD78FD663D58FD48FD38FD28FD18FD08FCF8FCE8FCD63CCC8CBB0CAB0C9C8",
      INIT_1C => X"E88FE765E68FE58FE48FE38FE28FE165E08FDF65DE8FDD8FDC8FDB8FDA8FD965",
      INIT_1D => X"F8B7F7B0F663F58FF48FF38FF28FF18FF08FEF8FEE8FED63EC8FEBB0EAA6E98F",
      INIT_1E => X"0863078F06B9059204B903920263018F008FFF8FFE8FFDB9FC92FB8FFAB0F9B7",
      INIT_1F => X"18B017B716B715B0148F138912A411B9108F0F8F0EB90D920C8F0B8F0A6509A4",
      INIT_20 => X"2892278F268F258F249223A92263216320B91FA41EA91D8F1C921BA91AA91992",
      INIT_21 => X"389237A93663356334B933A432A931A630A92F632E652DB92CA42BA92A6329B0",
      INIT_22 => X"4863476546B945A444A9438F428F41A640A93F633E633DC83CB73B633AB03992",
      INIT_23 => X"59A958A95792568F554F5489536352635189504F4EA44DA64C8F4B8F4AA649A9",
      INIT_24 => X"698F688F674F6692658F64A463A66290618F60895FA45E635D635CA45B895A92",
      INIT_25 => X"7992788F77A476A6759074B073B7728F718F70A66FA96EA46D8F6CC56B906A8F",
      INIT_26 => X"898F88A687A9868F858F849083A6828F81A480B77F657EA47D8F7CC57B907A4F",
      INIT_27 => X"996398A497899665954F9492938F928F91C590B78FA98E8F8D8F8CB08BB78A8F",
      INIT_28 => X"A9A6A88FA78FA68FA58FA48FA38FA28FA18FA08F9F8F9E8F9D8F9C899BA49A63",
      INIT_29 => X"B990B8B0B7C8B6C5B58FB4A4B3A6B290B18FB08FAF8FAE8FAD8FAC8FAB8FAA89",
      INIT_2A => X"C98FC88FC78FC68FC58FC48FC38FC28FC18FC08FBFB0BEC8BDC5BC8FBBA4BAA6",
      INIT_2B => X"D990D892D7B9D692D5B0D489D363D263D190D092CFB9CE8FCDC5CC4FCB65CA63",
      INIT_2C => X"E965E8A4E765E6A4E58FE48FE363E28FE18FE08FDF8FDE92DDB0DC89DB63DA63",
      INIT_2D => X"F9A4F88FF7B7F690F58FF4B9F3C5F28FF192F0A9EF8FEE8FED8FEC8FEB8FEA8F",
      INIT_2E => X"098F088F078F068F058904C5038902C5018F004FFFC8FE65FD63FC8FFB65FAB7",
      INIT_2F => X"19B718C81763166315A914A6138F129011B710650F630E900DC50CA90B8F0A8F",
      INIT_30 => X"29C528B9278F268F258F248F238F228F218F20A91FC51E8F1D8F1C8F1B8F1A8F",
      INIT_31 => X"398F388F378F368F358F348F338F328F318930A92FB92EC52DB92C892BA92AB9",
      INIT_32 => X"49B0489247904663458F44A44365428F41A640653F893E923D8F3C8F3B8F3A8F",
      INIT_33 => X"598F588F578F566555C5548F538F529251B950654FC54E8F4D8F4C924BB94A8F",
      INIT_34 => X"698F68C56789668F658F648F638F628F618F608F5F8F5E8F5D8F5C8F5B8F5A8F",
      INIT_35 => X"798F788F778F768F758F748F73B972A671B070906F636EB96DA66CB06B906A63",
      INIT_36 => X"89A488A48765868F858F8465838F8265818F808F7F637E8F7D8F7C8F7B657A8F",
      INIT_37 => X"99C59889976396C8958F94C59390928F918F908F8FB98E928D8F8C8F8B8F8A65",
      INIT_38 => X"A98FA8A6A7A9A663A563A4C8A3B7A2B0A1C8A0659F639E8F9DC59C899B639AC8",
      INIT_39 => X"B9C5B8A9B765B663B58FB48FB38FB2A6B1A9B063AF65AEB9ADA4ACA9AB8FAA8F",
      INIT_3A => X"C990C863C765C6B9C5A6C4B9C3B9C292C190C063BF65BEB9BDA6BCB9BB8FBAA9",
      INIT_3B => X"D98FD88FD790D6A6D58FD4A4D3B7D265D1B9D092CF8FCE8FCDA4CC8FCBB9CA92",
      INIT_3C => X"E9A9E892E78FE68FE58FE48FE38FE28FE18FE0B0DFB7DE8FDD8FDCA6DBA9DA8F",
      INIT_3D => X"F9A4F8B7F765F6A9F592F48FF3A4F2B7F165F08FEF8FEE8FED8FEC8FEB8FEA8F",
      INIT_3E => X"09A60890078F068F05B70463038F028F018F008FFF8FFE8FFD8FFCA9FB92FA8F",
      INIT_3F => X"1AB9198918A6178F168F158F148F138F126311100FC80EB00DC80CC50B8F0AA4",
      INIT_40 => X"2A8F29C5284F27652663258F248F236322C5219220B01F891E631D631C901B92",
      INIT_41 => X"3A8F398F38A63790368935C5348F338F328F3163308F2F8F2E8F2D652CA42B8F",
      INIT_42 => X"4AA64963488947C5468F458F448F438F428F418F408F3F8F3E8F3D8F3C903BA6",
      INIT_43 => X"5A9259A9588F578F56B75589548F536552B751A4508F4FA44EB94DC54C894B63",
      INIT_44 => X"6AA66990686567B766A4658F64A463B9624F61C860655F635E8F5DB95CC55B8F",
      INIT_45 => X"7A8F798F788F778F768F75B974C5738F729271A9708F6F8F6E8F6DB76CA46B8F",
      INIT_46 => X"898988A987B986C585B9338F84B983C5828F819280A97F8F7E8F7D8F7C8F7B8F",
      INIT_47 => X"99B998B9978F96B995B994C8938F928F919090A48FB98E658D658CB98BA48AA9",
      INIT_48 => X"A965A863A790A6C5A5A9A463A390A2A6A18FA0A69F109E659D639CA99BA69AC8",
      INIT_49 => X"B989B8A6B710B665B563B4A9B3A6B2A9B1C5B08FAF8FAE8FAD8FAC8FAB90AAB7",
      INIT_4A => X"C98FC890C7B7C665C563C490C3C5C2A9C18FC08FBF8FBEB9BD65BC63BBA9BAA4",
      INIT_4B => X"D892D765D6C5D58FD48FD392D2B9768FD190D0B7CF65CE63CD90CCC5CBA9CA8F",
      INIT_4C => X"E88FE78FE663E5B9E410E363E2C5E1B0E0C5DFC8DEB9DD8FDC8FDBA6DAB9D9B9",
      INIT_4D => X"F88FF78FF68FF5B9F4A6F38FF263F1B0F092EF90EE63ED8FECA6EB65EA89E992",
      INIT_4E => X"088F07B906A605B00490036302A601650089FF92FE8FFD8FFCA6FB65FA89F992",
      INIT_4F => X"189217101663156514A613B912A611A610A90F920E650D8F0C8F0B8F0A650965",
      INIT_50 => X"286327C52689258F248F238F228F218F208F1F8F1E8F1D8F1C8F1B8F1AA419C5",
      INIT_51 => X"388F378F368F358F348F338F328F318F30652F8F2E8F2D8F2CA42BC52A922910",
      INIT_52 => X"48654765468F458F4465438F428F418F408F3F8F3E8F3D8F3C8F3B8F3A8F398F",
      INIT_53 => X"5865578956A955B054C853A6526351C550A94FA94E924D634C924B8F4A8F498F",
      INIT_54 => X"688F678F66636565648963A962B061C8608F5F635E8F5D655C8F5B8F5A8F5963",
      INIT_55 => X"78B9779276C57589746373C87265718F708F6F8F6E656D8F6C8F6B8F6A8F6963",
      INIT_56 => X"8892878F868F8563848F83108210819280927F107E107D637C8F7B8F7A9279B9",
      INIT_57 => X"988F97B99692958F946593A4928F919090928F8F8E638D8F8CC58B908A8F89B9",
      INIT_58 => X"A8B9A7A4A6A9A5B9A492A390A263A165A0B99FA69EB99DB99C929B639A8F9963",
      INIT_59 => X"B892B7A9B68FB5B9B4B9B38FB290B163B0B0AF92AE8FADA9ACA4ABB9AA65A965",
      INIT_5A => X"C863C78FC6A6C5A9C463C365C2B9C1A4C0A9BF8FBE8FBDB7BC90BB63BA63B9B0",
      INIT_5B => X"D890D763D689D592D4B9D38FD2B7D190D063CF63CEB0CD92CCA9CBC5CAA9C965",
      INIT_5C => X"E8A6E7A9E663E565E4B9E3A4E2A9E18FE0A6DFA9DE63DD63DCC8DBB7DA8FD9B7",
      INIT_5D => X"F8B7F765F68FF5A6F4A9F363F265F1B9F0A4EFA9EE63EDB0EC92EB63EAB0E992",
      INIT_5E => X"086307A4068F05C50490038F02A90192008FFF8FFE92FDA9FCA9FB92FA8FF9A4",
      INIT_5F => X"188F17A616A9158F148F13A912A6118F108F0FA60E650D630CC50B630A6309C5",
      INIT_60 => X"28A927A6268F258F24A6236522A92192208F1F8F1E8F1D8F1C8F1BB01AB7198F",
      INIT_61 => X"38A637A9368F359034A6338F32A431B730652FA42EB92DC52C8F2BA62A90298F",
      INIT_62 => X"488F478F46A645A944A4438F42C5419040A43F8F3EC53D903CB03BB73A8F398F",
      INIT_63 => X"58B057C5568F5592544F53A952B7516550634F904EA64D924C654B8F4AB049B7",
      INIT_64 => X"688F678F669265B0648F638F628F618F608F5F905EA65DA45C8F5B8F5A8F598F",
      INIT_65 => X"788F778F768F758F748F738972A6718F708F6F8F6E8F6D8F6C8F6B8F6AB06992",
      INIT_66 => X"888F878F868F858F848F838F828F818F80657F927E8F7D8F7C8F7B8F7A8F798F",
      INIT_67 => X"98B7979296A99563946393A9929291B7908F8F908EC58DB08C658B638A8F898F",
      INIT_68 => X"A890A78FA68FA5A9A4A6A390A263A18FA08F9FC59E4F9D659C639B8F9A8F998F",
      INIT_69 => X"B889B78FB68FB58FB463B38FB28FB18FB0B9AFC5AE63AD63AC92ABB9AA8FA992",
      INIT_6A => X"C88FC78FC6B7C589C48FC3B9C2C5C18FC092BFA9BE8FBD8FBC63BB8FBA8FB9C5",
      INIT_6B => X"D88FD7A6D6B9D5B9D4A6D38FD2B9D1C5D08FCF92CEA9CD8FCC8FCBB7CA89C98F",
      INIT_6C => X"E8A9E78FE692E5A9E48FE38FE28FE163E08FDF8FDE4FDDC8DC65DB63DA8FD98F",
      INIT_6D => X"F8C5F7A9F663F590F4A6F38FF263F190F0A6EF8FEE90EDB7EC65EB63EA90E9C5",
      INIT_6E => X"088F078F068F058F048F038F02A401650065FFA4FE8FFD90FCB7FB65FA63F990",
      INIT_6F => X"1863178F168F15A614A9138F128F118F108F0F8F0E8F0D8F0C8F0BA90AC5098F",
      INIT_70 => X"288F27A6266525892492238F228F21A620651F891E921D8F1C891BC51AB01989",
      INIT_71 => X"38C537A93665358F348F33B03292319030632F8F2E8F2D8F2C8F2B632A63298F",
      INIT_72 => X"488F478F468F458F448F438F428F416540C83FC53E8F3D8F3C8F3B8F3A8F3989",
      INIT_73 => X"588F57A45665556554A4538F528F518F508F4F8F4E8F4D8F4C8F4B8F4A8F498F",
      INIT_74 => X"6865678F668F658F648F636562A4618F608F5F8F5E8F5D8F5CC55B895A8F598F",
      INIT_75 => X"788F7763768F75A47463736372A471A670B96FB96EA66D8F6C656B8F6A8F698F",
      INIT_76 => X"88B987A4866585B98492838F828F81B980927F8F7E8F7D8F7CC87BB07A8F798F",
      INIT_77 => X"981097A9968F958F94C59390928F91B790B08FB08EA68DB98C928B638A638992",
      INIT_78 => X"A865A7B9A6A4A5A9A48FA38FA2A6A1A9A0639F659EB99DA49CA99B8F9A8F998F",
      INIT_79 => X"B889B7B7B692B5A9B463B363B2A9B192B0B7AFB0AEC8AD65AC63ABA6AAA9A963",
      INIT_7A => X"C88FC78FC6A9C5C5C4A9C365C263C18FC089BFA4BEB0BD65BC63BB65BAB0B9A4",
      INIT_7B => X"D88FD7A6D6A9D58FD48FD3B0D2B7D18FD08FCFA6CEA9CD8FCC8FCB8FCA4FC990",
      INIT_7C => X"E889E7B0E692E58FE48FE392E2B0E163E0B9DF92DE8FDD8FDCA4DBB0DAB7D98F",
      INIT_7D => X"F88FF78FF68FF5A9F492F38FF28FF18FF08FEF8FEE89EDB7ECA4EB8FEAA4E9B7",
      INIT_7E => X"3E0B3E0A3F093E083E6C65098B658A65008FFFB9FE65FD8FFC8FFB8FFA8FF98F",
      INIT_7F => X"3E1B3F1A3F193E183F173E163F153F143E133F123E113F103E0F3E0E3F0D3E0C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000002400000000000000000000000000000000000000000000000",
      INITP_02 => X"FFFFFFFFFFFC0000000000000000200000002100000000000000000000000000",
      INITP_03 => X"00007FFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFF",
      INITP_04 => X"00000000FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE0000000000000000000000",
      INITP_05 => X"0000000000001FFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFF80",
      INITP_06 => X"000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000007FF0",
      INITP_07 => X"E0400000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INITP_08 => X"FFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"0000000000000FFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFF",
      INITP_0A => X"0000000000000000000000000000000180000000000001800000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"022347020265020165016289658B6543444063026501656C651F3F1E3F1D3F1C",
      INIT_01 => X"6B6904376B6B6902074B064A05B90449046604306604230147012A48011C0247",
      INIT_02 => X"36363739303A3C3C6B6B6967053B6B6B6967043A6B6B696701396B6B6905386B",
      INIT_03 => X"323632363839363A39323664363C37313631363A3931383636373C3036303638",
      INIT_04 => X"3620363209203008353B35353B3C343464343B39333633363739333836363A3C",
      INIT_05 => X"0D22362236320C22300B21362136350A21362136330921310820362036340A20",
      INIT_06 => X"36341024362436320F24300E23362336350D23362336330C23310B2236223634",
      INIT_07 => X"362636341326362636321226301125362536351025362536330F25310E243624",
      INIT_08 => X"1428362836341628362836321528301427362736351327362736331227311126",
      INIT_09 => X"2B31172A362A3634192A362A3632182A30172936293635162936293633152931",
      INIT_0A => X"331B2D311A2C362C36341C2C362C36321B2C301A2B362B3635192B362B363318",
      INIT_0B => X"2F36331E2F311D2E362E36341F2E362E36321E2E301D2D362D36351C2D362D36",
      INIT_0C => X"2707272606262507252406242307232206222107212006202F362F36351F2F36",
      INIT_0D => X"8BC2656C6C8B8C922F072F2E062E2D072D2C062C2B072B2A062A290729280628",
      INIT_0E => X"59235822572956285521542053275226512150204F234E224D214C208B65BC6C",
      INIT_0F => X"69276826672D662C6525642463276226612560245F2B5E2A5D235C225B255A24",
      INIT_10 => X"792D782C772D762C752B742A732B722A712970286F2F6E2E6D296C286B2F6A2E",
      INIT_11 => X"46467D46447E464163397D46464642461045577C4501404065408B637B2F7A2E",
      INIT_12 => X"6361804242654245632B456545434143454441634E63414163497F41416B6B69",
      INIT_13 => X"000000000000000000000000000000000000FE00000000FF5AB4010000621342",
      INIT_14 => X"6867666564636261241B0807060C05030F80FF00310002000000000000000000",
      INIT_15 => X"BFA89B88878605850A848382817C7B067A797877767504706F0B6E0E6D6C6B6A",
      INIT_16 => X"613F281B09080706050404030201FCFBFAF9F8F7F6F5F409F1F00DEFEEEDEAE1",
      INIT_17 => X"9D9C9B99989796959491908F8E8D898885848584838281807C7B75747371706A",
      INIT_18 => X"D0CFCECDCAC4C2C1C0BFBEBCBBBAB9B8B7B2B1B0AFAEABAAA9A8A7A4A1A09F9E",
      INIT_19 => X"1B19181716151413100F0E0D0908050405040100F4F3F1F0EAE1D8D7D6D5D4D1",
      INIT_1A => X"555453504F4E4D4A443F3C3B3A39383736333231302F2E2D282421201F1E1D1C",
      INIT_1B => X"A8A4A1A09B94938D8A89848385848180747371706A6766656463626159585756",
      INIT_1C => X"03060500FFFCFBFAF9F4F3F1F0EFEEEDEAE1D9D8D4D3CDCAC4BFB7B6B3B2AEAD",
      INIT_1D => X"6A61595857565554534D4A443F3736333231302F2E2D2824211B14130D0A0904",
      INIT_1E => X"AEADA8A4A19B94938D8B8A89888786858483828685807F7C7473706F6E6D6C6B",
      INIT_1F => X"211B14130D0B0A03020706050403020100FFFEFCF4F3EAE1D4D3CDCAC4BFB7B6",
      INIT_20 => X"94938D8B8A838287867F7E7C7574736A6154534D4A4544403F37362E2D292824",
      INIT_21 => X"C7C6C5C4C1C0BFBCBBBAB9B8B7B6B3B2B1B0AFAEADAAA9A8A4A19B9998979695",
      INIT_22 => X"0B0A0302010706FFFEFCFBFAF9F8F7F607F5F4EAE1D9D8D7D6D5D4D3CDCAC9C8",
      INIT_23 => X"444241403F3C3B3A393837333231302F2E2B2A292824211B1918171615140D0C",
      INIT_24 => X"1918A78887867F7E7D7C7B7A79787776756A615958575655544D4A4948474645",
      INIT_25 => X"686766656463625E5D5C5B5A595854535251504F4E4A4948474645442A271B1A",
      INIT_26 => X"EBE8E7E6E5E4E3E2E1DEDDDCDBDAD9D8D7CECAC9C8C7C4A79B71706F6E6D6C6B",
      INIT_27 => X"C9C8C7C4BCBBBAB9B8B7B6B2B1B0AFAEAAA7A49E9B6B626158574E4A4944271B",
      INIT_28 => X"4948474645443C3B3A39383736333231302F2E2D2A27241E1BEBE2E1D8D7CECA",
      INIT_29 => X"AEADAAA7A49E9B71706F6E6D6C6B65646362615B5A59585754535251504F4E4A",
      INIT_2A => X"2F2E2D2A27241E1BEBE7E6E5E4E3E2DDDCDBDAD9D8CECBCAC9C8C4BCBBB6B3B2",
      INIT_2B => X"CAC4BCB6AEADAAA7A49E9B6B68676665645E5D5C5B5A4E4B4A443C3633323130",
      INIT_2C => X"986B686762615E5D58574E4B4A443C362E2D2A27241F1E1B1AEBE8E7DEDDCECB",
      INIT_2D => X"DAD9D8D7CECBCAC9C8C7C4BCB6B3B2B1B0AFAEADAAA7A4A3A2A1A09F9E9B9A99",
      INIT_2E => X"3231302F2E2A2724232221201F1E1A19181716EBE8E7E6E5E4E3E2E1DEDDDCDB",
      INIT_2F => X"6D6C6B6766656463625D5C5B5A595854535251504F4E4A4948474645443C3633",
      INIT_30 => X"7B7A797877764544434241403F0D0C080BFDFCFBFAF9F8F78E8D8C8B71706F6E",
      INIT_31 => X"8C8B8A8685848382817776746E45443F100BF7F6F4EEC5C4C3C2BF908C8B7D7C",
      INIT_32 => X"C2BFB6B5B4B3B2AFAEADACABA8A7A6A5A4A39F9E9B9A999695939291908F8E8D",
      INIT_33 => X"F7F6F5F4F3F1F0EFEEEDE9E8E7E6E5E1DBD8D7D6D5D4D3CFCECDCCCBCAC5C4C3",
      INIT_34 => X"27262524231F1E1B1A191615100B0706050403020100FAF9F8F7F6FEFDFCFBFA",
      INIT_35 => X"585756555453524F4E4D4C4B4A4544434241403F373635343332312E2D2C2B28",
      INIT_36 => X"9695908B878681807C7B7A7978777F7E7D7C7B7A79746E6A696867666564615B",
      INIT_37 => X"F9F4EEEAE9E5E4E1DBD8D3D2CFCEC6C5C4C3BFB7B6B2B1ABA8A79F9E9C9B9A99",
      INIT_38 => X"32312B282726252423221F1E1C1B19181615100B07060100FDFCFBFAF9FFFEFA",
      INIT_39 => X"7B7A79746E6A696867666564615B5853524F4E4D4C4B4A4946453F3736353433",
      INIT_3A => X"C5BFB2B1ABA8A7A6A5A4A3A29E9D9C9B99989796908B878681807D7C7F7E7D7C",
      INIT_3B => X"171611100B07060100FDFCF7F6FAF9F4EEE5E4E1DBD8D3D2CFCECDCCCBCAC9C6",
      INIT_3C => X"77767A7975746F6E6564615C5B5853524F4A4946453F32312B2823221E1D1C18",
      INIT_3D => X"ABA8A7A6A5A4A3A29E9D9C9897969291908B87868584838281807D7C7B7A7978",
      INIT_3E => X"DFDEDDDCDBD8D7D6D5D4D3D2CFCECDCCCBCAC9C6C5C4C3C2BFB7B6B5B4B3B2B1",
      INIT_3F => X"030201FCFBFAF9F8F709FFFEFDFCFBFAF9F6F5F4F0EFEEEAE9E8E7E6E5E4E1E0",
      INIT_40 => X"4241403F3736353433322B282726252423221E1D1C181716131211100B060504",
      INIT_41 => X"706F6E6A696867666561605F5E5D5C5B5857565554534F4E4D4C4B4A49454443",
      INIT_42 => X"0B0A0908070605D7D6D5D4D3585756555453D8D7897F7E7D7C7B7A7776757471",
      INIT_43 => X"69686766656261605F5E5D5C585756555453524F474241403F3E3D383736350E",
      INIT_44 => X"D8D7D6D5D2CFC7C3C2C1C0BFBEBDBCB88C8B8A898885767574737271706F6E6A",
      INIT_45 => X"928E8C8B85726B6A655C5857524F474443423D3C3B380C0B05F2EBEAE9E8E5DC",
      INIT_46 => X"DCD8D7D6D5D2CFC7C4C3BCBBB8ABAAA9A8A7A4A3A2A1A09E9D9C9B9A96959493",
      INIT_47 => X"3B382C2B2A29282726232221201D1C1B1A171615141312110E0C0B05F2EBEAE5",
      INIT_48 => X"92918E8C8B8A898885726B6A656261605F5E5D5C585756555453524F4744433C",
      INIT_49 => X"0908070605F2EBEAE9E8E5DCD9D8D7D6D2CFC7C4C3BCBBB8ACABA7A6A09A9796",
      INIT_4A => X"66655C5958524F4744433C3B382C2B2A29282726201A171615141312110E0B0A",
      INIT_4B => X"0E05F2EAE9E5DCD9D8D2CFCEC8C7C4C3BCBBB8A7A6A09A92918E85726A696867",
      INIT_4C => X"949392918E85726B6A655C5958524F4E48474443423D3C3B38372726201A1211",
      INIT_4D => X"CECDCCCBCAC9C8C7C3C2C1C0BFBEBDBCB8B7B6B5ACABAAA9A8A7A6A09A979695",
      INIT_4E => X"363534332C2B2A292827201A1716151413120E05F2ECEBE5DCD9D8D7D6D5D2CF",
      INIT_4F => X"6D6C656261605F5E5D5C585756555453524E4D4C4B4A49484241403F3E3D3C37",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000072",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"14131211100F0E0D0C0B0A0908070605040302010000140E6800001000000000",
      INIT_53 => X"007F8010302F2E2D2C2B2A292827262524232221201F1E1D1C1B1A1918171615",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000033",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0909090900090900090909090009090009090909070909090907090909090909",
      INIT_01 => X"0909090909090909090909090909090909090909090900090909090909090909",
      INIT_02 => X"0909090909000909090909000909090909000909090909000909090909090909",
      INIT_03 => X"0909090909000909090909090909090909090909090909090909090900090900",
      INIT_04 => X"0909090909000909090909090909090909090900090909090909090909090909",
      INIT_05 => X"0909090909090909090909090009090009090009090909090909090909090909",
      INIT_06 => X"0909090009090909090909090909090909090909090009090909090909090909",
      INIT_07 => X"0909000909090909090909090909090909090909090009090909090909090909",
      INIT_08 => X"0909090909090909090909090909090909090909090909090909090909090009",
      INIT_09 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0A => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0B => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0C => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0D => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0E => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_0F => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_10 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_11 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_12 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_13 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_14 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_15 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_16 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_17 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_18 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_19 => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1A => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1B => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1C => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1D => X"0909090909090909090909090909090909090909090909090909090909090909",
      INIT_1E => X"0A090A090A090A090A090A090A090A090A090909090909090909090909090909",
      INIT_1F => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_20 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_21 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_22 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_23 => X"0A090A090A090A090A0A0A090A090A090A090A0A0A090A090A090A090A090A09",
      INIT_24 => X"0A090A090A0A0A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_25 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_26 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A0A",
      INIT_27 => X"0A090A090A090A090A0A0A090A090A090A090A090A090A090A090A090A090A09",
      INIT_28 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_29 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_2A => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_2B => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A0A0A090A09",
      INIT_2C => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_2D => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_2E => X"0A090A090A090A090A090A090A090A090A090A0A0A090A090A090A090A090A09",
      INIT_2F => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_30 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_31 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_32 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_33 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_34 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_35 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_36 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_37 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_38 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_39 => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3A => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3B => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3C => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3D => X"0A090A090A090A090A090A090A090A090A090A090A090A090A090A090A090A09",
      INIT_3E => X"0B090B090B090B090B090B090B090B090B090B090A090A090A090A090A090A09",
      INIT_3F => X"0B090B090B090B090B090B090B090B090B090B0B0B090B090B090B090B090B09",
      INIT_40 => X"0B090B090B0A0B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_41 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_42 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_43 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_44 => X"0B090B090B090B090B090B090B090B090B0A0B090B090B090B090B090B090B09",
      INIT_45 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_46 => X"0B090B090B090B090B0909090B090B090B090B090B090B090B090B090B090B09",
      INIT_47 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_48 => X"0B090B090B090B090B090B090B090B090B090B090B0B0B090B090B090B090B09",
      INIT_49 => X"0B090B090B0B0B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_4A => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_4B => X"0B090B090B090B090B090B090B0909090B090B090B090B090B090B090B090B09",
      INIT_4C => X"0B090B090B090B090B0B0B090B090B090B090B090B090B090B090B090B090B09",
      INIT_4D => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_4E => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_4F => X"0B090B0B0B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_50 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_51 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B0B",
      INIT_52 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_53 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_54 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_55 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_56 => X"0B090B090B090B090B090B0B0B0B0B090B090B0B0B0B0B090B090B090B090B09",
      INIT_57 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_58 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_59 => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5A => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5B => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5C => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5D => X"0B090B090B090B090B090B090B090B090B090B090B090B090B090B090B090B09",
      INIT_5E => X"0C090C090C090C090C090C090C090C090C090B090B090B090B090B090B090B09",
      INIT_5F => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_60 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_61 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_62 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_63 => X"0C090C090C090C090C0A0C090C090C090C090C090C090C090C090C090C090C09",
      INIT_64 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_65 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_66 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_67 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_68 => X"0C090C090C090C090C090C090C090C090C090C090C0A0C090C090C090C090C09",
      INIT_69 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6A => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6B => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6C => X"0C090C090C090C090C090C090C090C090C090C090C0A0C090C090C090C090C09",
      INIT_6D => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6E => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_6F => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_70 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_71 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_72 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_73 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_74 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_75 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_76 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_77 => X"0C0B0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_78 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_79 => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_7A => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_7B => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C0A0C09",
      INIT_7C => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_7D => X"0C090C090C090C090C090C090C090C090C090C090C090C090C090C090C090C09",
      INIT_7E => X"0D0D0D0D0D0D0D0D0D090900090909090D090C090C090C090C090C090C090C09",
      INIT_7F => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000200000000100000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"00000000000000000000000000000000000000000000000000000000000000F0",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000008000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0D080D0D0D090D0D090D09090909090D0D0D090D090D0909090D0D0D0D0D0D0D",
      INIT_01 => X"09090D0D0909090D0D0D0D0D0D090D0D0D090D08090D080D0D0D080D0D080D0D",
      INIT_02 => X"0D0D0D0D0D0D0D0D090909090D0D090909090D0D090909090D0D0909090D0D09",
      INIT_03 => X"0D0D0D0D0D0D0D0D0D0D0D090D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_04 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D090D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_05 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_06 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_07 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_08 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_09 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0A => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0B => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0C => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0D => X"09080909090909090D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_0E => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D09090809",
      INIT_0F => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_10 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_11 => X"0D0D0D0D090D0D0D09090D0D0D0D0D0D0B0D090D0D000D0D090D09090D0D0D0D",
      INIT_12 => X"09090D0D0D090D0D09090D090D0D0D0D0D0D0D0909090D0D09090D0D0D090909",
      INIT_13 => X"0000000000000000000000000000000000005700001018FF000000000009080D",
      INIT_14 => X"000000000000000000000000000000000001FF10105800000000000000000000",
      INIT_15 => X"0101010101010001000000000000000000000000000000000000000000000000",
      INIT_16 => X"0202020202020202020201010101010101010101010101000101000101010101",
      INIT_17 => X"0303030303030303030303030303030303030202020202020202020202020202",
      INIT_18 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_19 => X"0505050505050505050505050505050504040404030303030303030303030303",
      INIT_1A => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_1B => X"0606060606060606060606060505050505050505050505050505050505050505",
      INIT_1C => X"0706060606060606060606060606060606060606060606060606060606060606",
      INIT_1D => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_1E => X"0808080808080808080808080808080808080807070707070707070707070707",
      INIT_1F => X"0A0A0A0A0A0A0A0A0A0909090909090909080808080808080808080808080808",
      INIT_20 => X"0B0B0B0B0B0B0B0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_21 => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_22 => X"0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B000B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_23 => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_24 => X"1616150C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_25 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_26 => X"1717171717171717171717171717171717171717171717171716161616161616",
      INIT_27 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1919191919191919191919",
      INIT_28 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A",
      INIT_29 => X"1C1C1C1C1C1C1C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_2A => X"1E1E1E1E1E1E1E1E1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_2B => X"1F1F1F1F1F1F1F1F1F1F1F1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_2C => X"212020202020202020202020202020202020202020202020201F1F1F1F1F1F1F",
      INIT_2D => X"2121212121212121212121212121212121212121212121212121212121212121",
      INIT_2E => X"2323232323232323232323232323232323232321212121212121212121212121",
      INIT_2F => X"2323232323232323232323232323232323232323232323232323232323232323",
      INIT_30 => X"020202020202010101010101010101000100000000000000FFFFFFFF23232323",
      INIT_31 => X"0404040404040404040404030303030303030303020202020202020202020202",
      INIT_32 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_33 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_34 => X"0606060606060606060606060606060606060606060605050505050404040404",
      INIT_35 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_36 => X"0707070707070707070707070707060606060606060606060606060606060606",
      INIT_37 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_38 => X"0808080808080808080808080808080808080808080808080808080808070707",
      INIT_39 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_3A => X"0909090909090909090909090909090909090909090909090909090908080808",
      INIT_3B => X"0B0B0B0B0B0B0B0B0B0A0A0A0A09090909090909090909090909090909090909",
      INIT_3C => X"0C0C0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_3D => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_3F => X"0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_40 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_41 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_42 => X"1717171717171711111111111010101010100E0E0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_43 => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_44 => X"1818181818181818181818181818181818181818181817171717171717171717",
      INIT_45 => X"1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A18181818181818",
      INIT_46 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_47 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1B1B1B1B",
      INIT_48 => X"1D1D1D1D1D1D1D1D1D1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_49 => X"1F1F1F1F1F1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_4A => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_4B => X"2121202020202020202020202020202020202020202020202020201F1F1F1F1F",
      INIT_4C => X"2222222222222121212121212121212121212121212121212121212121212121",
      INIT_4D => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4E => X"2424242424242424242424242424242424242424222222222222222222222222",
      INIT_4F => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000024",
      INIT_51 => X"CE32000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"101010101010101010101010101010101010101078A000000000000000000000",
      INIT_53 => X"0000000010101010101010101010101010101010101010101010101010101010",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"404C644C48406044504C406048406044504C406044544C404C44584C4060644C",
      INIT_01 => X"403040104C406040104C406040104C406040104C406044544C404C40104C4060",
      INIT_02 => X"544C40144C44544C40144C44504C40144C44544C40144C44504C403040304030",
      INIT_03 => X"40144C404C44544C404C40144C40144C404C404C404C404C404C404C44504C44",
      INIT_04 => X"1C4C40104C44504C644C40104C40104C401C4C44544C404C404C40144C401C4C",
      INIT_05 => X"404C404C404C404C404C404C44504C44504C4840104C40104C401C4C40144C40",
      INIT_06 => X"401C4C44544C404C404C40144C401C4C40144C404C44544C404C40144C40144C",
      INIT_07 => X"104C4840104C40104C401C4C40144C401C4C40104C44504C644C40104C40104C",
      INIT_08 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C4840",
      INIT_09 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_0F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_10 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_11 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_12 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_13 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_14 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_15 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_16 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_17 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_18 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_19 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_1F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_20 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_21 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_22 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_23 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_24 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_25 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_26 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_27 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_28 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_29 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_2F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_30 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_31 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_32 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_33 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_34 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_35 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_36 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_37 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_38 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_39 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_3F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_40 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_41 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_42 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_43 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_44 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_45 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_46 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_47 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_48 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_49 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_4F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_50 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_51 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_52 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_53 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_54 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_55 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_56 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_57 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_58 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_59 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_5F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_60 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_61 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_62 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_63 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_64 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_65 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_66 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_67 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_68 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_69 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_6F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_70 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_71 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_72 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_73 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_74 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_75 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_76 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_77 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_78 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_79 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7A => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7B => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7C => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7D => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_7E => X"4C404C404C404C404C404C48644C644C644C644C644C644C644C644C644C644C",
      INIT_7F => X"4C404C404C404C404C404C404C404C404C404C404C404C404C404C404C404C40",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4C44504C40104C40104C44544C644C404C404C404C404C404C404C404C404C40",
      INIT_01 => X"40104C406040104C404C404C404C404C40144C44504C4840144C44504C484014",
      INIT_02 => X"4C402C4C402C4C40604010104C40604010104C40604010104C406040104C4060",
      INIT_03 => X"40144C402C4C402C4C40144C402C4C40244C402C4C402C4C402C4C40144C402C",
      INIT_04 => X"244C402C4C402C4C402C4C402C4C40144C402C4C40144C402C4C402C4C402C4C",
      INIT_05 => X"4C40244C402C4C402C4C40244C402C4C40244C402C4C402C4C40244C402C4C40",
      INIT_06 => X"402C4C40244C402C4C402C4C40244C402C4C40244C402C4C402C4C40244C402C",
      INIT_07 => X"244C402C4C40244C402C4C402C4C40244C402C4C40244C402C4C402C4C40244C",
      INIT_08 => X"4C40244C402C4C40244C402C4C402C4C40244C402C4C40244C402C4C402C4C40",
      INIT_09 => X"402C4C40244C402C4C40244C402C4C402C4C40244C402C4C40244C402C4C402C",
      INIT_0A => X"2C4C402C4C40244C402C4C40244C402C4C402C4C40244C402C4C40244C402C4C",
      INIT_0B => X"4C402C4C402C4C40244C402C4C40244C402C4C402C4C40244C402C4C40244C40",
      INIT_0C => X"40244C40244C40244C40244C40244C40244C40244C40244C40244C402C4C4024",
      INIT_0D => X"6044544C4060644C40244C40244C40244C40244C40244C40244C40244C40244C",
      INIT_0E => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C4840",
      INIT_0F => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_10 => X"644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C644C",
      INIT_11 => X"4C40144C44504C404C44544C40104C401C4C44544C424C40104C644C644C644C",
      INIT_12 => X"4C44504C40104C404C4840104C644C40104C404C44544C404C44504C40604010",
      INIT_13 => X"00000000000000000000000000000000000003000000007F0000000000484840",
      INIT_14 => X"0202020202020202020202020200020000007F00000300020000000000000000",
      INIT_15 => X"0202020202020002000202020202020002020202020200020200020002020202",
      INIT_16 => X"0202020202020202020202020202020202020202020202000202000202020202",
      INIT_17 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_18 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_19 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_1F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_20 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_21 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_22 => X"0202020202020202020202020202020200020202020202020202020202020202",
      INIT_23 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_24 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_25 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_26 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_27 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_28 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_29 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_2F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_30 => X"0202020202020202020202020202020002020202020202020101010102020202",
      INIT_31 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_32 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_33 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_34 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_35 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_36 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_37 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_38 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_39 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_3F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_40 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_41 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_42 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_43 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_44 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_45 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_46 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_47 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_48 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_49 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4D => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4E => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_4F => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000002",
      INIT_51 => X"7F00000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000200000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 49 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_0_bindec
     port map (
      addra(0) => addra(12),
      ena => ena,
      ena_array(1 downto 0) => ena_array(1 downto 0)
    );
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(24 downto 0) => douta(24 downto 0),
      douta_array(49 downto 0) => douta_array(49 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      douta_array(8 downto 0) => douta_array(33 downto 25),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta_array(8 downto 0) => douta_array(17 downto 9),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      douta_array(8 downto 0) => douta_array(42 downto 34),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(24 downto 18),
      douta_array(6 downto 0) => douta_array(24 downto 18),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(6 downto 0) => dina(24 downto 18),
      douta_array(6 downto 0) => douta_array(49 downto 43),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end blk_mem_gen_0_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 24 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 24 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 24 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     7.634299 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is 25;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_4_2 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_4_2;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_2_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(24 downto 0) => dina(24 downto 0),
      douta(24 downto 0) => douta(24 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 24 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.634299 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 25;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 25;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 25;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 25;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_2
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(24 downto 0) => dina(24 downto 0),
      dinb(24 downto 0) => B"0000000000000000000000000",
      douta(24 downto 0) => douta(24 downto 0),
      doutb(24 downto 0) => NLW_U0_doutb_UNCONNECTED(24 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(24 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(24 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(24 downto 0) => B"0000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
