
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
   <HEAD>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <TITLE>ISO/TS 10303-1698:2009 Layered interconnect module design</TITLE>
      <link rel="schema.DC" href="http://www.dublincore.org/documents/2003/02/04/dces/">
      <META name="DC.Title" content="Product data representation and exchange: Application module: Layered interconnect module design">
      <META name="DC.Dates" content="2009-05-27 11:06:20">
      <META name="DC.Published" content="2009-07-01">
      <META name="DC.Contributor" content="Nettles, Darla">
      <META name="DC.Creator" content="Thurman, Thomas">
      <META name="DC.Description" content="The application module Layered interconnect module design">
      <META name="DC.Subject" content="module, interconnect, substrate, electrical, electronic, design, layout, features, layered product, connectivity, thermal, requirement, simulation">
      <META name="DC.Identifier" content="ISO TC184/SC4/WG12 N6434">
      <META name="DC.Replaces" content="ISO TC184/SC4/WG12 N5700">
      <META name="SC4.version" content="2">
      <META name="SC4.checklist.internal_review" content="ISO TC184/SC4/WG12 N6566">
      <META name="SC4.checklist.project_leader" content="ISO TC184/SC4/WG12 N6567">
      <META name="SC4.checklist.convener" content="ISO TC184/SC4/WG12 N6568">
      <META name="STEPMOD.module.rcs.date" content="Date: 2009-05-27 11:06:20">
      <META name="STEPMOD.module.rcs.revision" content="Revision: 1.246">
      <META name="PART1000.module.rcs.revision" content="$Revision: $">
      <META name="PART1000.module.rcs.date" content="$Date: $">
      <META name="STEPMOD.arm.rcs.revision" content="Revision: 1.162">
      <META name="STEPMOD.mim.rcs.revision" content="Revision: 1.96">
   </HEAD>
   <body>
      <TABLE cellspacing="0" border="0" width="100%">
         <TR>
            <TD><small></small></TD>
         </TR>
         <TR>
            <TD valign="MIDDLE"><B>
                  Application module:
                  Layered interconnect module design</B></TD>
            <TD valign="MIDDLE" align="RIGHT"><b>ISO/TS 10303-1698:2009(E) <br>
                  &copy; ISO
                  </b></TD>
         </TR>
      </TABLE>
      <TABLE border="1" cellspacing="1" width="100%">
         <TR>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/cover.htm">Cover page</A><BR><A HREF="./sys/contents.htm">Table of contents</A><BR><A HREF="./sys/cover.htm#copyright">Copyright</A><BR><A HREF="./sys/foreword.htm">Foreword</A><BR><A HREF="./sys/introduction.htm">Introduction</A><BR><A HREF="./sys/1_scope.htm">1 Scope</A><BR><A HREF="./sys/2_refs.htm">2 Normative references</A><BR><A HREF="./sys/3_defs.htm">
                     3 Terms, definitions and abbreviations
                     </A></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/4_info_reqs.htm">4 Information requirements</A><BR><small>          
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#interfaces">4.1 Required AM ARMs</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#constants">4.2 ARM constant definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#types">4.3 ARM type definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#entities">4.4 ARM entity definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#subtype_constraints">4.5 ARM subtype constraint definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#functions">4.6 ARM function definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#rules">4.7 ARM rule definition</A><BR></small><A HREF="./sys/5_main.htm">5 Module interpreted model</A><BR><small>
                     &nbsp; &nbsp;<A HREF="./sys/5_mapping.htm#mapping">5.1 Mapping specification</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#mim_express">5.2 MIM EXPRESS short listing</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#types">5.2.1 MIM type definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#entities">5.2.2 MIM entity definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#subtype_constraints">5.2.3 MIM subtype constraint definitions</A><BR></small></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/a_short_names.htm">A MIM short names</A><BR><A HREF="./sys/b_obj_reg.htm">B Information object
                     registration</A><BR><A HREF="./sys/c_arm_expg.htm">
                     C ARM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./armexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><br><A HREF="./sys/d_mim_expg.htm">
                     D MIM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./mimexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><BR><A HREF="./sys/e_exp.htm">E Computer interpretable listings</A><BR><A HREF="./sys/biblio.htm#bibliography">Bibliography</A><BR><A HREF="./sys/modindex.htm">Index</A><BR></p>
            </TD>
         </TR>
      </TABLE><a href="./sys/5_mapping.htm#mapping"><img align="middle" border="0" alt="Mapping table" src="../../../images/mapping.gif"></a><a href="././sys/c_arm_expg.htm"><img align="middle" border="0" alt="Index of EXPRESS-G pages" src="../../../images/home.gif"></a><a href="./armexpg1.htm"><img align="middle" border="0" alt="First page" src="../../../images/start.gif"></a><a href="./armexpg8.htm"><img align="middle" border="0" alt="Previous page" src="../../../images/prev.gif"></a><a href="./armexpg10.htm"><img align="middle" border="0" alt="Next page" src="../../../images/next.gif"></a><a href="./armexpg16.htm"><img align="middle" border="0" alt="Last page" src="../../../images/end.gif"></a><div align="center"><IMG src="armexpg9.gif" border="0" usemap="#map" alt="Figure C.9 &#8212; ARM entity level EXPRESS-G diagram 8 of 15"><MAP ID="map" name="map">
               <AREA shape="rect" coords="63,415,429,436" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_ee_product_definition_with_annotation_elements" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_ee_product_definition_with_annotation_elements">
               <AREA shape="rect" coords="50,56,287,77" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_documented_element_select" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_documented_element_select">
               <AREA shape="rect" coords="234,127,370,148" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_concept" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_concept">
               <AREA shape="poly" coords="390,304,397,315,511,315,518,304,511,294,397,294,390,304" href="./armexpg6.htm" alt="./armexpg6.htm">
               <AREA shape="poly" coords="390,274,397,285,467,285,474,274,467,264,397,264,390,274" href="./armexpg3.htm" alt="./armexpg3.htm">
               <AREA shape="poly" coords="388,333,395,344,588,344,595,333,588,323,395,323,388,333" href="./armexpg14.htm" alt="./armexpg14.htm">
               <AREA shape="poly" coords="282,537,289,548,359,548,366,537,359,527,289,527,282,537" href="./armexpg3.htm" alt="./armexpg3.htm">
               <AREA shape="poly" coords="386,213,393,224,538,224,545,213,538,203,393,203,386,213" href="./armexpg7.htm" alt="./armexpg7.htm">
               <AREA shape="poly" coords="227,104,234,115,304,115,311,104,304,94,234,94,227,104" href="./armexpg3.htm" alt="./armexpg3.htm">
               <AREA shape="poly" coords="388,243,395,254,511,254,518,243,511,233,395,233,388,243" href="./armexpg3.htm" alt="./armexpg3.htm">
               <AREA shape="poly" coords="387,182,394,193,538,193,545,182,538,172,394,172,387,182" href="./armexpg5.htm" alt="./armexpg5.htm">
               <AREA shape="poly" coords="405,137,412,148,455,148,462,137,455,127,412,127,405,137" href="./armexpg3.htm" alt="./armexpg3.htm">
               <AREA shape="rect" coords="283,453,569,480" href="../physical_unit_design_view/sys/4_info_reqs.htm#physical_unit_design_view_arm.part_design_view" alt="../physical_unit_design_view/sys/4_info_reqs.htm#physical_unit_design_view_arm.part_design_view">
               <AREA shape="rect" coords="10,10,327,37" href="../document_assignment/sys/4_info_reqs.htm#document_assignment_arm.documented_element_select" alt="../document_assignment/sys/4_info_reqs.htm#document_assignment_arm.documented_element_select">
               <AREA shape="rect" coords="281,557,503,584" href="../part_template/sys/4_info_reqs.htm#part_template_arm.template_definition" alt="../part_template/sys/4_info_reqs.htm#part_template_arm.template_definition">
               <AREA shape="rect" coords="283,492,561,519" href="../physical_unit_usage_view/sys/4_info_reqs.htm#physical_unit_usage_view_arm.part_usage_view" alt="../physical_unit_usage_view/sys/4_info_reqs.htm#physical_unit_usage_view_arm.part_usage_view">
               <AREA shape="rect" coords="14,367,478,394" href="../non_feature_shape_element/sys/4_info_reqs.htm#non_feature_shape_element_arm.ee_product_definition_with_annotation_elements" alt="../non_feature_shape_element/sys/4_info_reqs.htm#non_feature_shape_element_arm.ee_product_definition_with_annotation_elements">
               <AREA shape="poly" coords="258,615,271,629,514,629,527,615,514,602,271,602,258,615" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_template_definition_subtypes" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_template_definition_subtypes"></MAP></div>
      <div align="center"><br><br><b>Figure C.9 &#8212; ARM entity level EXPRESS-G diagram 8 of 15</b><br></div><br><br><p>&copy; ISO 2009 &#8212; All
         rights reserved
      </p>
   </body>
</HTML>