
SweetDreams.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004474  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004534  08004534  00014534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045c8  080045c8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080045c8  080045c8  000145c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045d0  080045d0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045d0  080045d0  000145d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045d4  080045d4  000145d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080045d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  2000000c  080045e4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  080045e4  00020214  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e880  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002223  00000000  00000000  0002e8b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  00030ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000be8  00000000  00000000  00031798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000134fc  00000000  00000000  00032380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f84c  00000000  00000000  0004587c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00077c9c  00000000  00000000  000550c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ccd64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e34  00000000  00000000  000ccdb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800451c 	.word	0x0800451c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	0800451c 	.word	0x0800451c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f834 	bl	80002cc <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46ce      	mov	lr, r9
 8000274:	4647      	mov	r7, r8
 8000276:	b580      	push	{r7, lr}
 8000278:	0007      	movs	r7, r0
 800027a:	4699      	mov	r9, r3
 800027c:	0c3b      	lsrs	r3, r7, #16
 800027e:	469c      	mov	ip, r3
 8000280:	0413      	lsls	r3, r2, #16
 8000282:	0c1b      	lsrs	r3, r3, #16
 8000284:	001d      	movs	r5, r3
 8000286:	000e      	movs	r6, r1
 8000288:	4661      	mov	r1, ip
 800028a:	0400      	lsls	r0, r0, #16
 800028c:	0c14      	lsrs	r4, r2, #16
 800028e:	0c00      	lsrs	r0, r0, #16
 8000290:	4345      	muls	r5, r0
 8000292:	434b      	muls	r3, r1
 8000294:	4360      	muls	r0, r4
 8000296:	4361      	muls	r1, r4
 8000298:	18c0      	adds	r0, r0, r3
 800029a:	0c2c      	lsrs	r4, r5, #16
 800029c:	1820      	adds	r0, r4, r0
 800029e:	468c      	mov	ip, r1
 80002a0:	4283      	cmp	r3, r0
 80002a2:	d903      	bls.n	80002ac <__aeabi_lmul+0x3c>
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	025b      	lsls	r3, r3, #9
 80002a8:	4698      	mov	r8, r3
 80002aa:	44c4      	add	ip, r8
 80002ac:	4649      	mov	r1, r9
 80002ae:	4379      	muls	r1, r7
 80002b0:	4372      	muls	r2, r6
 80002b2:	0c03      	lsrs	r3, r0, #16
 80002b4:	4463      	add	r3, ip
 80002b6:	042d      	lsls	r5, r5, #16
 80002b8:	0c2d      	lsrs	r5, r5, #16
 80002ba:	18c9      	adds	r1, r1, r3
 80002bc:	0400      	lsls	r0, r0, #16
 80002be:	1940      	adds	r0, r0, r5
 80002c0:	1889      	adds	r1, r1, r2
 80002c2:	bcc0      	pop	{r6, r7}
 80002c4:	46b9      	mov	r9, r7
 80002c6:	46b0      	mov	r8, r6
 80002c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)

080002cc <__udivmoddi4>:
 80002cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ce:	4657      	mov	r7, sl
 80002d0:	464e      	mov	r6, r9
 80002d2:	4645      	mov	r5, r8
 80002d4:	46de      	mov	lr, fp
 80002d6:	b5e0      	push	{r5, r6, r7, lr}
 80002d8:	0004      	movs	r4, r0
 80002da:	000d      	movs	r5, r1
 80002dc:	4692      	mov	sl, r2
 80002de:	4699      	mov	r9, r3
 80002e0:	b083      	sub	sp, #12
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d830      	bhi.n	8000348 <__udivmoddi4+0x7c>
 80002e6:	d02d      	beq.n	8000344 <__udivmoddi4+0x78>
 80002e8:	4649      	mov	r1, r9
 80002ea:	4650      	mov	r0, sl
 80002ec:	f000 f8ba 	bl	8000464 <__clzdi2>
 80002f0:	0029      	movs	r1, r5
 80002f2:	0006      	movs	r6, r0
 80002f4:	0020      	movs	r0, r4
 80002f6:	f000 f8b5 	bl	8000464 <__clzdi2>
 80002fa:	1a33      	subs	r3, r6, r0
 80002fc:	4698      	mov	r8, r3
 80002fe:	3b20      	subs	r3, #32
 8000300:	469b      	mov	fp, r3
 8000302:	d433      	bmi.n	800036c <__udivmoddi4+0xa0>
 8000304:	465a      	mov	r2, fp
 8000306:	4653      	mov	r3, sl
 8000308:	4093      	lsls	r3, r2
 800030a:	4642      	mov	r2, r8
 800030c:	001f      	movs	r7, r3
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	001e      	movs	r6, r3
 8000314:	42af      	cmp	r7, r5
 8000316:	d83a      	bhi.n	800038e <__udivmoddi4+0xc2>
 8000318:	42af      	cmp	r7, r5
 800031a:	d100      	bne.n	800031e <__udivmoddi4+0x52>
 800031c:	e078      	b.n	8000410 <__udivmoddi4+0x144>
 800031e:	465b      	mov	r3, fp
 8000320:	1ba4      	subs	r4, r4, r6
 8000322:	41bd      	sbcs	r5, r7
 8000324:	2b00      	cmp	r3, #0
 8000326:	da00      	bge.n	800032a <__udivmoddi4+0x5e>
 8000328:	e075      	b.n	8000416 <__udivmoddi4+0x14a>
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	2301      	movs	r3, #1
 8000334:	465a      	mov	r2, fp
 8000336:	4093      	lsls	r3, r2
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	4642      	mov	r2, r8
 800033e:	4093      	lsls	r3, r2
 8000340:	9300      	str	r3, [sp, #0]
 8000342:	e028      	b.n	8000396 <__udivmoddi4+0xca>
 8000344:	4282      	cmp	r2, r0
 8000346:	d9cf      	bls.n	80002e8 <__udivmoddi4+0x1c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <__udivmoddi4+0x8e>
 8000356:	601c      	str	r4, [r3, #0]
 8000358:	605d      	str	r5, [r3, #4]
 800035a:	9800      	ldr	r0, [sp, #0]
 800035c:	9901      	ldr	r1, [sp, #4]
 800035e:	b003      	add	sp, #12
 8000360:	bcf0      	pop	{r4, r5, r6, r7}
 8000362:	46bb      	mov	fp, r7
 8000364:	46b2      	mov	sl, r6
 8000366:	46a9      	mov	r9, r5
 8000368:	46a0      	mov	r8, r4
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	4642      	mov	r2, r8
 800036e:	2320      	movs	r3, #32
 8000370:	1a9b      	subs	r3, r3, r2
 8000372:	4652      	mov	r2, sl
 8000374:	40da      	lsrs	r2, r3
 8000376:	4641      	mov	r1, r8
 8000378:	0013      	movs	r3, r2
 800037a:	464a      	mov	r2, r9
 800037c:	408a      	lsls	r2, r1
 800037e:	0017      	movs	r7, r2
 8000380:	4642      	mov	r2, r8
 8000382:	431f      	orrs	r7, r3
 8000384:	4653      	mov	r3, sl
 8000386:	4093      	lsls	r3, r2
 8000388:	001e      	movs	r6, r3
 800038a:	42af      	cmp	r7, r5
 800038c:	d9c4      	bls.n	8000318 <__udivmoddi4+0x4c>
 800038e:	2200      	movs	r2, #0
 8000390:	2300      	movs	r3, #0
 8000392:	9200      	str	r2, [sp, #0]
 8000394:	9301      	str	r3, [sp, #4]
 8000396:	4643      	mov	r3, r8
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0d9      	beq.n	8000350 <__udivmoddi4+0x84>
 800039c:	07fb      	lsls	r3, r7, #31
 800039e:	0872      	lsrs	r2, r6, #1
 80003a0:	431a      	orrs	r2, r3
 80003a2:	4646      	mov	r6, r8
 80003a4:	087b      	lsrs	r3, r7, #1
 80003a6:	e00e      	b.n	80003c6 <__udivmoddi4+0xfa>
 80003a8:	42ab      	cmp	r3, r5
 80003aa:	d101      	bne.n	80003b0 <__udivmoddi4+0xe4>
 80003ac:	42a2      	cmp	r2, r4
 80003ae:	d80c      	bhi.n	80003ca <__udivmoddi4+0xfe>
 80003b0:	1aa4      	subs	r4, r4, r2
 80003b2:	419d      	sbcs	r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	1924      	adds	r4, r4, r4
 80003b8:	416d      	adcs	r5, r5
 80003ba:	2100      	movs	r1, #0
 80003bc:	3e01      	subs	r6, #1
 80003be:	1824      	adds	r4, r4, r0
 80003c0:	414d      	adcs	r5, r1
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d006      	beq.n	80003d4 <__udivmoddi4+0x108>
 80003c6:	42ab      	cmp	r3, r5
 80003c8:	d9ee      	bls.n	80003a8 <__udivmoddi4+0xdc>
 80003ca:	3e01      	subs	r6, #1
 80003cc:	1924      	adds	r4, r4, r4
 80003ce:	416d      	adcs	r5, r5
 80003d0:	2e00      	cmp	r6, #0
 80003d2:	d1f8      	bne.n	80003c6 <__udivmoddi4+0xfa>
 80003d4:	9800      	ldr	r0, [sp, #0]
 80003d6:	9901      	ldr	r1, [sp, #4]
 80003d8:	465b      	mov	r3, fp
 80003da:	1900      	adds	r0, r0, r4
 80003dc:	4169      	adcs	r1, r5
 80003de:	2b00      	cmp	r3, #0
 80003e0:	db24      	blt.n	800042c <__udivmoddi4+0x160>
 80003e2:	002b      	movs	r3, r5
 80003e4:	465a      	mov	r2, fp
 80003e6:	4644      	mov	r4, r8
 80003e8:	40d3      	lsrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	db2a      	blt.n	800044e <__udivmoddi4+0x182>
 80003f8:	0026      	movs	r6, r4
 80003fa:	409e      	lsls	r6, r3
 80003fc:	0033      	movs	r3, r6
 80003fe:	0026      	movs	r6, r4
 8000400:	4647      	mov	r7, r8
 8000402:	40be      	lsls	r6, r7
 8000404:	0032      	movs	r2, r6
 8000406:	1a80      	subs	r0, r0, r2
 8000408:	4199      	sbcs	r1, r3
 800040a:	9000      	str	r0, [sp, #0]
 800040c:	9101      	str	r1, [sp, #4]
 800040e:	e79f      	b.n	8000350 <__udivmoddi4+0x84>
 8000410:	42a3      	cmp	r3, r4
 8000412:	d8bc      	bhi.n	800038e <__udivmoddi4+0xc2>
 8000414:	e783      	b.n	800031e <__udivmoddi4+0x52>
 8000416:	4642      	mov	r2, r8
 8000418:	2320      	movs	r3, #32
 800041a:	2100      	movs	r1, #0
 800041c:	1a9b      	subs	r3, r3, r2
 800041e:	2200      	movs	r2, #0
 8000420:	9100      	str	r1, [sp, #0]
 8000422:	9201      	str	r2, [sp, #4]
 8000424:	2201      	movs	r2, #1
 8000426:	40da      	lsrs	r2, r3
 8000428:	9201      	str	r2, [sp, #4]
 800042a:	e786      	b.n	800033a <__udivmoddi4+0x6e>
 800042c:	4642      	mov	r2, r8
 800042e:	2320      	movs	r3, #32
 8000430:	1a9b      	subs	r3, r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	4646      	mov	r6, r8
 8000436:	409a      	lsls	r2, r3
 8000438:	0023      	movs	r3, r4
 800043a:	40f3      	lsrs	r3, r6
 800043c:	4644      	mov	r4, r8
 800043e:	4313      	orrs	r3, r2
 8000440:	002a      	movs	r2, r5
 8000442:	40e2      	lsrs	r2, r4
 8000444:	001c      	movs	r4, r3
 8000446:	465b      	mov	r3, fp
 8000448:	0015      	movs	r5, r2
 800044a:	2b00      	cmp	r3, #0
 800044c:	dad4      	bge.n	80003f8 <__udivmoddi4+0x12c>
 800044e:	4642      	mov	r2, r8
 8000450:	002f      	movs	r7, r5
 8000452:	2320      	movs	r3, #32
 8000454:	0026      	movs	r6, r4
 8000456:	4097      	lsls	r7, r2
 8000458:	1a9b      	subs	r3, r3, r2
 800045a:	40de      	lsrs	r6, r3
 800045c:	003b      	movs	r3, r7
 800045e:	4333      	orrs	r3, r6
 8000460:	e7cd      	b.n	80003fe <__udivmoddi4+0x132>
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__clzdi2>:
 8000464:	b510      	push	{r4, lr}
 8000466:	2900      	cmp	r1, #0
 8000468:	d103      	bne.n	8000472 <__clzdi2+0xe>
 800046a:	f000 f807 	bl	800047c <__clzsi2>
 800046e:	3020      	adds	r0, #32
 8000470:	e002      	b.n	8000478 <__clzdi2+0x14>
 8000472:	0008      	movs	r0, r1
 8000474:	f000 f802 	bl	800047c <__clzsi2>
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzsi2>:
 800047c:	211c      	movs	r1, #28
 800047e:	2301      	movs	r3, #1
 8000480:	041b      	lsls	r3, r3, #16
 8000482:	4298      	cmp	r0, r3
 8000484:	d301      	bcc.n	800048a <__clzsi2+0xe>
 8000486:	0c00      	lsrs	r0, r0, #16
 8000488:	3910      	subs	r1, #16
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	4298      	cmp	r0, r3
 800048e:	d301      	bcc.n	8000494 <__clzsi2+0x18>
 8000490:	0a00      	lsrs	r0, r0, #8
 8000492:	3908      	subs	r1, #8
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0x22>
 800049a:	0900      	lsrs	r0, r0, #4
 800049c:	3904      	subs	r1, #4
 800049e:	a202      	add	r2, pc, #8	; (adr r2, 80004a8 <__clzsi2+0x2c>)
 80004a0:	5c10      	ldrb	r0, [r2, r0]
 80004a2:	1840      	adds	r0, r0, r1
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	02020304 	.word	0x02020304
 80004ac:	01010101 	.word	0x01010101
	...

080004b8 <BMA456_Check_Connection>:
	  }


}
uint8_t BMA456_Check_Connection(void *intf_ptr)
{
 80004b8:	b5b0      	push	{r4, r5, r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af02      	add	r7, sp, #8
 80004be:	6078      	str	r0, [r7, #4]
	uint8_t reg_addr = 0x00;
 80004c0:	200f      	movs	r0, #15
 80004c2:	183b      	adds	r3, r7, r0
 80004c4:	2200      	movs	r2, #0
 80004c6:	701a      	strb	r2, [r3, #0]
	reg_addr |= 0x80;
 80004c8:	183b      	adds	r3, r7, r0
 80004ca:	183a      	adds	r2, r7, r0
 80004cc:	7812      	ldrb	r2, [r2, #0]
 80004ce:	2180      	movs	r1, #128	; 0x80
 80004d0:	4249      	negs	r1, r1
 80004d2:	430a      	orrs	r2, r1
 80004d4:	701a      	strb	r2, [r3, #0]
	uint8_t reg_addr_tab[2];
	reg_addr_tab[0] = reg_addr;
 80004d6:	240c      	movs	r4, #12
 80004d8:	193b      	adds	r3, r7, r4
 80004da:	183a      	adds	r2, r7, r0
 80004dc:	7812      	ldrb	r2, [r2, #0]
 80004de:	701a      	strb	r2, [r3, #0]
	uint8_t reg_data[2];

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80004e0:	23a0      	movs	r3, #160	; 0xa0
 80004e2:	05db      	lsls	r3, r3, #23
 80004e4:	2200      	movs	r2, #0
 80004e6:	2101      	movs	r1, #1
 80004e8:	0018      	movs	r0, r3
 80004ea:	f001 fcd1 	bl	8001e90 <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(intf_ptr, reg_addr_tab,reg_data, 2, 1000);
 80004ee:	2508      	movs	r5, #8
 80004f0:	197a      	adds	r2, r7, r5
 80004f2:	1939      	adds	r1, r7, r4
 80004f4:	6878      	ldr	r0, [r7, #4]
 80004f6:	23fa      	movs	r3, #250	; 0xfa
 80004f8:	009b      	lsls	r3, r3, #2
 80004fa:	9300      	str	r3, [sp, #0]
 80004fc:	2302      	movs	r3, #2
 80004fe:	f002 ff43 	bl	8003388 <HAL_SPI_TransmitReceive>
	//HAL_SPI_Receive(intf_ptr,  2, 1000);

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000502:	23a0      	movs	r3, #160	; 0xa0
 8000504:	05db      	lsls	r3, r3, #23
 8000506:	2201      	movs	r2, #1
 8000508:	2101      	movs	r1, #1
 800050a:	0018      	movs	r0, r3
 800050c:	f001 fcc0 	bl	8001e90 <HAL_GPIO_WritePin>

    if( reg_data[1] == 0x16)
 8000510:	197b      	adds	r3, r7, r5
 8000512:	785b      	ldrb	r3, [r3, #1]
 8000514:	2b16      	cmp	r3, #22
 8000516:	d101      	bne.n	800051c <BMA456_Check_Connection+0x64>
    {
    	return 1;
 8000518:	2301      	movs	r3, #1
 800051a:	e000      	b.n	800051e <BMA456_Check_Connection+0x66>
    }else{
    	return 0;
 800051c:	2300      	movs	r3, #0
    }
}
 800051e:	0018      	movs	r0, r3
 8000520:	46bd      	mov	sp, r7
 8000522:	b004      	add	sp, #16
 8000524:	bdb0      	pop	{r4, r5, r7, pc}

08000526 <BME280_Check_Connection>:
uint8_t BME280_Check_Connection(void *intf_ptr)
{
 8000526:	b5b0      	push	{r4, r5, r7, lr}
 8000528:	b086      	sub	sp, #24
 800052a:	af02      	add	r7, sp, #8
 800052c:	6078      	str	r0, [r7, #4]
	uint8_t reg_addr = 0xD0;
 800052e:	200f      	movs	r0, #15
 8000530:	183b      	adds	r3, r7, r0
 8000532:	22d0      	movs	r2, #208	; 0xd0
 8000534:	701a      	strb	r2, [r3, #0]
	reg_addr |= 0x80;
 8000536:	183b      	adds	r3, r7, r0
 8000538:	183a      	adds	r2, r7, r0
 800053a:	7812      	ldrb	r2, [r2, #0]
 800053c:	2180      	movs	r1, #128	; 0x80
 800053e:	4249      	negs	r1, r1
 8000540:	430a      	orrs	r2, r1
 8000542:	701a      	strb	r2, [r3, #0]
	uint8_t reg_addr_tab[2];
	reg_addr_tab[0] = reg_addr;
 8000544:	240c      	movs	r4, #12
 8000546:	193b      	adds	r3, r7, r4
 8000548:	183a      	adds	r2, r7, r0
 800054a:	7812      	ldrb	r2, [r2, #0]
 800054c:	701a      	strb	r2, [r3, #0]
	uint8_t reg_data[2];

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800054e:	23a0      	movs	r3, #160	; 0xa0
 8000550:	05db      	lsls	r3, r3, #23
 8000552:	2200      	movs	r2, #0
 8000554:	2110      	movs	r1, #16
 8000556:	0018      	movs	r0, r3
 8000558:	f001 fc9a 	bl	8001e90 <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(intf_ptr, reg_addr_tab,reg_data, 2, 1000);
 800055c:	2508      	movs	r5, #8
 800055e:	197a      	adds	r2, r7, r5
 8000560:	1939      	adds	r1, r7, r4
 8000562:	6878      	ldr	r0, [r7, #4]
 8000564:	23fa      	movs	r3, #250	; 0xfa
 8000566:	009b      	lsls	r3, r3, #2
 8000568:	9300      	str	r3, [sp, #0]
 800056a:	2302      	movs	r3, #2
 800056c:	f002 ff0c 	bl	8003388 <HAL_SPI_TransmitReceive>
	//HAL_SPI_Receive(intf_ptr,  2, 1000);

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000570:	23a0      	movs	r3, #160	; 0xa0
 8000572:	05db      	lsls	r3, r3, #23
 8000574:	2201      	movs	r2, #1
 8000576:	2110      	movs	r1, #16
 8000578:	0018      	movs	r0, r3
 800057a:	f001 fc89 	bl	8001e90 <HAL_GPIO_WritePin>

    if( reg_data[1] == 0x60)
 800057e:	197b      	adds	r3, r7, r5
 8000580:	785b      	ldrb	r3, [r3, #1]
 8000582:	2b60      	cmp	r3, #96	; 0x60
 8000584:	d101      	bne.n	800058a <BME280_Check_Connection+0x64>
    {
    	return 1;
 8000586:	2301      	movs	r3, #1
 8000588:	e000      	b.n	800058c <BME280_Check_Connection+0x66>
    }else{
    	return 0;
 800058a:	2300      	movs	r3, #0
    }
}
 800058c:	0018      	movs	r0, r3
 800058e:	46bd      	mov	sp, r7
 8000590:	b004      	add	sp, #16
 8000592:	bdb0      	pop	{r4, r5, r7, pc}

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000596:	b087      	sub	sp, #28
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059a:	f000 fc2b 	bl	8000df4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059e:	f000 f8af 	bl	8000700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a2:	f000 fa3f 	bl	8000a24 <MX_GPIO_Init>
  MX_DMA_Init();
 80005a6:	f000 fa1f 	bl	80009e8 <MX_DMA_Init>
  MX_ADC_Init();
 80005aa:	f000 f917 	bl	80007dc <MX_ADC_Init>
  MX_USART1_UART_Init();
 80005ae:	f000 f9e7 	bl	8000980 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80005b2:	f000 f9ad 	bl	8000910 <MX_SPI1_Init>
  MX_RTC_Init();
 80005b6:	f000 f977 	bl	80008a8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(800);
 80005ba:	23c8      	movs	r3, #200	; 0xc8
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	0018      	movs	r0, r3
 80005c0:	f000 fc88 	bl	8000ed4 <HAL_Delay>
  HAL_ADC_Start_DMA(&hadc, adc_buffer,64);
 80005c4:	4948      	ldr	r1, [pc, #288]	; (80006e8 <main+0x154>)
 80005c6:	4b49      	ldr	r3, [pc, #292]	; (80006ec <main+0x158>)
 80005c8:	2240      	movs	r2, #64	; 0x40
 80005ca:	0018      	movs	r0, r3
 80005cc:	f000 fe36 	bl	800123c <HAL_ADC_Start_DMA>
  //HAL_UART_Receive_IT(&huart1,  received_byte,2);
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80005d0:	23a0      	movs	r3, #160	; 0xa0
 80005d2:	05db      	lsls	r3, r3, #23
 80005d4:	2201      	movs	r2, #1
 80005d6:	2102      	movs	r1, #2
 80005d8:	0018      	movs	r0, r3
 80005da:	f001 fc59 	bl	8001e90 <HAL_GPIO_WritePin>
  //HAL_UART_IRQHandler(&huart1);
  HAL_Delay(800);
 80005de:	23c8      	movs	r3, #200	; 0xc8
 80005e0:	009b      	lsls	r3, r3, #2
 80005e2:	0018      	movs	r0, r3
 80005e4:	f000 fc76 	bl	8000ed4 <HAL_Delay>
 // printf("Test UART\r\n");
 // SendMSG("\n");
  uint8_t rslt_a = BMA456_Check_Connection(&hspi1);
 80005e8:	250f      	movs	r5, #15
 80005ea:	197c      	adds	r4, r7, r5
 80005ec:	4b40      	ldr	r3, [pc, #256]	; (80006f0 <main+0x15c>)
 80005ee:	0018      	movs	r0, r3
 80005f0:	f7ff ff62 	bl	80004b8 <BMA456_Check_Connection>
 80005f4:	0003      	movs	r3, r0
 80005f6:	7023      	strb	r3, [r4, #0]
  uint8_t rslt_e = BME280_Check_Connection(&hspi1);
 80005f8:	260e      	movs	r6, #14
 80005fa:	19bc      	adds	r4, r7, r6
 80005fc:	4b3c      	ldr	r3, [pc, #240]	; (80006f0 <main+0x15c>)
 80005fe:	0018      	movs	r0, r3
 8000600:	f7ff ff91 	bl	8000526 <BME280_Check_Connection>
 8000604:	0003      	movs	r3, r0
 8000606:	7023      	strb	r3, [r4, #0]
//
//
//  printf("Kuniec \r\n");
  //SendMSG("AT+LSCN, 500"); //start scanowania do vsp z limitem 500 sekund

  HAL_Delay(800);
 8000608:	23c8      	movs	r3, #200	; 0xc8
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	0018      	movs	r0, r3
 800060e:	f000 fc61 	bl	8000ed4 <HAL_Delay>
//  uint8_t Sum[2];
//  Sum[0] = rslt_a;
//  Sum[1] = rslt_e;
  char Sum_s[2][4];

  rslt_a=100;
 8000612:	197b      	adds	r3, r7, r5
 8000614:	2264      	movs	r2, #100	; 0x64
 8000616:	701a      	strb	r2, [r3, #0]
  rslt_e=150;
 8000618:	19bb      	adds	r3, r7, r6
 800061a:	2296      	movs	r2, #150	; 0x96
 800061c:	701a      	strb	r2, [r3, #0]

  itoa(rslt_a, Sum_s[0], 10);
 800061e:	197b      	adds	r3, r7, r5
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	1d39      	adds	r1, r7, #4
 8000624:	220a      	movs	r2, #10
 8000626:	0018      	movs	r0, r3
 8000628:	f003 ff2c 	bl	8004484 <itoa>
  itoa(rslt_e, Sum_s[1], 10);
 800062c:	19bb      	adds	r3, r7, r6
 800062e:	7818      	ldrb	r0, [r3, #0]
 8000630:	1d3b      	adds	r3, r7, #4
 8000632:	3304      	adds	r3, #4
 8000634:	220a      	movs	r2, #10
 8000636:	0019      	movs	r1, r3
 8000638:	f003 ff24 	bl	8004484 <itoa>

  for(int i=strlen(Sum_s[0]); i<=3; i++){
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	0018      	movs	r0, r3
 8000640:	f7ff fd62 	bl	8000108 <strlen>
 8000644:	0003      	movs	r3, r0
 8000646:	617b      	str	r3, [r7, #20]
 8000648:	e007      	b.n	800065a <main+0xc6>
	  Sum_s[0][i]=' ';
 800064a:	1d3a      	adds	r2, r7, #4
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	18d3      	adds	r3, r2, r3
 8000650:	2220      	movs	r2, #32
 8000652:	701a      	strb	r2, [r3, #0]
  for(int i=strlen(Sum_s[0]); i<=3; i++){
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	3301      	adds	r3, #1
 8000658:	617b      	str	r3, [r7, #20]
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	2b03      	cmp	r3, #3
 800065e:	ddf4      	ble.n	800064a <main+0xb6>
  }

  for(int i=strlen(Sum_s[1]); i<=3; i++){
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	3304      	adds	r3, #4
 8000664:	0018      	movs	r0, r3
 8000666:	f7ff fd4f 	bl	8000108 <strlen>
 800066a:	0003      	movs	r3, r0
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	e008      	b.n	8000682 <main+0xee>
	  Sum_s[1][i]=' ';
 8000670:	1d3a      	adds	r2, r7, #4
 8000672:	693b      	ldr	r3, [r7, #16]
 8000674:	18d3      	adds	r3, r2, r3
 8000676:	3304      	adds	r3, #4
 8000678:	2220      	movs	r2, #32
 800067a:	701a      	strb	r2, [r3, #0]
  for(int i=strlen(Sum_s[1]); i<=3; i++){
 800067c:	693b      	ldr	r3, [r7, #16]
 800067e:	3301      	adds	r3, #1
 8000680:	613b      	str	r3, [r7, #16]
 8000682:	693b      	ldr	r3, [r7, #16]
 8000684:	2b03      	cmp	r3, #3
 8000686:	ddf3      	ble.n	8000670 <main+0xdc>
  }


  while (1)
  {
	  HAL_Delay(1000);
 8000688:	23fa      	movs	r3, #250	; 0xfa
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	0018      	movs	r0, r3
 800068e:	f000 fc21 	bl	8000ed4 <HAL_Delay>
	  HAL_UART_Transmit(&huart1,Sum_s[0],4,HAL_MAX_DELAY);
 8000692:	2301      	movs	r3, #1
 8000694:	425b      	negs	r3, r3
 8000696:	1d39      	adds	r1, r7, #4
 8000698:	4816      	ldr	r0, [pc, #88]	; (80006f4 <main+0x160>)
 800069a:	2204      	movs	r2, #4
 800069c:	f003 f968 	bl	8003970 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1,Sum_s[1],4,HAL_MAX_DELAY);
 80006a0:	2301      	movs	r3, #1
 80006a2:	425a      	negs	r2, r3
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	1d19      	adds	r1, r3, #4
 80006a8:	4812      	ldr	r0, [pc, #72]	; (80006f4 <main+0x160>)
 80006aa:	0013      	movs	r3, r2
 80006ac:	2204      	movs	r2, #4
 80006ae:	f003 f95f 	bl	8003970 <HAL_UART_Transmit>
//	  HAL_UART_Transmit(&huart1,adc_buffer,strlen(adc_buffer),HAL_MAX_DELAY);
//	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
//	  HAL_SPI_Receive(&hspi2, tempbuff, 13, 1000);
//
//	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
	    HAL_SuspendTick();
 80006b2:	f000 fc33 	bl	8000f1c <HAL_SuspendTick>

	  HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x5A56, RTC_WAKEUPCLOCK_RTCCLK_DIV16);
 80006b6:	4910      	ldr	r1, [pc, #64]	; (80006f8 <main+0x164>)
 80006b8:	4b10      	ldr	r3, [pc, #64]	; (80006fc <main+0x168>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	0018      	movs	r0, r3
 80006be:	f002 fc5b 	bl	8002f78 <HAL_RTCEx_SetWakeUpTimer_IT>


	  	 // HAL_PWREx_EnableLowPowerRunMode();
	  	  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80006c2:	2101      	movs	r1, #1
 80006c4:	2001      	movs	r0, #1
 80006c6:	f001 fc01 	bl	8001ecc <HAL_PWR_EnterSTOPMode>
	    //HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
	    HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 80006ca:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <main+0x168>)
 80006cc:	0018      	movs	r0, r3
 80006ce:	f002 fd2b 	bl	8003128 <HAL_RTCEx_DeactivateWakeUpTimer>
	    SystemClock_Config();
 80006d2:	f000 f815 	bl	8000700 <SystemClock_Config>
	    HAL_ResumeTick();
 80006d6:	f000 fc2f 	bl	8000f38 <HAL_ResumeTick>
	    HAL_Delay(2000);
 80006da:	23fa      	movs	r3, #250	; 0xfa
 80006dc:	00db      	lsls	r3, r3, #3
 80006de:	0018      	movs	r0, r3
 80006e0:	f000 fbf8 	bl	8000ed4 <HAL_Delay>
	  HAL_Delay(1000);
 80006e4:	e7d0      	b.n	8000688 <main+0xf4>
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	200001d0 	.word	0x200001d0
 80006ec:	20000028 	.word	0x20000028
 80006f0:	200000f0 	.word	0x200000f0
 80006f4:	20000148 	.word	0x20000148
 80006f8:	00005a56 	.word	0x00005a56
 80006fc:	200000cc 	.word	0x200000cc

08000700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000700:	b590      	push	{r4, r7, lr}
 8000702:	b09b      	sub	sp, #108	; 0x6c
 8000704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000706:	2434      	movs	r4, #52	; 0x34
 8000708:	193b      	adds	r3, r7, r4
 800070a:	0018      	movs	r0, r3
 800070c:	2334      	movs	r3, #52	; 0x34
 800070e:	001a      	movs	r2, r3
 8000710:	2100      	movs	r1, #0
 8000712:	f003 febb 	bl	800448c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000716:	2320      	movs	r3, #32
 8000718:	18fb      	adds	r3, r7, r3
 800071a:	0018      	movs	r0, r3
 800071c:	2314      	movs	r3, #20
 800071e:	001a      	movs	r2, r3
 8000720:	2100      	movs	r1, #0
 8000722:	f003 feb3 	bl	800448c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	0018      	movs	r0, r3
 800072a:	231c      	movs	r3, #28
 800072c:	001a      	movs	r2, r3
 800072e:	2100      	movs	r1, #0
 8000730:	f003 feac 	bl	800448c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000734:	4b27      	ldr	r3, [pc, #156]	; (80007d4 <SystemClock_Config+0xd4>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a27      	ldr	r2, [pc, #156]	; (80007d8 <SystemClock_Config+0xd8>)
 800073a:	401a      	ands	r2, r3
 800073c:	4b25      	ldr	r3, [pc, #148]	; (80007d4 <SystemClock_Config+0xd4>)
 800073e:	2180      	movs	r1, #128	; 0x80
 8000740:	0109      	lsls	r1, r1, #4
 8000742:	430a      	orrs	r2, r1
 8000744:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000746:	0021      	movs	r1, r4
 8000748:	187b      	adds	r3, r7, r1
 800074a:	220a      	movs	r2, #10
 800074c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2201      	movs	r2, #1
 8000752:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2210      	movs	r2, #16
 8000758:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2201      	movs	r2, #1
 800075e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000760:	187b      	adds	r3, r7, r1
 8000762:	2200      	movs	r2, #0
 8000764:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000766:	187b      	adds	r3, r7, r1
 8000768:	0018      	movs	r0, r3
 800076a:	f001 fc0b 	bl	8001f84 <HAL_RCC_OscConfig>
 800076e:	1e03      	subs	r3, r0, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000772:	f000 f9b3 	bl	8000adc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000776:	2120      	movs	r1, #32
 8000778:	187b      	adds	r3, r7, r1
 800077a:	220f      	movs	r2, #15
 800077c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2201      	movs	r2, #1
 8000782:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2200      	movs	r2, #0
 8000788:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2200      	movs	r2, #0
 8000794:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000796:	187b      	adds	r3, r7, r1
 8000798:	2100      	movs	r1, #0
 800079a:	0018      	movs	r0, r3
 800079c:	f001 ff5c 	bl	8002658 <HAL_RCC_ClockConfig>
 80007a0:	1e03      	subs	r3, r0, #0
 80007a2:	d001      	beq.n	80007a8 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80007a4:	f000 f99a 	bl	8000adc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 80007a8:	1d3b      	adds	r3, r7, #4
 80007aa:	2221      	movs	r2, #33	; 0x21
 80007ac:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	2280      	movs	r2, #128	; 0x80
 80007b8:	0292      	lsls	r2, r2, #10
 80007ba:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	0018      	movs	r0, r3
 80007c0:	f002 f96e 	bl	8002aa0 <HAL_RCCEx_PeriphCLKConfig>
 80007c4:	1e03      	subs	r3, r0, #0
 80007c6:	d001      	beq.n	80007cc <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80007c8:	f000 f988 	bl	8000adc <Error_Handler>
  }
}
 80007cc:	46c0      	nop			; (mov r8, r8)
 80007ce:	46bd      	mov	sp, r7
 80007d0:	b01b      	add	sp, #108	; 0x6c
 80007d2:	bd90      	pop	{r4, r7, pc}
 80007d4:	40007000 	.word	0x40007000
 80007d8:	ffffe7ff 	.word	0xffffe7ff

080007dc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007e2:	003b      	movs	r3, r7
 80007e4:	0018      	movs	r0, r3
 80007e6:	2308      	movs	r3, #8
 80007e8:	001a      	movs	r2, r3
 80007ea:	2100      	movs	r1, #0
 80007ec:	f003 fe4e 	bl	800448c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80007f0:	4b2a      	ldr	r3, [pc, #168]	; (800089c <MX_ADC_Init+0xc0>)
 80007f2:	4a2b      	ldr	r2, [pc, #172]	; (80008a0 <MX_ADC_Init+0xc4>)
 80007f4:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80007f6:	4b29      	ldr	r3, [pc, #164]	; (800089c <MX_ADC_Init+0xc0>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80007fc:	4b27      	ldr	r3, [pc, #156]	; (800089c <MX_ADC_Init+0xc0>)
 80007fe:	22c0      	movs	r2, #192	; 0xc0
 8000800:	0612      	lsls	r2, r2, #24
 8000802:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000804:	4b25      	ldr	r3, [pc, #148]	; (800089c <MX_ADC_Init+0xc0>)
 8000806:	2200      	movs	r2, #0
 8000808:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800080a:	4b24      	ldr	r3, [pc, #144]	; (800089c <MX_ADC_Init+0xc0>)
 800080c:	2200      	movs	r2, #0
 800080e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000810:	4b22      	ldr	r3, [pc, #136]	; (800089c <MX_ADC_Init+0xc0>)
 8000812:	2201      	movs	r2, #1
 8000814:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000816:	4b21      	ldr	r3, [pc, #132]	; (800089c <MX_ADC_Init+0xc0>)
 8000818:	2200      	movs	r2, #0
 800081a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 800081c:	4b1f      	ldr	r3, [pc, #124]	; (800089c <MX_ADC_Init+0xc0>)
 800081e:	2220      	movs	r2, #32
 8000820:	2101      	movs	r1, #1
 8000822:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000824:	4b1d      	ldr	r3, [pc, #116]	; (800089c <MX_ADC_Init+0xc0>)
 8000826:	2221      	movs	r2, #33	; 0x21
 8000828:	2100      	movs	r1, #0
 800082a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800082c:	4b1b      	ldr	r3, [pc, #108]	; (800089c <MX_ADC_Init+0xc0>)
 800082e:	2200      	movs	r2, #0
 8000830:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000832:	4b1a      	ldr	r3, [pc, #104]	; (800089c <MX_ADC_Init+0xc0>)
 8000834:	22c2      	movs	r2, #194	; 0xc2
 8000836:	32ff      	adds	r2, #255	; 0xff
 8000838:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 800083a:	4b18      	ldr	r3, [pc, #96]	; (800089c <MX_ADC_Init+0xc0>)
 800083c:	222c      	movs	r2, #44	; 0x2c
 800083e:	2101      	movs	r1, #1
 8000840:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000842:	4b16      	ldr	r3, [pc, #88]	; (800089c <MX_ADC_Init+0xc0>)
 8000844:	2204      	movs	r2, #4
 8000846:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000848:	4b14      	ldr	r3, [pc, #80]	; (800089c <MX_ADC_Init+0xc0>)
 800084a:	2200      	movs	r2, #0
 800084c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800084e:	4b13      	ldr	r3, [pc, #76]	; (800089c <MX_ADC_Init+0xc0>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000854:	4b11      	ldr	r3, [pc, #68]	; (800089c <MX_ADC_Init+0xc0>)
 8000856:	2200      	movs	r2, #0
 8000858:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800085a:	4b10      	ldr	r3, [pc, #64]	; (800089c <MX_ADC_Init+0xc0>)
 800085c:	2200      	movs	r2, #0
 800085e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000860:	4b0e      	ldr	r3, [pc, #56]	; (800089c <MX_ADC_Init+0xc0>)
 8000862:	0018      	movs	r0, r3
 8000864:	f000 fb76 	bl	8000f54 <HAL_ADC_Init>
 8000868:	1e03      	subs	r3, r0, #0
 800086a:	d001      	beq.n	8000870 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 800086c:	f000 f936 	bl	8000adc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000870:	003b      	movs	r3, r7
 8000872:	4a0c      	ldr	r2, [pc, #48]	; (80008a4 <MX_ADC_Init+0xc8>)
 8000874:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000876:	003b      	movs	r3, r7
 8000878:	2280      	movs	r2, #128	; 0x80
 800087a:	0152      	lsls	r2, r2, #5
 800087c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800087e:	003a      	movs	r2, r7
 8000880:	4b06      	ldr	r3, [pc, #24]	; (800089c <MX_ADC_Init+0xc0>)
 8000882:	0011      	movs	r1, r2
 8000884:	0018      	movs	r0, r3
 8000886:	f000 fd63 	bl	8001350 <HAL_ADC_ConfigChannel>
 800088a:	1e03      	subs	r3, r0, #0
 800088c:	d001      	beq.n	8000892 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800088e:	f000 f925 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	46bd      	mov	sp, r7
 8000896:	b002      	add	sp, #8
 8000898:	bd80      	pop	{r7, pc}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	20000028 	.word	0x20000028
 80008a0:	40012400 	.word	0x40012400
 80008a4:	24000200 	.word	0x24000200

080008a8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008ac:	4b16      	ldr	r3, [pc, #88]	; (8000908 <MX_RTC_Init+0x60>)
 80008ae:	4a17      	ldr	r2, [pc, #92]	; (800090c <MX_RTC_Init+0x64>)
 80008b0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80008b2:	4b15      	ldr	r3, [pc, #84]	; (8000908 <MX_RTC_Init+0x60>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80008b8:	4b13      	ldr	r3, [pc, #76]	; (8000908 <MX_RTC_Init+0x60>)
 80008ba:	227f      	movs	r2, #127	; 0x7f
 80008bc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80008be:	4b12      	ldr	r3, [pc, #72]	; (8000908 <MX_RTC_Init+0x60>)
 80008c0:	22ff      	movs	r2, #255	; 0xff
 80008c2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008c4:	4b10      	ldr	r3, [pc, #64]	; (8000908 <MX_RTC_Init+0x60>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80008ca:	4b0f      	ldr	r3, [pc, #60]	; (8000908 <MX_RTC_Init+0x60>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008d0:	4b0d      	ldr	r3, [pc, #52]	; (8000908 <MX_RTC_Init+0x60>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008d6:	4b0c      	ldr	r3, [pc, #48]	; (8000908 <MX_RTC_Init+0x60>)
 80008d8:	2200      	movs	r2, #0
 80008da:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008dc:	4b0a      	ldr	r3, [pc, #40]	; (8000908 <MX_RTC_Init+0x60>)
 80008de:	0018      	movs	r0, r3
 80008e0:	f002 fa18 	bl	8002d14 <HAL_RTC_Init>
 80008e4:	1e03      	subs	r3, r0, #0
 80008e6:	d001      	beq.n	80008ec <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80008e8:	f000 f8f8 	bl	8000adc <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80008ec:	4b06      	ldr	r3, [pc, #24]	; (8000908 <MX_RTC_Init+0x60>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	2100      	movs	r1, #0
 80008f2:	0018      	movs	r0, r3
 80008f4:	f002 fb40 	bl	8002f78 <HAL_RTCEx_SetWakeUpTimer_IT>
 80008f8:	1e03      	subs	r3, r0, #0
 80008fa:	d001      	beq.n	8000900 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80008fc:	f000 f8ee 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000900:	46c0      	nop			; (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	200000cc 	.word	0x200000cc
 800090c:	40002800 	.word	0x40002800

08000910 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000914:	4b18      	ldr	r3, [pc, #96]	; (8000978 <MX_SPI1_Init+0x68>)
 8000916:	4a19      	ldr	r2, [pc, #100]	; (800097c <MX_SPI1_Init+0x6c>)
 8000918:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800091a:	4b17      	ldr	r3, [pc, #92]	; (8000978 <MX_SPI1_Init+0x68>)
 800091c:	2282      	movs	r2, #130	; 0x82
 800091e:	0052      	lsls	r2, r2, #1
 8000920:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000922:	4b15      	ldr	r3, [pc, #84]	; (8000978 <MX_SPI1_Init+0x68>)
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000928:	4b13      	ldr	r3, [pc, #76]	; (8000978 <MX_SPI1_Init+0x68>)
 800092a:	2200      	movs	r2, #0
 800092c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800092e:	4b12      	ldr	r3, [pc, #72]	; (8000978 <MX_SPI1_Init+0x68>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000934:	4b10      	ldr	r3, [pc, #64]	; (8000978 <MX_SPI1_Init+0x68>)
 8000936:	2200      	movs	r2, #0
 8000938:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800093a:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <MX_SPI1_Init+0x68>)
 800093c:	2280      	movs	r2, #128	; 0x80
 800093e:	0092      	lsls	r2, r2, #2
 8000940:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000942:	4b0d      	ldr	r3, [pc, #52]	; (8000978 <MX_SPI1_Init+0x68>)
 8000944:	2200      	movs	r2, #0
 8000946:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000948:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <MX_SPI1_Init+0x68>)
 800094a:	2200      	movs	r2, #0
 800094c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800094e:	4b0a      	ldr	r3, [pc, #40]	; (8000978 <MX_SPI1_Init+0x68>)
 8000950:	2200      	movs	r2, #0
 8000952:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000954:	4b08      	ldr	r3, [pc, #32]	; (8000978 <MX_SPI1_Init+0x68>)
 8000956:	2200      	movs	r2, #0
 8000958:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800095a:	4b07      	ldr	r3, [pc, #28]	; (8000978 <MX_SPI1_Init+0x68>)
 800095c:	2207      	movs	r2, #7
 800095e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000960:	4b05      	ldr	r3, [pc, #20]	; (8000978 <MX_SPI1_Init+0x68>)
 8000962:	0018      	movs	r0, r3
 8000964:	f002 fc7c 	bl	8003260 <HAL_SPI_Init>
 8000968:	1e03      	subs	r3, r0, #0
 800096a:	d001      	beq.n	8000970 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800096c:	f000 f8b6 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000970:	46c0      	nop			; (mov r8, r8)
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	46c0      	nop			; (mov r8, r8)
 8000978:	200000f0 	.word	0x200000f0
 800097c:	40013000 	.word	0x40013000

08000980 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000984:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 8000986:	4a17      	ldr	r2, [pc, #92]	; (80009e4 <MX_USART1_UART_Init+0x64>)
 8000988:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800098a:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 800098c:	22e1      	movs	r2, #225	; 0xe1
 800098e:	0252      	lsls	r2, r2, #9
 8000990:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000992:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 800099a:	2200      	movs	r2, #0
 800099c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800099e:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009a4:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 80009a6:	220c      	movs	r2, #12
 80009a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009aa:	4b0d      	ldr	r3, [pc, #52]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b0:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009b6:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 80009bc:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 80009be:	2208      	movs	r2, #8
 80009c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 80009c2:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 80009c4:	2280      	movs	r2, #128	; 0x80
 80009c6:	0212      	lsls	r2, r2, #8
 80009c8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009ca:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <MX_USART1_UART_Init+0x60>)
 80009cc:	0018      	movs	r0, r3
 80009ce:	f002 ff7b 	bl	80038c8 <HAL_UART_Init>
 80009d2:	1e03      	subs	r3, r0, #0
 80009d4:	d001      	beq.n	80009da <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80009d6:	f000 f881 	bl	8000adc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20000148 	.word	0x20000148
 80009e4:	40013800 	.word	0x40013800

080009e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009ee:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <MX_DMA_Init+0x38>)
 80009f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80009f2:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <MX_DMA_Init+0x38>)
 80009f4:	2101      	movs	r1, #1
 80009f6:	430a      	orrs	r2, r1
 80009f8:	631a      	str	r2, [r3, #48]	; 0x30
 80009fa:	4b09      	ldr	r3, [pc, #36]	; (8000a20 <MX_DMA_Init+0x38>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	2201      	movs	r2, #1
 8000a00:	4013      	ands	r3, r2
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2100      	movs	r1, #0
 8000a0a:	2009      	movs	r0, #9
 8000a0c:	f000 fede 	bl	80017cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a10:	2009      	movs	r0, #9
 8000a12:	f000 fef0 	bl	80017f6 <HAL_NVIC_EnableIRQ>

}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	b002      	add	sp, #8
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	46c0      	nop			; (mov r8, r8)
 8000a20:	40021000 	.word	0x40021000

08000a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a24:	b590      	push	{r4, r7, lr}
 8000a26:	b089      	sub	sp, #36	; 0x24
 8000a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2a:	240c      	movs	r4, #12
 8000a2c:	193b      	adds	r3, r7, r4
 8000a2e:	0018      	movs	r0, r3
 8000a30:	2314      	movs	r3, #20
 8000a32:	001a      	movs	r2, r3
 8000a34:	2100      	movs	r1, #0
 8000a36:	f003 fd29 	bl	800448c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3a:	4b1f      	ldr	r3, [pc, #124]	; (8000ab8 <MX_GPIO_Init+0x94>)
 8000a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a3e:	4b1e      	ldr	r3, [pc, #120]	; (8000ab8 <MX_GPIO_Init+0x94>)
 8000a40:	2101      	movs	r1, #1
 8000a42:	430a      	orrs	r2, r1
 8000a44:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a46:	4b1c      	ldr	r3, [pc, #112]	; (8000ab8 <MX_GPIO_Init+0x94>)
 8000a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a52:	4b19      	ldr	r3, [pc, #100]	; (8000ab8 <MX_GPIO_Init+0x94>)
 8000a54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_GPIO_Init+0x94>)
 8000a58:	2102      	movs	r1, #2
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a5e:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <MX_GPIO_Init+0x94>)
 8000a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a62:	2202      	movs	r2, #2
 8000a64:	4013      	ands	r3, r2
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_SET);
 8000a6a:	23a0      	movs	r3, #160	; 0xa0
 8000a6c:	05db      	lsls	r3, r3, #23
 8000a6e:	2201      	movs	r2, #1
 8000a70:	2111      	movs	r1, #17
 8000a72:	0018      	movs	r0, r3
 8000a74:	f001 fa0c 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000a78:	23a0      	movs	r3, #160	; 0xa0
 8000a7a:	05db      	lsls	r3, r3, #23
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2102      	movs	r1, #2
 8000a80:	0018      	movs	r0, r3
 8000a82:	f001 fa05 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8000a86:	0021      	movs	r1, r4
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2213      	movs	r2, #19
 8000a8c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8e:	187b      	adds	r3, r7, r1
 8000a90:	2201      	movs	r2, #1
 8000a92:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	187b      	adds	r3, r7, r1
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	187b      	adds	r3, r7, r1
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa0:	187a      	adds	r2, r7, r1
 8000aa2:	23a0      	movs	r3, #160	; 0xa0
 8000aa4:	05db      	lsls	r3, r3, #23
 8000aa6:	0011      	movs	r1, r2
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f001 f87b 	bl	8001ba4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	b009      	add	sp, #36	; 0x24
 8000ab4:	bd90      	pop	{r4, r7, pc}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	40021000 	.word	0x40021000

08000abc <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]


}
 8000ac4:	46c0      	nop			; (mov r8, r8)
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	b002      	add	sp, #8
 8000aca:	bd80      	pop	{r7, pc}

08000acc <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]


}
 8000ad4:	46c0      	nop			; (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b002      	add	sp, #8
 8000ada:	bd80      	pop	{r7, pc}

08000adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae0:	b672      	cpsid	i
}
 8000ae2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <Error_Handler+0x8>
	...

08000ae8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aec:	4b07      	ldr	r3, [pc, #28]	; (8000b0c <HAL_MspInit+0x24>)
 8000aee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000af0:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <HAL_MspInit+0x24>)
 8000af2:	2101      	movs	r1, #1
 8000af4:	430a      	orrs	r2, r1
 8000af6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af8:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <HAL_MspInit+0x24>)
 8000afa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000afc:	4b03      	ldr	r3, [pc, #12]	; (8000b0c <HAL_MspInit+0x24>)
 8000afe:	2180      	movs	r1, #128	; 0x80
 8000b00:	0549      	lsls	r1, r1, #21
 8000b02:	430a      	orrs	r2, r1
 8000b04:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b10:	b590      	push	{r4, r7, lr}
 8000b12:	b089      	sub	sp, #36	; 0x24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	240c      	movs	r4, #12
 8000b1a:	193b      	adds	r3, r7, r4
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	2314      	movs	r3, #20
 8000b20:	001a      	movs	r2, r3
 8000b22:	2100      	movs	r1, #0
 8000b24:	f003 fcb2 	bl	800448c <memset>
  if(hadc->Instance==ADC1)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a28      	ldr	r2, [pc, #160]	; (8000bd0 <HAL_ADC_MspInit+0xc0>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d14a      	bne.n	8000bc8 <HAL_ADC_MspInit+0xb8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b32:	4b28      	ldr	r3, [pc, #160]	; (8000bd4 <HAL_ADC_MspInit+0xc4>)
 8000b34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b36:	4b27      	ldr	r3, [pc, #156]	; (8000bd4 <HAL_ADC_MspInit+0xc4>)
 8000b38:	2180      	movs	r1, #128	; 0x80
 8000b3a:	0089      	lsls	r1, r1, #2
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b40:	4b24      	ldr	r3, [pc, #144]	; (8000bd4 <HAL_ADC_MspInit+0xc4>)
 8000b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b44:	4b23      	ldr	r3, [pc, #140]	; (8000bd4 <HAL_ADC_MspInit+0xc4>)
 8000b46:	2102      	movs	r1, #2
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b4c:	4b21      	ldr	r3, [pc, #132]	; (8000bd4 <HAL_ADC_MspInit+0xc4>)
 8000b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b50:	2202      	movs	r2, #2
 8000b52:	4013      	ands	r3, r2
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b58:	193b      	adds	r3, r7, r4
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b5e:	193b      	adds	r3, r7, r4
 8000b60:	2203      	movs	r2, #3
 8000b62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	193b      	adds	r3, r7, r4
 8000b66:	2200      	movs	r2, #0
 8000b68:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b6a:	193b      	adds	r3, r7, r4
 8000b6c:	4a1a      	ldr	r2, [pc, #104]	; (8000bd8 <HAL_ADC_MspInit+0xc8>)
 8000b6e:	0019      	movs	r1, r3
 8000b70:	0010      	movs	r0, r2
 8000b72:	f001 f817 	bl	8001ba4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000b76:	4b19      	ldr	r3, [pc, #100]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000b78:	4a19      	ldr	r2, [pc, #100]	; (8000be0 <HAL_ADC_MspInit+0xd0>)
 8000b7a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 8000b7c:	4b17      	ldr	r3, [pc, #92]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b82:	4b16      	ldr	r3, [pc, #88]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b88:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000b8e:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000b90:	2280      	movs	r2, #128	; 0x80
 8000b92:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b94:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b9a:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000ba2:	2220      	movs	r2, #32
 8000ba4:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000bac:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f000 fe3e 	bl	8001830 <HAL_DMA_Init>
 8000bb4:	1e03      	subs	r3, r0, #0
 8000bb6:	d001      	beq.n	8000bbc <HAL_ADC_MspInit+0xac>
    {
      Error_Handler();
 8000bb8:	f7ff ff90 	bl	8000adc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	4a07      	ldr	r2, [pc, #28]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000bc0:	64da      	str	r2, [r3, #76]	; 0x4c
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <HAL_ADC_MspInit+0xcc>)
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000bc8:	46c0      	nop			; (mov r8, r8)
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	b009      	add	sp, #36	; 0x24
 8000bce:	bd90      	pop	{r4, r7, pc}
 8000bd0:	40012400 	.word	0x40012400
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	50000400 	.word	0x50000400
 8000bdc:	20000084 	.word	0x20000084
 8000be0:	40020008 	.word	0x40020008

08000be4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <HAL_RTC_MspInit+0x38>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d10e      	bne.n	8000c14 <HAL_RTC_MspInit+0x30>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000bf6:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <HAL_RTC_MspInit+0x3c>)
 8000bf8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000bfa:	4b09      	ldr	r3, [pc, #36]	; (8000c20 <HAL_RTC_MspInit+0x3c>)
 8000bfc:	2180      	movs	r1, #128	; 0x80
 8000bfe:	02c9      	lsls	r1, r1, #11
 8000c00:	430a      	orrs	r2, r1
 8000c02:	651a      	str	r2, [r3, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2100      	movs	r1, #0
 8000c08:	2002      	movs	r0, #2
 8000c0a:	f000 fddf 	bl	80017cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000c0e:	2002      	movs	r0, #2
 8000c10:	f000 fdf1 	bl	80017f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000c14:	46c0      	nop			; (mov r8, r8)
 8000c16:	46bd      	mov	sp, r7
 8000c18:	b002      	add	sp, #8
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40002800 	.word	0x40002800
 8000c20:	40021000 	.word	0x40021000

08000c24 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c24:	b590      	push	{r4, r7, lr}
 8000c26:	b089      	sub	sp, #36	; 0x24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2c:	240c      	movs	r4, #12
 8000c2e:	193b      	adds	r3, r7, r4
 8000c30:	0018      	movs	r0, r3
 8000c32:	2314      	movs	r3, #20
 8000c34:	001a      	movs	r2, r3
 8000c36:	2100      	movs	r1, #0
 8000c38:	f003 fc28 	bl	800448c <memset>
  if(hspi->Instance==SPI1)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a18      	ldr	r2, [pc, #96]	; (8000ca4 <HAL_SPI_MspInit+0x80>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d129      	bne.n	8000c9a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c46:	4b18      	ldr	r3, [pc, #96]	; (8000ca8 <HAL_SPI_MspInit+0x84>)
 8000c48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c4a:	4b17      	ldr	r3, [pc, #92]	; (8000ca8 <HAL_SPI_MspInit+0x84>)
 8000c4c:	2180      	movs	r1, #128	; 0x80
 8000c4e:	0149      	lsls	r1, r1, #5
 8000c50:	430a      	orrs	r2, r1
 8000c52:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c54:	4b14      	ldr	r3, [pc, #80]	; (8000ca8 <HAL_SPI_MspInit+0x84>)
 8000c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c58:	4b13      	ldr	r3, [pc, #76]	; (8000ca8 <HAL_SPI_MspInit+0x84>)
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c60:	4b11      	ldr	r3, [pc, #68]	; (8000ca8 <HAL_SPI_MspInit+0x84>)
 8000c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c64:	2201      	movs	r2, #1
 8000c66:	4013      	ands	r3, r2
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c6c:	0021      	movs	r1, r4
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	22e0      	movs	r2, #224	; 0xe0
 8000c72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2202      	movs	r2, #2
 8000c78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2203      	movs	r2, #3
 8000c84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000c86:	187b      	adds	r3, r7, r1
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8c:	187a      	adds	r2, r7, r1
 8000c8e:	23a0      	movs	r3, #160	; 0xa0
 8000c90:	05db      	lsls	r3, r3, #23
 8000c92:	0011      	movs	r1, r2
 8000c94:	0018      	movs	r0, r3
 8000c96:	f000 ff85 	bl	8001ba4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b009      	add	sp, #36	; 0x24
 8000ca0:	bd90      	pop	{r4, r7, pc}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	40013000 	.word	0x40013000
 8000ca8:	40021000 	.word	0x40021000

08000cac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cac:	b590      	push	{r4, r7, lr}
 8000cae:	b089      	sub	sp, #36	; 0x24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb4:	240c      	movs	r4, #12
 8000cb6:	193b      	adds	r3, r7, r4
 8000cb8:	0018      	movs	r0, r3
 8000cba:	2314      	movs	r3, #20
 8000cbc:	001a      	movs	r2, r3
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	f003 fbe4 	bl	800448c <memset>
  if(huart->Instance==USART1)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a18      	ldr	r2, [pc, #96]	; (8000d2c <HAL_UART_MspInit+0x80>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d12a      	bne.n	8000d24 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cce:	4b18      	ldr	r3, [pc, #96]	; (8000d30 <HAL_UART_MspInit+0x84>)
 8000cd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cd2:	4b17      	ldr	r3, [pc, #92]	; (8000d30 <HAL_UART_MspInit+0x84>)
 8000cd4:	2180      	movs	r1, #128	; 0x80
 8000cd6:	01c9      	lsls	r1, r1, #7
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cdc:	4b14      	ldr	r3, [pc, #80]	; (8000d30 <HAL_UART_MspInit+0x84>)
 8000cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ce0:	4b13      	ldr	r3, [pc, #76]	; (8000d30 <HAL_UART_MspInit+0x84>)
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ce8:	4b11      	ldr	r3, [pc, #68]	; (8000d30 <HAL_UART_MspInit+0x84>)
 8000cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cec:	2201      	movs	r2, #1
 8000cee:	4013      	ands	r3, r2
 8000cf0:	60bb      	str	r3, [r7, #8]
 8000cf2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cf4:	193b      	adds	r3, r7, r4
 8000cf6:	22c0      	movs	r2, #192	; 0xc0
 8000cf8:	00d2      	lsls	r2, r2, #3
 8000cfa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfc:	0021      	movs	r1, r4
 8000cfe:	187b      	adds	r3, r7, r1
 8000d00:	2202      	movs	r2, #2
 8000d02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d04:	187b      	adds	r3, r7, r1
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0a:	187b      	adds	r3, r7, r1
 8000d0c:	2203      	movs	r2, #3
 8000d0e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000d10:	187b      	adds	r3, r7, r1
 8000d12:	2204      	movs	r2, #4
 8000d14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d16:	187a      	adds	r2, r7, r1
 8000d18:	23a0      	movs	r3, #160	; 0xa0
 8000d1a:	05db      	lsls	r3, r3, #23
 8000d1c:	0011      	movs	r1, r2
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f000 ff40 	bl	8001ba4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d24:	46c0      	nop			; (mov r8, r8)
 8000d26:	46bd      	mov	sp, r7
 8000d28:	b009      	add	sp, #36	; 0x24
 8000d2a:	bd90      	pop	{r4, r7, pc}
 8000d2c:	40013800 	.word	0x40013800
 8000d30:	40021000 	.word	0x40021000

08000d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d38:	e7fe      	b.n	8000d38 <NMI_Handler+0x4>

08000d3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d3e:	e7fe      	b.n	8000d3e <HardFault_Handler+0x4>

08000d40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d58:	f000 f8a0 	bl	8000e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d5c:	46c0      	nop			; (mov r8, r8)
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
	...

08000d64 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000d68:	4b03      	ldr	r3, [pc, #12]	; (8000d78 <RTC_IRQHandler+0x14>)
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f002 fa40 	bl	80031f0 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000d70:	46c0      	nop			; (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	200000cc 	.word	0x200000cc

08000d7c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000d80:	4b03      	ldr	r3, [pc, #12]	; (8000d90 <DMA1_Channel1_IRQHandler+0x14>)
 8000d82:	0018      	movs	r0, r3
 8000d84:	f000 fe32 	bl	80019ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d88:	46c0      	nop			; (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	20000084 	.word	0x20000084

08000d94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d98:	46c0      	nop			; (mov r8, r8)
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
	...

08000da0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000da0:	480d      	ldr	r0, [pc, #52]	; (8000dd8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000da2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000da4:	f7ff fff6 	bl	8000d94 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000da8:	480c      	ldr	r0, [pc, #48]	; (8000ddc <LoopForever+0x6>)
  ldr r1, =_edata
 8000daa:	490d      	ldr	r1, [pc, #52]	; (8000de0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dac:	4a0d      	ldr	r2, [pc, #52]	; (8000de4 <LoopForever+0xe>)
  movs r3, #0
 8000dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db0:	e002      	b.n	8000db8 <LoopCopyDataInit>

08000db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000db6:	3304      	adds	r3, #4

08000db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dbc:	d3f9      	bcc.n	8000db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dbe:	4a0a      	ldr	r2, [pc, #40]	; (8000de8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dc0:	4c0a      	ldr	r4, [pc, #40]	; (8000dec <LoopForever+0x16>)
  movs r3, #0
 8000dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc4:	e001      	b.n	8000dca <LoopFillZerobss>

08000dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc8:	3204      	adds	r2, #4

08000dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dcc:	d3fb      	bcc.n	8000dc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dce:	f003 fb1d 	bl	800440c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dd2:	f7ff fbdf 	bl	8000594 <main>

08000dd6 <LoopForever>:

LoopForever:
    b LoopForever
 8000dd6:	e7fe      	b.n	8000dd6 <LoopForever>
   ldr   r0, =_estack
 8000dd8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ddc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000de4:	080045d8 	.word	0x080045d8
  ldr r2, =_sbss
 8000de8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000dec:	20000214 	.word	0x20000214

08000df0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000df0:	e7fe      	b.n	8000df0 <ADC1_COMP_IRQHandler>
	...

08000df4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000e00:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <HAL_Init+0x3c>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <HAL_Init+0x3c>)
 8000e06:	2140      	movs	r1, #64	; 0x40
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e0c:	2003      	movs	r0, #3
 8000e0e:	f000 f811 	bl	8000e34 <HAL_InitTick>
 8000e12:	1e03      	subs	r3, r0, #0
 8000e14:	d003      	beq.n	8000e1e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000e16:	1dfb      	adds	r3, r7, #7
 8000e18:	2201      	movs	r2, #1
 8000e1a:	701a      	strb	r2, [r3, #0]
 8000e1c:	e001      	b.n	8000e22 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e1e:	f7ff fe63 	bl	8000ae8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e22:	1dfb      	adds	r3, r7, #7
 8000e24:	781b      	ldrb	r3, [r3, #0]
}
 8000e26:	0018      	movs	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	b002      	add	sp, #8
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	40022000 	.word	0x40022000

08000e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e34:	b590      	push	{r4, r7, lr}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e3c:	4b14      	ldr	r3, [pc, #80]	; (8000e90 <HAL_InitTick+0x5c>)
 8000e3e:	681c      	ldr	r4, [r3, #0]
 8000e40:	4b14      	ldr	r3, [pc, #80]	; (8000e94 <HAL_InitTick+0x60>)
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	0019      	movs	r1, r3
 8000e46:	23fa      	movs	r3, #250	; 0xfa
 8000e48:	0098      	lsls	r0, r3, #2
 8000e4a:	f7ff f965 	bl	8000118 <__udivsi3>
 8000e4e:	0003      	movs	r3, r0
 8000e50:	0019      	movs	r1, r3
 8000e52:	0020      	movs	r0, r4
 8000e54:	f7ff f960 	bl	8000118 <__udivsi3>
 8000e58:	0003      	movs	r3, r0
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f000 fcdb 	bl	8001816 <HAL_SYSTICK_Config>
 8000e60:	1e03      	subs	r3, r0, #0
 8000e62:	d001      	beq.n	8000e68 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	e00f      	b.n	8000e88 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2b03      	cmp	r3, #3
 8000e6c:	d80b      	bhi.n	8000e86 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e6e:	6879      	ldr	r1, [r7, #4]
 8000e70:	2301      	movs	r3, #1
 8000e72:	425b      	negs	r3, r3
 8000e74:	2200      	movs	r2, #0
 8000e76:	0018      	movs	r0, r3
 8000e78:	f000 fca8 	bl	80017cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e7c:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <HAL_InitTick+0x64>)
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e82:	2300      	movs	r3, #0
 8000e84:	e000      	b.n	8000e88 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
}
 8000e88:	0018      	movs	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	b003      	add	sp, #12
 8000e8e:	bd90      	pop	{r4, r7, pc}
 8000e90:	20000000 	.word	0x20000000
 8000e94:	20000008 	.word	0x20000008
 8000e98:	20000004 	.word	0x20000004

08000e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea0:	4b05      	ldr	r3, [pc, #20]	; (8000eb8 <HAL_IncTick+0x1c>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	001a      	movs	r2, r3
 8000ea6:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <HAL_IncTick+0x20>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	18d2      	adds	r2, r2, r3
 8000eac:	4b03      	ldr	r3, [pc, #12]	; (8000ebc <HAL_IncTick+0x20>)
 8000eae:	601a      	str	r2, [r3, #0]
}
 8000eb0:	46c0      	nop			; (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	46c0      	nop			; (mov r8, r8)
 8000eb8:	20000008 	.word	0x20000008
 8000ebc:	20000210 	.word	0x20000210

08000ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ec4:	4b02      	ldr	r3, [pc, #8]	; (8000ed0 <HAL_GetTick+0x10>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
}
 8000ec8:	0018      	movs	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	20000210 	.word	0x20000210

08000ed4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000edc:	f7ff fff0 	bl	8000ec0 <HAL_GetTick>
 8000ee0:	0003      	movs	r3, r0
 8000ee2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	3301      	adds	r3, #1
 8000eec:	d005      	beq.n	8000efa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eee:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <HAL_Delay+0x44>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	001a      	movs	r2, r3
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	189b      	adds	r3, r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	f7ff ffe0 	bl	8000ec0 <HAL_GetTick>
 8000f00:	0002      	movs	r2, r0
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d8f7      	bhi.n	8000efc <HAL_Delay+0x28>
  {
  }
}
 8000f0c:	46c0      	nop			; (mov r8, r8)
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b004      	add	sp, #16
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	20000008 	.word	0x20000008

08000f1c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <HAL_SuspendTick+0x18>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b03      	ldr	r3, [pc, #12]	; (8000f34 <HAL_SuspendTick+0x18>)
 8000f26:	2102      	movs	r1, #2
 8000f28:	438a      	bics	r2, r1
 8000f2a:	601a      	str	r2, [r3, #0]
}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	e000e010 	.word	0xe000e010

08000f38 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000f3c:	4b04      	ldr	r3, [pc, #16]	; (8000f50 <HAL_ResumeTick+0x18>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	4b03      	ldr	r3, [pc, #12]	; (8000f50 <HAL_ResumeTick+0x18>)
 8000f42:	2102      	movs	r1, #2
 8000f44:	430a      	orrs	r2, r1
 8000f46:	601a      	str	r2, [r3, #0]
}
 8000f48:	46c0      	nop			; (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	e000e010 	.word	0xe000e010

08000f54 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d101      	bne.n	8000f66 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e159      	b.n	800121a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10a      	bne.n	8000f84 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2200      	movs	r2, #0
 8000f72:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2250      	movs	r2, #80	; 0x50
 8000f78:	2100      	movs	r1, #0
 8000f7a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f7ff fdc6 	bl	8000b10 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f88:	2210      	movs	r2, #16
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	2b10      	cmp	r3, #16
 8000f8e:	d005      	beq.n	8000f9c <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	2204      	movs	r2, #4
 8000f98:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000f9a:	d00b      	beq.n	8000fb4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000fa0:	2210      	movs	r2, #16
 8000fa2:	431a      	orrs	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2250      	movs	r2, #80	; 0x50
 8000fac:	2100      	movs	r1, #0
 8000fae:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e132      	b.n	800121a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000fb8:	4a9a      	ldr	r2, [pc, #616]	; (8001224 <HAL_ADC_Init+0x2d0>)
 8000fba:	4013      	ands	r3, r2
 8000fbc:	2202      	movs	r2, #2
 8000fbe:	431a      	orrs	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	2203      	movs	r2, #3
 8000fcc:	4013      	ands	r3, r2
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d108      	bne.n	8000fe4 <HAL_ADC_Init+0x90>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2201      	movs	r2, #1
 8000fda:	4013      	ands	r3, r2
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d101      	bne.n	8000fe4 <HAL_ADC_Init+0x90>
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e000      	b.n	8000fe6 <HAL_ADC_Init+0x92>
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d149      	bne.n	800107e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	685a      	ldr	r2, [r3, #4]
 8000fee:	23c0      	movs	r3, #192	; 0xc0
 8000ff0:	061b      	lsls	r3, r3, #24
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d00b      	beq.n	800100e <HAL_ADC_Init+0xba>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	685a      	ldr	r2, [r3, #4]
 8000ffa:	2380      	movs	r3, #128	; 0x80
 8000ffc:	05db      	lsls	r3, r3, #23
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d005      	beq.n	800100e <HAL_ADC_Init+0xba>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685a      	ldr	r2, [r3, #4]
 8001006:	2380      	movs	r3, #128	; 0x80
 8001008:	061b      	lsls	r3, r3, #24
 800100a:	429a      	cmp	r2, r3
 800100c:	d111      	bne.n	8001032 <HAL_ADC_Init+0xde>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	691a      	ldr	r2, [r3, #16]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	0092      	lsls	r2, r2, #2
 800101a:	0892      	lsrs	r2, r2, #2
 800101c:	611a      	str	r2, [r3, #16]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	6919      	ldr	r1, [r3, #16]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	685a      	ldr	r2, [r3, #4]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	430a      	orrs	r2, r1
 800102e:	611a      	str	r2, [r3, #16]
 8001030:	e014      	b.n	800105c <HAL_ADC_Init+0x108>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	691a      	ldr	r2, [r3, #16]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	0092      	lsls	r2, r2, #2
 800103e:	0892      	lsrs	r2, r2, #2
 8001040:	611a      	str	r2, [r3, #16]
 8001042:	4b79      	ldr	r3, [pc, #484]	; (8001228 <HAL_ADC_Init+0x2d4>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	4b78      	ldr	r3, [pc, #480]	; (8001228 <HAL_ADC_Init+0x2d4>)
 8001048:	4978      	ldr	r1, [pc, #480]	; (800122c <HAL_ADC_Init+0x2d8>)
 800104a:	400a      	ands	r2, r1
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	4b76      	ldr	r3, [pc, #472]	; (8001228 <HAL_ADC_Init+0x2d4>)
 8001050:	6819      	ldr	r1, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685a      	ldr	r2, [r3, #4]
 8001056:	4b74      	ldr	r3, [pc, #464]	; (8001228 <HAL_ADC_Init+0x2d4>)
 8001058:	430a      	orrs	r2, r1
 800105a:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	68da      	ldr	r2, [r3, #12]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2118      	movs	r1, #24
 8001068:	438a      	bics	r2, r1
 800106a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	68d9      	ldr	r1, [r3, #12]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	689a      	ldr	r2, [r3, #8]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	430a      	orrs	r2, r1
 800107c:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800107e:	4b6a      	ldr	r3, [pc, #424]	; (8001228 <HAL_ADC_Init+0x2d4>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	4b69      	ldr	r3, [pc, #420]	; (8001228 <HAL_ADC_Init+0x2d4>)
 8001084:	496a      	ldr	r1, [pc, #424]	; (8001230 <HAL_ADC_Init+0x2dc>)
 8001086:	400a      	ands	r2, r1
 8001088:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 800108a:	4b67      	ldr	r3, [pc, #412]	; (8001228 <HAL_ADC_Init+0x2d4>)
 800108c:	6819      	ldr	r1, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001092:	065a      	lsls	r2, r3, #25
 8001094:	4b64      	ldr	r3, [pc, #400]	; (8001228 <HAL_ADC_Init+0x2d4>)
 8001096:	430a      	orrs	r2, r1
 8001098:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	689a      	ldr	r2, [r3, #8]
 80010a0:	2380      	movs	r3, #128	; 0x80
 80010a2:	055b      	lsls	r3, r3, #21
 80010a4:	4013      	ands	r3, r2
 80010a6:	d108      	bne.n	80010ba <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	689a      	ldr	r2, [r3, #8]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2180      	movs	r1, #128	; 0x80
 80010b4:	0549      	lsls	r1, r1, #21
 80010b6:	430a      	orrs	r2, r1
 80010b8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	68da      	ldr	r2, [r3, #12]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	495b      	ldr	r1, [pc, #364]	; (8001234 <HAL_ADC_Init+0x2e0>)
 80010c6:	400a      	ands	r2, r1
 80010c8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	68d9      	ldr	r1, [r3, #12]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d101      	bne.n	80010e0 <HAL_ADC_Init+0x18c>
 80010dc:	2304      	movs	r3, #4
 80010de:	e000      	b.n	80010e2 <HAL_ADC_Init+0x18e>
 80010e0:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80010e2:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2020      	movs	r0, #32
 80010e8:	5c1b      	ldrb	r3, [r3, r0]
 80010ea:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80010ec:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	202c      	movs	r0, #44	; 0x2c
 80010f2:	5c1b      	ldrb	r3, [r3, r0]
 80010f4:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80010f6:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80010fc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	699b      	ldr	r3, [r3, #24]
 8001102:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001104:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	69db      	ldr	r3, [r3, #28]
 800110a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800110c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	430a      	orrs	r2, r1
 8001114:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800111a:	23c2      	movs	r3, #194	; 0xc2
 800111c:	33ff      	adds	r3, #255	; 0xff
 800111e:	429a      	cmp	r2, r3
 8001120:	d00b      	beq.n	800113a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	68d9      	ldr	r1, [r3, #12]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001130:	431a      	orrs	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	430a      	orrs	r2, r1
 8001138:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2221      	movs	r2, #33	; 0x21
 800113e:	5c9b      	ldrb	r3, [r3, r2]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d11a      	bne.n	800117a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2220      	movs	r2, #32
 8001148:	5c9b      	ldrb	r3, [r3, r2]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d109      	bne.n	8001162 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68da      	ldr	r2, [r3, #12]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2180      	movs	r1, #128	; 0x80
 800115a:	0249      	lsls	r1, r1, #9
 800115c:	430a      	orrs	r2, r1
 800115e:	60da      	str	r2, [r3, #12]
 8001160:	e00b      	b.n	800117a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001166:	2220      	movs	r2, #32
 8001168:	431a      	orrs	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001172:	2201      	movs	r2, #1
 8001174:	431a      	orrs	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800117e:	2b01      	cmp	r3, #1
 8001180:	d11f      	bne.n	80011c2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	691a      	ldr	r2, [r3, #16]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	492a      	ldr	r1, [pc, #168]	; (8001238 <HAL_ADC_Init+0x2e4>)
 800118e:	400a      	ands	r2, r1
 8001190:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	6919      	ldr	r1, [r3, #16]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80011a0:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80011a6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	430a      	orrs	r2, r1
 80011ae:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	691a      	ldr	r2, [r3, #16]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2101      	movs	r1, #1
 80011bc:	430a      	orrs	r2, r1
 80011be:	611a      	str	r2, [r3, #16]
 80011c0:	e00e      	b.n	80011e0 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	691b      	ldr	r3, [r3, #16]
 80011c8:	2201      	movs	r2, #1
 80011ca:	4013      	ands	r3, r2
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d107      	bne.n	80011e0 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	691a      	ldr	r2, [r3, #16]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2101      	movs	r1, #1
 80011dc:	438a      	bics	r2, r1
 80011de:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	695a      	ldr	r2, [r3, #20]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	2107      	movs	r1, #7
 80011ec:	438a      	bics	r2, r1
 80011ee:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	6959      	ldr	r1, [r3, #20]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	430a      	orrs	r2, r1
 8001200:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2200      	movs	r2, #0
 8001206:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800120c:	2203      	movs	r2, #3
 800120e:	4393      	bics	r3, r2
 8001210:	2201      	movs	r2, #1
 8001212:	431a      	orrs	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001218:	2300      	movs	r3, #0
}
 800121a:	0018      	movs	r0, r3
 800121c:	46bd      	mov	sp, r7
 800121e:	b002      	add	sp, #8
 8001220:	bd80      	pop	{r7, pc}
 8001222:	46c0      	nop			; (mov r8, r8)
 8001224:	fffffefd 	.word	0xfffffefd
 8001228:	40012708 	.word	0x40012708
 800122c:	ffc3ffff 	.word	0xffc3ffff
 8001230:	fdffffff 	.word	0xfdffffff
 8001234:	fffe0219 	.word	0xfffe0219
 8001238:	fffffc03 	.word	0xfffffc03

0800123c <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800123c:	b590      	push	{r4, r7, lr}
 800123e:	b087      	sub	sp, #28
 8001240:	af00      	add	r7, sp, #0
 8001242:	60f8      	str	r0, [r7, #12]
 8001244:	60b9      	str	r1, [r7, #8]
 8001246:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001248:	2317      	movs	r3, #23
 800124a:	18fb      	adds	r3, r7, r3
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	2204      	movs	r2, #4
 8001258:	4013      	ands	r3, r2
 800125a:	d15e      	bne.n	800131a <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2250      	movs	r2, #80	; 0x50
 8001260:	5c9b      	ldrb	r3, [r3, r2]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d101      	bne.n	800126a <HAL_ADC_Start_DMA+0x2e>
 8001266:	2302      	movs	r3, #2
 8001268:	e05e      	b.n	8001328 <HAL_ADC_Start_DMA+0xec>
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	2250      	movs	r2, #80	; 0x50
 800126e:	2101      	movs	r1, #1
 8001270:	5499      	strb	r1, [r3, r2]

    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	68da      	ldr	r2, [r3, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2101      	movs	r1, #1
 800127e:	430a      	orrs	r2, r1
 8001280:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	69db      	ldr	r3, [r3, #28]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d007      	beq.n	800129a <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800128a:	2317      	movs	r3, #23
 800128c:	18fc      	adds	r4, r7, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	0018      	movs	r0, r3
 8001292:	f000 f8e3 	bl	800145c <ADC_Enable>
 8001296:	0003      	movs	r3, r0
 8001298:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800129a:	2317      	movs	r3, #23
 800129c:	18fb      	adds	r3, r7, r3
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d13e      	bne.n	8001322 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012a8:	4a21      	ldr	r2, [pc, #132]	; (8001330 <HAL_ADC_Start_DMA+0xf4>)
 80012aa:	4013      	ands	r3, r2
 80012ac:	2280      	movs	r2, #128	; 0x80
 80012ae:	0052      	lsls	r2, r2, #1
 80012b0:	431a      	orrs	r2, r3
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	2200      	movs	r2, #0
 80012ba:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2250      	movs	r2, #80	; 0x50
 80012c0:	2100      	movs	r1, #0
 80012c2:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c8:	4a1a      	ldr	r2, [pc, #104]	; (8001334 <HAL_ADC_Start_DMA+0xf8>)
 80012ca:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d0:	4a19      	ldr	r2, [pc, #100]	; (8001338 <HAL_ADC_Start_DMA+0xfc>)
 80012d2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d8:	4a18      	ldr	r2, [pc, #96]	; (800133c <HAL_ADC_Start_DMA+0x100>)
 80012da:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	221c      	movs	r2, #28
 80012e2:	601a      	str	r2, [r3, #0]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2110      	movs	r1, #16
 80012f0:	430a      	orrs	r2, r1
 80012f2:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	3340      	adds	r3, #64	; 0x40
 80012fe:	0019      	movs	r1, r3
 8001300:	68ba      	ldr	r2, [r7, #8]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f000 fb0c 	bl	8001920 <HAL_DMA_Start_IT>

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2104      	movs	r1, #4
 8001314:	430a      	orrs	r2, r1
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	e003      	b.n	8001322 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800131a:	2317      	movs	r3, #23
 800131c:	18fb      	adds	r3, r7, r3
 800131e:	2202      	movs	r2, #2
 8001320:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001322:	2317      	movs	r3, #23
 8001324:	18fb      	adds	r3, r7, r3
 8001326:	781b      	ldrb	r3, [r3, #0]
}
 8001328:	0018      	movs	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	b007      	add	sp, #28
 800132e:	bd90      	pop	{r4, r7, pc}
 8001330:	fffff0fe 	.word	0xfffff0fe
 8001334:	0800152d 	.word	0x0800152d
 8001338:	080015e1 	.word	0x080015e1
 800133c:	080015ff 	.word	0x080015ff

08001340 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001348:	46c0      	nop			; (mov r8, r8)
 800134a:	46bd      	mov	sp, r7
 800134c:	b002      	add	sp, #8
 800134e:	bd80      	pop	{r7, pc}

08001350 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2250      	movs	r2, #80	; 0x50
 800135e:	5c9b      	ldrb	r3, [r3, r2]
 8001360:	2b01      	cmp	r3, #1
 8001362:	d101      	bne.n	8001368 <HAL_ADC_ConfigChannel+0x18>
 8001364:	2302      	movs	r3, #2
 8001366:	e06c      	b.n	8001442 <HAL_ADC_ConfigChannel+0xf2>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2250      	movs	r2, #80	; 0x50
 800136c:	2101      	movs	r1, #1
 800136e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	2204      	movs	r2, #4
 8001378:	4013      	ands	r3, r2
 800137a:	d00b      	beq.n	8001394 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001380:	2220      	movs	r2, #32
 8001382:	431a      	orrs	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2250      	movs	r2, #80	; 0x50
 800138c:	2100      	movs	r1, #0
 800138e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e056      	b.n	8001442 <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	4a2c      	ldr	r2, [pc, #176]	; (800144c <HAL_ADC_ConfigChannel+0xfc>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d028      	beq.n	80013f0 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	035b      	lsls	r3, r3, #13
 80013aa:	0b5a      	lsrs	r2, r3, #13
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	430a      	orrs	r2, r1
 80013b2:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	2380      	movs	r3, #128	; 0x80
 80013ba:	02db      	lsls	r3, r3, #11
 80013bc:	4013      	ands	r3, r2
 80013be:	d009      	beq.n	80013d4 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80013c0:	4b23      	ldr	r3, [pc, #140]	; (8001450 <HAL_ADC_ConfigChannel+0x100>)
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	4b22      	ldr	r3, [pc, #136]	; (8001450 <HAL_ADC_ConfigChannel+0x100>)
 80013c6:	2180      	movs	r1, #128	; 0x80
 80013c8:	0409      	lsls	r1, r1, #16
 80013ca:	430a      	orrs	r2, r1
 80013cc:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80013ce:	200a      	movs	r0, #10
 80013d0:	f000 f930 	bl	8001634 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	029b      	lsls	r3, r3, #10
 80013dc:	4013      	ands	r3, r2
 80013de:	d02b      	beq.n	8001438 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <HAL_ADC_ConfigChannel+0x100>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <HAL_ADC_ConfigChannel+0x100>)
 80013e6:	2180      	movs	r1, #128	; 0x80
 80013e8:	03c9      	lsls	r1, r1, #15
 80013ea:	430a      	orrs	r2, r1
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	e023      	b.n	8001438 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	035b      	lsls	r3, r3, #13
 80013fc:	0b5b      	lsrs	r3, r3, #13
 80013fe:	43d9      	mvns	r1, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	400a      	ands	r2, r1
 8001406:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	2380      	movs	r3, #128	; 0x80
 800140e:	02db      	lsls	r3, r3, #11
 8001410:	4013      	ands	r3, r2
 8001412:	d005      	beq.n	8001420 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8001414:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <HAL_ADC_ConfigChannel+0x100>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <HAL_ADC_ConfigChannel+0x100>)
 800141a:	490e      	ldr	r1, [pc, #56]	; (8001454 <HAL_ADC_ConfigChannel+0x104>)
 800141c:	400a      	ands	r2, r1
 800141e:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	2380      	movs	r3, #128	; 0x80
 8001426:	029b      	lsls	r3, r3, #10
 8001428:	4013      	ands	r3, r2
 800142a:	d005      	beq.n	8001438 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 800142c:	4b08      	ldr	r3, [pc, #32]	; (8001450 <HAL_ADC_ConfigChannel+0x100>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b07      	ldr	r3, [pc, #28]	; (8001450 <HAL_ADC_ConfigChannel+0x100>)
 8001432:	4909      	ldr	r1, [pc, #36]	; (8001458 <HAL_ADC_ConfigChannel+0x108>)
 8001434:	400a      	ands	r2, r1
 8001436:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2250      	movs	r2, #80	; 0x50
 800143c:	2100      	movs	r1, #0
 800143e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001440:	2300      	movs	r3, #0
}
 8001442:	0018      	movs	r0, r3
 8001444:	46bd      	mov	sp, r7
 8001446:	b002      	add	sp, #8
 8001448:	bd80      	pop	{r7, pc}
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	00001001 	.word	0x00001001
 8001450:	40012708 	.word	0x40012708
 8001454:	ff7fffff 	.word	0xff7fffff
 8001458:	ffbfffff 	.word	0xffbfffff

0800145c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001464:	2300      	movs	r3, #0
 8001466:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	2203      	movs	r2, #3
 8001470:	4013      	ands	r3, r2
 8001472:	2b01      	cmp	r3, #1
 8001474:	d108      	bne.n	8001488 <ADC_Enable+0x2c>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2201      	movs	r2, #1
 800147e:	4013      	ands	r3, r2
 8001480:	2b01      	cmp	r3, #1
 8001482:	d101      	bne.n	8001488 <ADC_Enable+0x2c>
 8001484:	2301      	movs	r3, #1
 8001486:	e000      	b.n	800148a <ADC_Enable+0x2e>
 8001488:	2300      	movs	r3, #0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d146      	bne.n	800151c <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	4a24      	ldr	r2, [pc, #144]	; (8001528 <ADC_Enable+0xcc>)
 8001496:	4013      	ands	r3, r2
 8001498:	d00d      	beq.n	80014b6 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800149e:	2210      	movs	r2, #16
 80014a0:	431a      	orrs	r2, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014aa:	2201      	movs	r2, #1
 80014ac:	431a      	orrs	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e033      	b.n	800151e <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	689a      	ldr	r2, [r3, #8]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2101      	movs	r1, #1
 80014c2:	430a      	orrs	r2, r1
 80014c4:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80014c6:	2001      	movs	r0, #1
 80014c8:	f000 f8b4 	bl	8001634 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80014cc:	f7ff fcf8 	bl	8000ec0 <HAL_GetTick>
 80014d0:	0003      	movs	r3, r0
 80014d2:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80014d4:	e01b      	b.n	800150e <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80014d6:	f7ff fcf3 	bl	8000ec0 <HAL_GetTick>
 80014da:	0002      	movs	r2, r0
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b0a      	cmp	r3, #10
 80014e2:	d914      	bls.n	800150e <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2201      	movs	r2, #1
 80014ec:	4013      	ands	r3, r2
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d00d      	beq.n	800150e <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014f6:	2210      	movs	r2, #16
 80014f8:	431a      	orrs	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001502:	2201      	movs	r2, #1
 8001504:	431a      	orrs	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e007      	b.n	800151e <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2201      	movs	r2, #1
 8001516:	4013      	ands	r3, r2
 8001518:	2b01      	cmp	r3, #1
 800151a:	d1dc      	bne.n	80014d6 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800151c:	2300      	movs	r3, #0
}
 800151e:	0018      	movs	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	b004      	add	sp, #16
 8001524:	bd80      	pop	{r7, pc}
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	80000017 	.word	0x80000017

0800152c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001538:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800153e:	2250      	movs	r2, #80	; 0x50
 8001540:	4013      	ands	r3, r2
 8001542:	d141      	bne.n	80015c8 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001548:	2280      	movs	r2, #128	; 0x80
 800154a:	0092      	lsls	r2, r2, #2
 800154c:	431a      	orrs	r2, r3
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68da      	ldr	r2, [r3, #12]
 8001558:	23c0      	movs	r3, #192	; 0xc0
 800155a:	011b      	lsls	r3, r3, #4
 800155c:	4013      	ands	r3, r2
 800155e:	d12e      	bne.n	80015be <ADC_DMAConvCplt+0x92>
        (hadc->Init.ContinuousConvMode == DISABLE))
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2220      	movs	r2, #32
 8001564:	5c9b      	ldrb	r3, [r3, r2]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001566:	2b00      	cmp	r3, #0
 8001568:	d129      	bne.n	80015be <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2208      	movs	r2, #8
 8001572:	4013      	ands	r3, r2
 8001574:	2b08      	cmp	r3, #8
 8001576:	d122      	bne.n	80015be <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	2204      	movs	r2, #4
 8001580:	4013      	ands	r3, r2
 8001582:	d110      	bne.n	80015a6 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	685a      	ldr	r2, [r3, #4]
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	210c      	movs	r1, #12
 8001590:	438a      	bics	r2, r1
 8001592:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001598:	4a10      	ldr	r2, [pc, #64]	; (80015dc <ADC_DMAConvCplt+0xb0>)
 800159a:	4013      	ands	r3, r2
 800159c:	2201      	movs	r2, #1
 800159e:	431a      	orrs	r2, r3
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	655a      	str	r2, [r3, #84]	; 0x54
 80015a4:	e00b      	b.n	80015be <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015aa:	2220      	movs	r2, #32
 80015ac:	431a      	orrs	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b6:	2201      	movs	r2, #1
 80015b8:	431a      	orrs	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	0018      	movs	r0, r3
 80015c2:	f7ff fa83 	bl	8000acc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80015c6:	e005      	b.n	80015d4 <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	0010      	movs	r0, r2
 80015d2:	4798      	blx	r3
}
 80015d4:	46c0      	nop			; (mov r8, r8)
 80015d6:	46bd      	mov	sp, r7
 80015d8:	b004      	add	sp, #16
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	fffffefe 	.word	0xfffffefe

080015e0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ec:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	0018      	movs	r0, r3
 80015f2:	f7ff fa63 	bl	8000abc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80015f6:	46c0      	nop			; (mov r8, r8)
 80015f8:	46bd      	mov	sp, r7
 80015fa:	b004      	add	sp, #16
 80015fc:	bd80      	pop	{r7, pc}

080015fe <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b084      	sub	sp, #16
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001610:	2240      	movs	r2, #64	; 0x40
 8001612:	431a      	orrs	r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800161c:	2204      	movs	r2, #4
 800161e:	431a      	orrs	r2, r3
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	0018      	movs	r0, r3
 8001628:	f7ff fe8a 	bl	8001340 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800162c:	46c0      	nop			; (mov r8, r8)
 800162e:	46bd      	mov	sp, r7
 8001630:	b004      	add	sp, #16
 8001632:	bd80      	pop	{r7, pc}

08001634 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800163c:	4b0b      	ldr	r3, [pc, #44]	; (800166c <ADC_DelayMicroSecond+0x38>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	490b      	ldr	r1, [pc, #44]	; (8001670 <ADC_DelayMicroSecond+0x3c>)
 8001642:	0018      	movs	r0, r3
 8001644:	f7fe fd68 	bl	8000118 <__udivsi3>
 8001648:	0003      	movs	r3, r0
 800164a:	001a      	movs	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	4353      	muls	r3, r2
 8001650:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8001652:	e002      	b.n	800165a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	3b01      	subs	r3, #1
 8001658:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f9      	bne.n	8001654 <ADC_DelayMicroSecond+0x20>
  }
}
 8001660:	46c0      	nop			; (mov r8, r8)
 8001662:	46c0      	nop			; (mov r8, r8)
 8001664:	46bd      	mov	sp, r7
 8001666:	b004      	add	sp, #16
 8001668:	bd80      	pop	{r7, pc}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	20000000 	.word	0x20000000
 8001670:	000f4240 	.word	0x000f4240

08001674 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	0002      	movs	r2, r0
 800167c:	1dfb      	adds	r3, r7, #7
 800167e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001680:	1dfb      	adds	r3, r7, #7
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b7f      	cmp	r3, #127	; 0x7f
 8001686:	d809      	bhi.n	800169c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001688:	1dfb      	adds	r3, r7, #7
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	001a      	movs	r2, r3
 800168e:	231f      	movs	r3, #31
 8001690:	401a      	ands	r2, r3
 8001692:	4b04      	ldr	r3, [pc, #16]	; (80016a4 <__NVIC_EnableIRQ+0x30>)
 8001694:	2101      	movs	r1, #1
 8001696:	4091      	lsls	r1, r2
 8001698:	000a      	movs	r2, r1
 800169a:	601a      	str	r2, [r3, #0]
  }
}
 800169c:	46c0      	nop			; (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	b002      	add	sp, #8
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	e000e100 	.word	0xe000e100

080016a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a8:	b590      	push	{r4, r7, lr}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	0002      	movs	r2, r0
 80016b0:	6039      	str	r1, [r7, #0]
 80016b2:	1dfb      	adds	r3, r7, #7
 80016b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016b6:	1dfb      	adds	r3, r7, #7
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b7f      	cmp	r3, #127	; 0x7f
 80016bc:	d828      	bhi.n	8001710 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016be:	4a2f      	ldr	r2, [pc, #188]	; (800177c <__NVIC_SetPriority+0xd4>)
 80016c0:	1dfb      	adds	r3, r7, #7
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	b25b      	sxtb	r3, r3
 80016c6:	089b      	lsrs	r3, r3, #2
 80016c8:	33c0      	adds	r3, #192	; 0xc0
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	589b      	ldr	r3, [r3, r2]
 80016ce:	1dfa      	adds	r2, r7, #7
 80016d0:	7812      	ldrb	r2, [r2, #0]
 80016d2:	0011      	movs	r1, r2
 80016d4:	2203      	movs	r2, #3
 80016d6:	400a      	ands	r2, r1
 80016d8:	00d2      	lsls	r2, r2, #3
 80016da:	21ff      	movs	r1, #255	; 0xff
 80016dc:	4091      	lsls	r1, r2
 80016de:	000a      	movs	r2, r1
 80016e0:	43d2      	mvns	r2, r2
 80016e2:	401a      	ands	r2, r3
 80016e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	019b      	lsls	r3, r3, #6
 80016ea:	22ff      	movs	r2, #255	; 0xff
 80016ec:	401a      	ands	r2, r3
 80016ee:	1dfb      	adds	r3, r7, #7
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	0018      	movs	r0, r3
 80016f4:	2303      	movs	r3, #3
 80016f6:	4003      	ands	r3, r0
 80016f8:	00db      	lsls	r3, r3, #3
 80016fa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016fc:	481f      	ldr	r0, [pc, #124]	; (800177c <__NVIC_SetPriority+0xd4>)
 80016fe:	1dfb      	adds	r3, r7, #7
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	b25b      	sxtb	r3, r3
 8001704:	089b      	lsrs	r3, r3, #2
 8001706:	430a      	orrs	r2, r1
 8001708:	33c0      	adds	r3, #192	; 0xc0
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800170e:	e031      	b.n	8001774 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001710:	4a1b      	ldr	r2, [pc, #108]	; (8001780 <__NVIC_SetPriority+0xd8>)
 8001712:	1dfb      	adds	r3, r7, #7
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	0019      	movs	r1, r3
 8001718:	230f      	movs	r3, #15
 800171a:	400b      	ands	r3, r1
 800171c:	3b08      	subs	r3, #8
 800171e:	089b      	lsrs	r3, r3, #2
 8001720:	3306      	adds	r3, #6
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	18d3      	adds	r3, r2, r3
 8001726:	3304      	adds	r3, #4
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	1dfa      	adds	r2, r7, #7
 800172c:	7812      	ldrb	r2, [r2, #0]
 800172e:	0011      	movs	r1, r2
 8001730:	2203      	movs	r2, #3
 8001732:	400a      	ands	r2, r1
 8001734:	00d2      	lsls	r2, r2, #3
 8001736:	21ff      	movs	r1, #255	; 0xff
 8001738:	4091      	lsls	r1, r2
 800173a:	000a      	movs	r2, r1
 800173c:	43d2      	mvns	r2, r2
 800173e:	401a      	ands	r2, r3
 8001740:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	019b      	lsls	r3, r3, #6
 8001746:	22ff      	movs	r2, #255	; 0xff
 8001748:	401a      	ands	r2, r3
 800174a:	1dfb      	adds	r3, r7, #7
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	0018      	movs	r0, r3
 8001750:	2303      	movs	r3, #3
 8001752:	4003      	ands	r3, r0
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001758:	4809      	ldr	r0, [pc, #36]	; (8001780 <__NVIC_SetPriority+0xd8>)
 800175a:	1dfb      	adds	r3, r7, #7
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	001c      	movs	r4, r3
 8001760:	230f      	movs	r3, #15
 8001762:	4023      	ands	r3, r4
 8001764:	3b08      	subs	r3, #8
 8001766:	089b      	lsrs	r3, r3, #2
 8001768:	430a      	orrs	r2, r1
 800176a:	3306      	adds	r3, #6
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	18c3      	adds	r3, r0, r3
 8001770:	3304      	adds	r3, #4
 8001772:	601a      	str	r2, [r3, #0]
}
 8001774:	46c0      	nop			; (mov r8, r8)
 8001776:	46bd      	mov	sp, r7
 8001778:	b003      	add	sp, #12
 800177a:	bd90      	pop	{r4, r7, pc}
 800177c:	e000e100 	.word	0xe000e100
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	1e5a      	subs	r2, r3, #1
 8001790:	2380      	movs	r3, #128	; 0x80
 8001792:	045b      	lsls	r3, r3, #17
 8001794:	429a      	cmp	r2, r3
 8001796:	d301      	bcc.n	800179c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001798:	2301      	movs	r3, #1
 800179a:	e010      	b.n	80017be <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800179c:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <SysTick_Config+0x44>)
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	3a01      	subs	r2, #1
 80017a2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017a4:	2301      	movs	r3, #1
 80017a6:	425b      	negs	r3, r3
 80017a8:	2103      	movs	r1, #3
 80017aa:	0018      	movs	r0, r3
 80017ac:	f7ff ff7c 	bl	80016a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017b0:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <SysTick_Config+0x44>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b6:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <SysTick_Config+0x44>)
 80017b8:	2207      	movs	r2, #7
 80017ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017bc:	2300      	movs	r3, #0
}
 80017be:	0018      	movs	r0, r3
 80017c0:	46bd      	mov	sp, r7
 80017c2:	b002      	add	sp, #8
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	46c0      	nop			; (mov r8, r8)
 80017c8:	e000e010 	.word	0xe000e010

080017cc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607a      	str	r2, [r7, #4]
 80017d6:	210f      	movs	r1, #15
 80017d8:	187b      	adds	r3, r7, r1
 80017da:	1c02      	adds	r2, r0, #0
 80017dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	187b      	adds	r3, r7, r1
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	0011      	movs	r1, r2
 80017e8:	0018      	movs	r0, r3
 80017ea:	f7ff ff5d 	bl	80016a8 <__NVIC_SetPriority>
}
 80017ee:	46c0      	nop			; (mov r8, r8)
 80017f0:	46bd      	mov	sp, r7
 80017f2:	b004      	add	sp, #16
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b082      	sub	sp, #8
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	0002      	movs	r2, r0
 80017fe:	1dfb      	adds	r3, r7, #7
 8001800:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001802:	1dfb      	adds	r3, r7, #7
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	b25b      	sxtb	r3, r3
 8001808:	0018      	movs	r0, r3
 800180a:	f7ff ff33 	bl	8001674 <__NVIC_EnableIRQ>
}
 800180e:	46c0      	nop			; (mov r8, r8)
 8001810:	46bd      	mov	sp, r7
 8001812:	b002      	add	sp, #8
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b082      	sub	sp, #8
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	0018      	movs	r0, r3
 8001822:	f7ff ffaf 	bl	8001784 <SysTick_Config>
 8001826:	0003      	movs	r3, r0
}
 8001828:	0018      	movs	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	b002      	add	sp, #8
 800182e:	bd80      	pop	{r7, pc}

08001830 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d101      	bne.n	8001842 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e061      	b.n	8001906 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a32      	ldr	r2, [pc, #200]	; (8001910 <HAL_DMA_Init+0xe0>)
 8001848:	4694      	mov	ip, r2
 800184a:	4463      	add	r3, ip
 800184c:	2114      	movs	r1, #20
 800184e:	0018      	movs	r0, r3
 8001850:	f7fe fc62 	bl	8000118 <__udivsi3>
 8001854:	0003      	movs	r3, r0
 8001856:	009a      	lsls	r2, r3, #2
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a2d      	ldr	r2, [pc, #180]	; (8001914 <HAL_DMA_Init+0xe4>)
 8001860:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2225      	movs	r2, #37	; 0x25
 8001866:	2102      	movs	r1, #2
 8001868:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	4a28      	ldr	r2, [pc, #160]	; (8001918 <HAL_DMA_Init+0xe8>)
 8001876:	4013      	ands	r3, r2
 8001878:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001882:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	691b      	ldr	r3, [r3, #16]
 8001888:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800188e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800189a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a1b      	ldr	r3, [r3, #32]
 80018a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80018a2:	68fa      	ldr	r2, [r7, #12]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	68fa      	ldr	r2, [r7, #12]
 80018ae:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689a      	ldr	r2, [r3, #8]
 80018b4:	2380      	movs	r3, #128	; 0x80
 80018b6:	01db      	lsls	r3, r3, #7
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d018      	beq.n	80018ee <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <HAL_DMA_Init+0xec>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c4:	211c      	movs	r1, #28
 80018c6:	400b      	ands	r3, r1
 80018c8:	210f      	movs	r1, #15
 80018ca:	4099      	lsls	r1, r3
 80018cc:	000b      	movs	r3, r1
 80018ce:	43d9      	mvns	r1, r3
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <HAL_DMA_Init+0xec>)
 80018d2:	400a      	ands	r2, r1
 80018d4:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <HAL_DMA_Init+0xec>)
 80018d8:	6819      	ldr	r1, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e2:	201c      	movs	r0, #28
 80018e4:	4003      	ands	r3, r0
 80018e6:	409a      	lsls	r2, r3
 80018e8:	4b0c      	ldr	r3, [pc, #48]	; (800191c <HAL_DMA_Init+0xec>)
 80018ea:	430a      	orrs	r2, r1
 80018ec:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2225      	movs	r2, #37	; 0x25
 80018f8:	2101      	movs	r1, #1
 80018fa:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2224      	movs	r2, #36	; 0x24
 8001900:	2100      	movs	r1, #0
 8001902:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	0018      	movs	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	b004      	add	sp, #16
 800190c:	bd80      	pop	{r7, pc}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	bffdfff8 	.word	0xbffdfff8
 8001914:	40020000 	.word	0x40020000
 8001918:	ffff800f 	.word	0xffff800f
 800191c:	400200a8 	.word	0x400200a8

08001920 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
 800192c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800192e:	2317      	movs	r3, #23
 8001930:	18fb      	adds	r3, r7, r3
 8001932:	2200      	movs	r2, #0
 8001934:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2224      	movs	r2, #36	; 0x24
 800193a:	5c9b      	ldrb	r3, [r3, r2]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d101      	bne.n	8001944 <HAL_DMA_Start_IT+0x24>
 8001940:	2302      	movs	r3, #2
 8001942:	e04f      	b.n	80019e4 <HAL_DMA_Start_IT+0xc4>
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2224      	movs	r2, #36	; 0x24
 8001948:	2101      	movs	r1, #1
 800194a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2225      	movs	r2, #37	; 0x25
 8001950:	5c9b      	ldrb	r3, [r3, r2]
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b01      	cmp	r3, #1
 8001956:	d13a      	bne.n	80019ce <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2225      	movs	r2, #37	; 0x25
 800195c:	2102      	movs	r1, #2
 800195e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2200      	movs	r2, #0
 8001964:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2101      	movs	r1, #1
 8001972:	438a      	bics	r2, r1
 8001974:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	68b9      	ldr	r1, [r7, #8]
 800197c:	68f8      	ldr	r0, [r7, #12]
 800197e:	f000 f8e3 	bl	8001b48 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	2b00      	cmp	r3, #0
 8001988:	d008      	beq.n	800199c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	210e      	movs	r1, #14
 8001996:	430a      	orrs	r2, r1
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	e00f      	b.n	80019bc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2104      	movs	r1, #4
 80019a8:	438a      	bics	r2, r1
 80019aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	210a      	movs	r1, #10
 80019b8:	430a      	orrs	r2, r1
 80019ba:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2101      	movs	r1, #1
 80019c8:	430a      	orrs	r2, r1
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	e007      	b.n	80019de <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2224      	movs	r2, #36	; 0x24
 80019d2:	2100      	movs	r1, #0
 80019d4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80019d6:	2317      	movs	r3, #23
 80019d8:	18fb      	adds	r3, r7, r3
 80019da:	2202      	movs	r2, #2
 80019dc:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80019de:	2317      	movs	r3, #23
 80019e0:	18fb      	adds	r3, r7, r3
 80019e2:	781b      	ldrb	r3, [r3, #0]
}
 80019e4:	0018      	movs	r0, r3
 80019e6:	46bd      	mov	sp, r7
 80019e8:	b006      	add	sp, #24
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a08:	221c      	movs	r2, #28
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	2204      	movs	r2, #4
 8001a0e:	409a      	lsls	r2, r3
 8001a10:	0013      	movs	r3, r2
 8001a12:	68fa      	ldr	r2, [r7, #12]
 8001a14:	4013      	ands	r3, r2
 8001a16:	d026      	beq.n	8001a66 <HAL_DMA_IRQHandler+0x7a>
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	d022      	beq.n	8001a66 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2220      	movs	r2, #32
 8001a28:	4013      	ands	r3, r2
 8001a2a:	d107      	bne.n	8001a3c <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2104      	movs	r1, #4
 8001a38:	438a      	bics	r2, r1
 8001a3a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a40:	221c      	movs	r2, #28
 8001a42:	401a      	ands	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a48:	2104      	movs	r1, #4
 8001a4a:	4091      	lsls	r1, r2
 8001a4c:	000a      	movs	r2, r1
 8001a4e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d100      	bne.n	8001a5a <HAL_DMA_IRQHandler+0x6e>
 8001a58:	e071      	b.n	8001b3e <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	0010      	movs	r0, r2
 8001a62:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001a64:	e06b      	b.n	8001b3e <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	221c      	movs	r2, #28
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	2202      	movs	r2, #2
 8001a70:	409a      	lsls	r2, r3
 8001a72:	0013      	movs	r3, r2
 8001a74:	68fa      	ldr	r2, [r7, #12]
 8001a76:	4013      	ands	r3, r2
 8001a78:	d02d      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0xea>
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2202      	movs	r2, #2
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d029      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2220      	movs	r2, #32
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d10b      	bne.n	8001aa6 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	210a      	movs	r1, #10
 8001a9a:	438a      	bics	r2, r1
 8001a9c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2225      	movs	r2, #37	; 0x25
 8001aa2:	2101      	movs	r1, #1
 8001aa4:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aaa:	221c      	movs	r2, #28
 8001aac:	401a      	ands	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	2102      	movs	r1, #2
 8001ab4:	4091      	lsls	r1, r2
 8001ab6:	000a      	movs	r2, r1
 8001ab8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2224      	movs	r2, #36	; 0x24
 8001abe:	2100      	movs	r1, #0
 8001ac0:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d039      	beq.n	8001b3e <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	0010      	movs	r0, r2
 8001ad2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001ad4:	e033      	b.n	8001b3e <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	221c      	movs	r2, #28
 8001adc:	4013      	ands	r3, r2
 8001ade:	2208      	movs	r2, #8
 8001ae0:	409a      	lsls	r2, r3
 8001ae2:	0013      	movs	r3, r2
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d02a      	beq.n	8001b40 <HAL_DMA_IRQHandler+0x154>
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	2208      	movs	r2, #8
 8001aee:	4013      	ands	r3, r2
 8001af0:	d026      	beq.n	8001b40 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	210e      	movs	r1, #14
 8001afe:	438a      	bics	r2, r1
 8001b00:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b06:	221c      	movs	r2, #28
 8001b08:	401a      	ands	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0e:	2101      	movs	r1, #1
 8001b10:	4091      	lsls	r1, r2
 8001b12:	000a      	movs	r2, r1
 8001b14:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2201      	movs	r2, #1
 8001b1a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2225      	movs	r2, #37	; 0x25
 8001b20:	2101      	movs	r1, #1
 8001b22:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2224      	movs	r2, #36	; 0x24
 8001b28:	2100      	movs	r1, #0
 8001b2a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d005      	beq.n	8001b40 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	0010      	movs	r0, r2
 8001b3c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b3e:	46c0      	nop			; (mov r8, r8)
 8001b40:	46c0      	nop			; (mov r8, r8)
}
 8001b42:	46bd      	mov	sp, r7
 8001b44:	b004      	add	sp, #16
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
 8001b54:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b5a:	221c      	movs	r2, #28
 8001b5c:	401a      	ands	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	2101      	movs	r1, #1
 8001b64:	4091      	lsls	r1, r2
 8001b66:	000a      	movs	r2, r1
 8001b68:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	2b10      	cmp	r3, #16
 8001b78:	d108      	bne.n	8001b8c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68ba      	ldr	r2, [r7, #8]
 8001b88:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b8a:	e007      	b.n	8001b9c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	68ba      	ldr	r2, [r7, #8]
 8001b92:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	60da      	str	r2, [r3, #12]
}
 8001b9c:	46c0      	nop			; (mov r8, r8)
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b004      	add	sp, #16
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001bba:	e14f      	b.n	8001e5c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2101      	movs	r1, #1
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	4091      	lsls	r1, r2
 8001bc6:	000a      	movs	r2, r1
 8001bc8:	4013      	ands	r3, r2
 8001bca:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d100      	bne.n	8001bd4 <HAL_GPIO_Init+0x30>
 8001bd2:	e140      	b.n	8001e56 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	2203      	movs	r2, #3
 8001bda:	4013      	ands	r3, r2
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d005      	beq.n	8001bec <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2203      	movs	r2, #3
 8001be6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d130      	bne.n	8001c4e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	2203      	movs	r2, #3
 8001bf8:	409a      	lsls	r2, r3
 8001bfa:	0013      	movs	r3, r2
 8001bfc:	43da      	mvns	r2, r3
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	4013      	ands	r3, r2
 8001c02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	68da      	ldr	r2, [r3, #12]
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	409a      	lsls	r2, r3
 8001c0e:	0013      	movs	r3, r2
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c22:	2201      	movs	r2, #1
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	409a      	lsls	r2, r3
 8001c28:	0013      	movs	r3, r2
 8001c2a:	43da      	mvns	r2, r3
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	091b      	lsrs	r3, r3, #4
 8001c38:	2201      	movs	r2, #1
 8001c3a:	401a      	ands	r2, r3
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	409a      	lsls	r2, r3
 8001c40:	0013      	movs	r3, r2
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2203      	movs	r2, #3
 8001c54:	4013      	ands	r3, r2
 8001c56:	2b03      	cmp	r3, #3
 8001c58:	d017      	beq.n	8001c8a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	2203      	movs	r2, #3
 8001c66:	409a      	lsls	r2, r3
 8001c68:	0013      	movs	r3, r2
 8001c6a:	43da      	mvns	r2, r3
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	689a      	ldr	r2, [r3, #8]
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	409a      	lsls	r2, r3
 8001c7c:	0013      	movs	r3, r2
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	2203      	movs	r2, #3
 8001c90:	4013      	ands	r3, r2
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d123      	bne.n	8001cde <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	08da      	lsrs	r2, r3, #3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	3208      	adds	r2, #8
 8001c9e:	0092      	lsls	r2, r2, #2
 8001ca0:	58d3      	ldr	r3, [r2, r3]
 8001ca2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	2207      	movs	r2, #7
 8001ca8:	4013      	ands	r3, r2
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	220f      	movs	r2, #15
 8001cae:	409a      	lsls	r2, r3
 8001cb0:	0013      	movs	r3, r2
 8001cb2:	43da      	mvns	r2, r3
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	691a      	ldr	r2, [r3, #16]
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	2107      	movs	r1, #7
 8001cc2:	400b      	ands	r3, r1
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	409a      	lsls	r2, r3
 8001cc8:	0013      	movs	r3, r2
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	08da      	lsrs	r2, r3, #3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	3208      	adds	r2, #8
 8001cd8:	0092      	lsls	r2, r2, #2
 8001cda:	6939      	ldr	r1, [r7, #16]
 8001cdc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	2203      	movs	r2, #3
 8001cea:	409a      	lsls	r2, r3
 8001cec:	0013      	movs	r3, r2
 8001cee:	43da      	mvns	r2, r3
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	2203      	movs	r2, #3
 8001cfc:	401a      	ands	r2, r3
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	409a      	lsls	r2, r3
 8001d04:	0013      	movs	r3, r2
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685a      	ldr	r2, [r3, #4]
 8001d16:	23c0      	movs	r3, #192	; 0xc0
 8001d18:	029b      	lsls	r3, r3, #10
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	d100      	bne.n	8001d20 <HAL_GPIO_Init+0x17c>
 8001d1e:	e09a      	b.n	8001e56 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d20:	4b54      	ldr	r3, [pc, #336]	; (8001e74 <HAL_GPIO_Init+0x2d0>)
 8001d22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d24:	4b53      	ldr	r3, [pc, #332]	; (8001e74 <HAL_GPIO_Init+0x2d0>)
 8001d26:	2101      	movs	r1, #1
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d2c:	4a52      	ldr	r2, [pc, #328]	; (8001e78 <HAL_GPIO_Init+0x2d4>)
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	089b      	lsrs	r3, r3, #2
 8001d32:	3302      	adds	r3, #2
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	589b      	ldr	r3, [r3, r2]
 8001d38:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	4013      	ands	r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	220f      	movs	r2, #15
 8001d44:	409a      	lsls	r2, r3
 8001d46:	0013      	movs	r3, r2
 8001d48:	43da      	mvns	r2, r3
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	23a0      	movs	r3, #160	; 0xa0
 8001d54:	05db      	lsls	r3, r3, #23
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d019      	beq.n	8001d8e <HAL_GPIO_Init+0x1ea>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a47      	ldr	r2, [pc, #284]	; (8001e7c <HAL_GPIO_Init+0x2d8>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d013      	beq.n	8001d8a <HAL_GPIO_Init+0x1e6>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a46      	ldr	r2, [pc, #280]	; (8001e80 <HAL_GPIO_Init+0x2dc>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d00d      	beq.n	8001d86 <HAL_GPIO_Init+0x1e2>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a45      	ldr	r2, [pc, #276]	; (8001e84 <HAL_GPIO_Init+0x2e0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d007      	beq.n	8001d82 <HAL_GPIO_Init+0x1de>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a44      	ldr	r2, [pc, #272]	; (8001e88 <HAL_GPIO_Init+0x2e4>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d101      	bne.n	8001d7e <HAL_GPIO_Init+0x1da>
 8001d7a:	2305      	movs	r3, #5
 8001d7c:	e008      	b.n	8001d90 <HAL_GPIO_Init+0x1ec>
 8001d7e:	2306      	movs	r3, #6
 8001d80:	e006      	b.n	8001d90 <HAL_GPIO_Init+0x1ec>
 8001d82:	2303      	movs	r3, #3
 8001d84:	e004      	b.n	8001d90 <HAL_GPIO_Init+0x1ec>
 8001d86:	2302      	movs	r3, #2
 8001d88:	e002      	b.n	8001d90 <HAL_GPIO_Init+0x1ec>
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e000      	b.n	8001d90 <HAL_GPIO_Init+0x1ec>
 8001d8e:	2300      	movs	r3, #0
 8001d90:	697a      	ldr	r2, [r7, #20]
 8001d92:	2103      	movs	r1, #3
 8001d94:	400a      	ands	r2, r1
 8001d96:	0092      	lsls	r2, r2, #2
 8001d98:	4093      	lsls	r3, r2
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001da0:	4935      	ldr	r1, [pc, #212]	; (8001e78 <HAL_GPIO_Init+0x2d4>)
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	089b      	lsrs	r3, r3, #2
 8001da6:	3302      	adds	r3, #2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dae:	4b37      	ldr	r3, [pc, #220]	; (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	43da      	mvns	r2, r3
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	2380      	movs	r3, #128	; 0x80
 8001dc4:	035b      	lsls	r3, r3, #13
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001dd2:	4b2e      	ldr	r3, [pc, #184]	; (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001dd8:	4b2c      	ldr	r3, [pc, #176]	; (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	43da      	mvns	r2, r3
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	2380      	movs	r3, #128	; 0x80
 8001dee:	039b      	lsls	r3, r3, #14
 8001df0:	4013      	ands	r3, r2
 8001df2:	d003      	beq.n	8001dfc <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001dfc:	4b23      	ldr	r3, [pc, #140]	; (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001e02:	4b22      	ldr	r3, [pc, #136]	; (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	43da      	mvns	r2, r3
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	2380      	movs	r3, #128	; 0x80
 8001e18:	029b      	lsls	r3, r3, #10
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d003      	beq.n	8001e26 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e26:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e2c:	4b17      	ldr	r3, [pc, #92]	; (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	43da      	mvns	r2, r3
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685a      	ldr	r2, [r3, #4]
 8001e40:	2380      	movs	r3, #128	; 0x80
 8001e42:	025b      	lsls	r3, r3, #9
 8001e44:	4013      	ands	r3, r2
 8001e46:	d003      	beq.n	8001e50 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e50:	4b0e      	ldr	r3, [pc, #56]	; (8001e8c <HAL_GPIO_Init+0x2e8>)
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	40da      	lsrs	r2, r3
 8001e64:	1e13      	subs	r3, r2, #0
 8001e66:	d000      	beq.n	8001e6a <HAL_GPIO_Init+0x2c6>
 8001e68:	e6a8      	b.n	8001bbc <HAL_GPIO_Init+0x18>
  }
}
 8001e6a:	46c0      	nop			; (mov r8, r8)
 8001e6c:	46c0      	nop			; (mov r8, r8)
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	b006      	add	sp, #24
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40021000 	.word	0x40021000
 8001e78:	40010000 	.word	0x40010000
 8001e7c:	50000400 	.word	0x50000400
 8001e80:	50000800 	.word	0x50000800
 8001e84:	50000c00 	.word	0x50000c00
 8001e88:	50001c00 	.word	0x50001c00
 8001e8c:	40010400 	.word	0x40010400

08001e90 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	0008      	movs	r0, r1
 8001e9a:	0011      	movs	r1, r2
 8001e9c:	1cbb      	adds	r3, r7, #2
 8001e9e:	1c02      	adds	r2, r0, #0
 8001ea0:	801a      	strh	r2, [r3, #0]
 8001ea2:	1c7b      	adds	r3, r7, #1
 8001ea4:	1c0a      	adds	r2, r1, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ea8:	1c7b      	adds	r3, r7, #1
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d004      	beq.n	8001eba <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eb0:	1cbb      	adds	r3, r7, #2
 8001eb2:	881a      	ldrh	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001eb8:	e003      	b.n	8001ec2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001eba:	1cbb      	adds	r3, r7, #2
 8001ebc:	881a      	ldrh	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ec2:	46c0      	nop			; (mov r8, r8)
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	b002      	add	sp, #8
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	000a      	movs	r2, r1
 8001ed6:	1cfb      	adds	r3, r7, #3
 8001ed8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 8001eda:	2300      	movs	r3, #0
 8001edc:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8001ede:	4b25      	ldr	r3, [pc, #148]	; (8001f74 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	2380      	movs	r3, #128	; 0x80
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8001eea:	4b23      	ldr	r3, [pc, #140]	; (8001f78 <HAL_PWR_EnterSTOPMode+0xac>)
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d008      	beq.n	8001f0c <HAL_PWR_EnterSTOPMode+0x40>
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d005      	beq.n	8001f0c <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8001f00:	4b1c      	ldr	r3, [pc, #112]	; (8001f74 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	4b1b      	ldr	r3, [pc, #108]	; (8001f74 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001f06:	491d      	ldr	r1, [pc, #116]	; (8001f7c <HAL_PWR_EnterSTOPMode+0xb0>)
 8001f08:	400a      	ands	r2, r1
 8001f0a:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8001f0c:	4b19      	ldr	r3, [pc, #100]	; (8001f74 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	2203      	movs	r2, #3
 8001f16:	4393      	bics	r3, r2
 8001f18:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8001f22:	4b14      	ldr	r3, [pc, #80]	; (8001f74 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001f28:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001f2a:	691a      	ldr	r2, [r3, #16]
 8001f2c:	4b14      	ldr	r3, [pc, #80]	; (8001f80 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001f2e:	2104      	movs	r1, #4
 8001f30:	430a      	orrs	r2, r1
 8001f32:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8001f34:	1cfb      	adds	r3, r7, #3
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d101      	bne.n	8001f40 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001f3c:	bf30      	wfi
 8001f3e:	e002      	b.n	8001f46 <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8001f40:	bf40      	sev
    __WFE();
 8001f42:	bf20      	wfe
    __WFE();
 8001f44:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001f46:	4b0e      	ldr	r3, [pc, #56]	; (8001f80 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001f48:	691a      	ldr	r2, [r3, #16]
 8001f4a:	4b0d      	ldr	r3, [pc, #52]	; (8001f80 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001f4c:	2104      	movs	r1, #4
 8001f4e:	438a      	bics	r2, r1
 8001f50:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d009      	beq.n	8001f6c <HAL_PWR_EnterSTOPMode+0xa0>
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d006      	beq.n	8001f6c <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8001f5e:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	4b04      	ldr	r3, [pc, #16]	; (8001f74 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001f64:	2180      	movs	r1, #128	; 0x80
 8001f66:	0089      	lsls	r1, r1, #2
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	601a      	str	r2, [r3, #0]
  }
}
 8001f6c:	46c0      	nop			; (mov r8, r8)
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	b006      	add	sp, #24
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40007000 	.word	0x40007000
 8001f78:	40010000 	.word	0x40010000
 8001f7c:	fffffdff 	.word	0xfffffdff
 8001f80:	e000ed00 	.word	0xe000ed00

08001f84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f84:	b5b0      	push	{r4, r5, r7, lr}
 8001f86:	b08a      	sub	sp, #40	; 0x28
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d102      	bne.n	8001f98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	f000 fb5a 	bl	800264c <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f98:	4bce      	ldr	r3, [pc, #824]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	220c      	movs	r2, #12
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fa2:	4bcc      	ldr	r3, [pc, #816]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8001fa4:	68da      	ldr	r2, [r3, #12]
 8001fa6:	2380      	movs	r3, #128	; 0x80
 8001fa8:	025b      	lsls	r3, r3, #9
 8001faa:	4013      	ands	r3, r2
 8001fac:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	d100      	bne.n	8001fba <HAL_RCC_OscConfig+0x36>
 8001fb8:	e07c      	b.n	80020b4 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fba:	6a3b      	ldr	r3, [r7, #32]
 8001fbc:	2b08      	cmp	r3, #8
 8001fbe:	d007      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001fc0:	6a3b      	ldr	r3, [r7, #32]
 8001fc2:	2b0c      	cmp	r3, #12
 8001fc4:	d111      	bne.n	8001fea <HAL_RCC_OscConfig+0x66>
 8001fc6:	69fa      	ldr	r2, [r7, #28]
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	025b      	lsls	r3, r3, #9
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d10c      	bne.n	8001fea <HAL_RCC_OscConfig+0x66>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd0:	4bc0      	ldr	r3, [pc, #768]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	029b      	lsls	r3, r3, #10
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d100      	bne.n	8001fde <HAL_RCC_OscConfig+0x5a>
 8001fdc:	e069      	b.n	80020b2 <HAL_RCC_OscConfig+0x12e>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d165      	bne.n	80020b2 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e330      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	2380      	movs	r3, #128	; 0x80
 8001ff0:	025b      	lsls	r3, r3, #9
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d107      	bne.n	8002006 <HAL_RCC_OscConfig+0x82>
 8001ff6:	4bb7      	ldr	r3, [pc, #732]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	4bb6      	ldr	r3, [pc, #728]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8001ffc:	2180      	movs	r1, #128	; 0x80
 8001ffe:	0249      	lsls	r1, r1, #9
 8002000:	430a      	orrs	r2, r1
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	e027      	b.n	8002056 <HAL_RCC_OscConfig+0xd2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685a      	ldr	r2, [r3, #4]
 800200a:	23a0      	movs	r3, #160	; 0xa0
 800200c:	02db      	lsls	r3, r3, #11
 800200e:	429a      	cmp	r2, r3
 8002010:	d10e      	bne.n	8002030 <HAL_RCC_OscConfig+0xac>
 8002012:	4bb0      	ldr	r3, [pc, #704]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	4baf      	ldr	r3, [pc, #700]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002018:	2180      	movs	r1, #128	; 0x80
 800201a:	02c9      	lsls	r1, r1, #11
 800201c:	430a      	orrs	r2, r1
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	4bac      	ldr	r3, [pc, #688]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	4bab      	ldr	r3, [pc, #684]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002026:	2180      	movs	r1, #128	; 0x80
 8002028:	0249      	lsls	r1, r1, #9
 800202a:	430a      	orrs	r2, r1
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	e012      	b.n	8002056 <HAL_RCC_OscConfig+0xd2>
 8002030:	4ba8      	ldr	r3, [pc, #672]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	4ba7      	ldr	r3, [pc, #668]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002036:	49a8      	ldr	r1, [pc, #672]	; (80022d8 <HAL_RCC_OscConfig+0x354>)
 8002038:	400a      	ands	r2, r1
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	4ba5      	ldr	r3, [pc, #660]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	025b      	lsls	r3, r3, #9
 8002044:	4013      	ands	r3, r2
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4ba2      	ldr	r3, [pc, #648]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4ba1      	ldr	r3, [pc, #644]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002050:	49a2      	ldr	r1, [pc, #648]	; (80022dc <HAL_RCC_OscConfig+0x358>)
 8002052:	400a      	ands	r2, r1
 8002054:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d014      	beq.n	8002088 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205e:	f7fe ff2f 	bl	8000ec0 <HAL_GetTick>
 8002062:	0003      	movs	r3, r0
 8002064:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002068:	f7fe ff2a 	bl	8000ec0 <HAL_GetTick>
 800206c:	0002      	movs	r2, r0
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b64      	cmp	r3, #100	; 0x64
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e2e8      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800207a:	4b96      	ldr	r3, [pc, #600]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	2380      	movs	r3, #128	; 0x80
 8002080:	029b      	lsls	r3, r3, #10
 8002082:	4013      	ands	r3, r2
 8002084:	d0f0      	beq.n	8002068 <HAL_RCC_OscConfig+0xe4>
 8002086:	e015      	b.n	80020b4 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002088:	f7fe ff1a 	bl	8000ec0 <HAL_GetTick>
 800208c:	0003      	movs	r3, r0
 800208e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002090:	e008      	b.n	80020a4 <HAL_RCC_OscConfig+0x120>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002092:	f7fe ff15 	bl	8000ec0 <HAL_GetTick>
 8002096:	0002      	movs	r2, r0
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b64      	cmp	r3, #100	; 0x64
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e2d3      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80020a4:	4b8b      	ldr	r3, [pc, #556]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	2380      	movs	r3, #128	; 0x80
 80020aa:	029b      	lsls	r3, r3, #10
 80020ac:	4013      	ands	r3, r2
 80020ae:	d1f0      	bne.n	8002092 <HAL_RCC_OscConfig+0x10e>
 80020b0:	e000      	b.n	80020b4 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020b2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2202      	movs	r2, #2
 80020ba:	4013      	ands	r3, r2
 80020bc:	d100      	bne.n	80020c0 <HAL_RCC_OscConfig+0x13c>
 80020be:	e08b      	b.n	80021d8 <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020c6:	6a3b      	ldr	r3, [r7, #32]
 80020c8:	2b04      	cmp	r3, #4
 80020ca:	d005      	beq.n	80020d8 <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020cc:	6a3b      	ldr	r3, [r7, #32]
 80020ce:	2b0c      	cmp	r3, #12
 80020d0:	d13e      	bne.n	8002150 <HAL_RCC_OscConfig+0x1cc>
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d13b      	bne.n	8002150 <HAL_RCC_OscConfig+0x1cc>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80020d8:	4b7e      	ldr	r3, [pc, #504]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2204      	movs	r2, #4
 80020de:	4013      	ands	r3, r2
 80020e0:	d004      	beq.n	80020ec <HAL_RCC_OscConfig+0x168>
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d101      	bne.n	80020ec <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e2af      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ec:	4b79      	ldr	r3, [pc, #484]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	4a7b      	ldr	r2, [pc, #492]	; (80022e0 <HAL_RCC_OscConfig+0x35c>)
 80020f2:	4013      	ands	r3, r2
 80020f4:	0019      	movs	r1, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	021a      	lsls	r2, r3, #8
 80020fc:	4b75      	ldr	r3, [pc, #468]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80020fe:	430a      	orrs	r2, r1
 8002100:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002102:	4b74      	ldr	r3, [pc, #464]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2209      	movs	r2, #9
 8002108:	4393      	bics	r3, r2
 800210a:	0019      	movs	r1, r3
 800210c:	4b71      	ldr	r3, [pc, #452]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 800210e:	697a      	ldr	r2, [r7, #20]
 8002110:	430a      	orrs	r2, r1
 8002112:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002114:	f000 fbe8 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 8002118:	0001      	movs	r1, r0
 800211a:	4b6e      	ldr	r3, [pc, #440]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	091b      	lsrs	r3, r3, #4
 8002120:	220f      	movs	r2, #15
 8002122:	4013      	ands	r3, r2
 8002124:	4a6f      	ldr	r2, [pc, #444]	; (80022e4 <HAL_RCC_OscConfig+0x360>)
 8002126:	5cd3      	ldrb	r3, [r2, r3]
 8002128:	000a      	movs	r2, r1
 800212a:	40da      	lsrs	r2, r3
 800212c:	4b6e      	ldr	r3, [pc, #440]	; (80022e8 <HAL_RCC_OscConfig+0x364>)
 800212e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002130:	4b6e      	ldr	r3, [pc, #440]	; (80022ec <HAL_RCC_OscConfig+0x368>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2513      	movs	r5, #19
 8002136:	197c      	adds	r4, r7, r5
 8002138:	0018      	movs	r0, r3
 800213a:	f7fe fe7b 	bl	8000e34 <HAL_InitTick>
 800213e:	0003      	movs	r3, r0
 8002140:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002142:	197b      	adds	r3, r7, r5
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d046      	beq.n	80021d8 <HAL_RCC_OscConfig+0x254>
      {
        return status;
 800214a:	197b      	adds	r3, r7, r5
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	e27d      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d027      	beq.n	80021a6 <HAL_RCC_OscConfig+0x222>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002156:	4b5f      	ldr	r3, [pc, #380]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2209      	movs	r2, #9
 800215c:	4393      	bics	r3, r2
 800215e:	0019      	movs	r1, r3
 8002160:	4b5c      	ldr	r3, [pc, #368]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	430a      	orrs	r2, r1
 8002166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002168:	f7fe feaa 	bl	8000ec0 <HAL_GetTick>
 800216c:	0003      	movs	r3, r0
 800216e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002172:	f7fe fea5 	bl	8000ec0 <HAL_GetTick>
 8002176:	0002      	movs	r2, r0
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e263      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002184:	4b53      	ldr	r3, [pc, #332]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2204      	movs	r2, #4
 800218a:	4013      	ands	r3, r2
 800218c:	d0f1      	beq.n	8002172 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800218e:	4b51      	ldr	r3, [pc, #324]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	4a53      	ldr	r2, [pc, #332]	; (80022e0 <HAL_RCC_OscConfig+0x35c>)
 8002194:	4013      	ands	r3, r2
 8002196:	0019      	movs	r1, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	021a      	lsls	r2, r3, #8
 800219e:	4b4d      	ldr	r3, [pc, #308]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80021a0:	430a      	orrs	r2, r1
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	e018      	b.n	80021d8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021a6:	4b4b      	ldr	r3, [pc, #300]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	4b4a      	ldr	r3, [pc, #296]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80021ac:	2101      	movs	r1, #1
 80021ae:	438a      	bics	r2, r1
 80021b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b2:	f7fe fe85 	bl	8000ec0 <HAL_GetTick>
 80021b6:	0003      	movs	r3, r0
 80021b8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80021ba:	e008      	b.n	80021ce <HAL_RCC_OscConfig+0x24a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021bc:	f7fe fe80 	bl	8000ec0 <HAL_GetTick>
 80021c0:	0002      	movs	r2, r0
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e23e      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80021ce:	4b41      	ldr	r3, [pc, #260]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2204      	movs	r2, #4
 80021d4:	4013      	ands	r3, r2
 80021d6:	d1f1      	bne.n	80021bc <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2210      	movs	r2, #16
 80021de:	4013      	ands	r3, r2
 80021e0:	d100      	bne.n	80021e4 <HAL_RCC_OscConfig+0x260>
 80021e2:	e0a1      	b.n	8002328 <HAL_RCC_OscConfig+0x3a4>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021e4:	6a3b      	ldr	r3, [r7, #32]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d140      	bne.n	800226c <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021ea:	4b3a      	ldr	r3, [pc, #232]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4013      	ands	r3, r2
 80021f4:	d005      	beq.n	8002202 <HAL_RCC_OscConfig+0x27e>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	699b      	ldr	r3, [r3, #24]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_RCC_OscConfig+0x27e>
      {
        return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e224      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002202:	4b34      	ldr	r3, [pc, #208]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	4a3a      	ldr	r2, [pc, #232]	; (80022f0 <HAL_RCC_OscConfig+0x36c>)
 8002208:	4013      	ands	r3, r2
 800220a:	0019      	movs	r1, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1a      	ldr	r2, [r3, #32]
 8002210:	4b30      	ldr	r3, [pc, #192]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002212:	430a      	orrs	r2, r1
 8002214:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002216:	4b2f      	ldr	r3, [pc, #188]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	021b      	lsls	r3, r3, #8
 800221c:	0a19      	lsrs	r1, r3, #8
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	061a      	lsls	r2, r3, #24
 8002224:	4b2b      	ldr	r3, [pc, #172]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002226:	430a      	orrs	r2, r1
 8002228:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a1b      	ldr	r3, [r3, #32]
 800222e:	0b5b      	lsrs	r3, r3, #13
 8002230:	3301      	adds	r3, #1
 8002232:	2280      	movs	r2, #128	; 0x80
 8002234:	0212      	lsls	r2, r2, #8
 8002236:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002238:	4b26      	ldr	r3, [pc, #152]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	091b      	lsrs	r3, r3, #4
 800223e:	210f      	movs	r1, #15
 8002240:	400b      	ands	r3, r1
 8002242:	4928      	ldr	r1, [pc, #160]	; (80022e4 <HAL_RCC_OscConfig+0x360>)
 8002244:	5ccb      	ldrb	r3, [r1, r3]
 8002246:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002248:	4b27      	ldr	r3, [pc, #156]	; (80022e8 <HAL_RCC_OscConfig+0x364>)
 800224a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800224c:	4b27      	ldr	r3, [pc, #156]	; (80022ec <HAL_RCC_OscConfig+0x368>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2513      	movs	r5, #19
 8002252:	197c      	adds	r4, r7, r5
 8002254:	0018      	movs	r0, r3
 8002256:	f7fe fded 	bl	8000e34 <HAL_InitTick>
 800225a:	0003      	movs	r3, r0
 800225c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800225e:	197b      	adds	r3, r7, r5
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d060      	beq.n	8002328 <HAL_RCC_OscConfig+0x3a4>
        {
          return status;
 8002266:	197b      	adds	r3, r7, r5
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	e1ef      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d03f      	beq.n	80022f4 <HAL_RCC_OscConfig+0x370>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002274:	4b17      	ldr	r3, [pc, #92]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4b16      	ldr	r3, [pc, #88]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 800227a:	2180      	movs	r1, #128	; 0x80
 800227c:	0049      	lsls	r1, r1, #1
 800227e:	430a      	orrs	r2, r1
 8002280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002282:	f7fe fe1d 	bl	8000ec0 <HAL_GetTick>
 8002286:	0003      	movs	r3, r0
 8002288:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800228a:	e008      	b.n	800229e <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800228c:	f7fe fe18 	bl	8000ec0 <HAL_GetTick>
 8002290:	0002      	movs	r2, r0
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e1d6      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800229e:	4b0d      	ldr	r3, [pc, #52]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	2380      	movs	r3, #128	; 0x80
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	4013      	ands	r3, r2
 80022a8:	d0f0      	beq.n	800228c <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022aa:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	4a10      	ldr	r2, [pc, #64]	; (80022f0 <HAL_RCC_OscConfig+0x36c>)
 80022b0:	4013      	ands	r3, r2
 80022b2:	0019      	movs	r1, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a1a      	ldr	r2, [r3, #32]
 80022b8:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80022ba:	430a      	orrs	r2, r1
 80022bc:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022be:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	0a19      	lsrs	r1, r3, #8
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	061a      	lsls	r2, r3, #24
 80022cc:	4b01      	ldr	r3, [pc, #4]	; (80022d4 <HAL_RCC_OscConfig+0x350>)
 80022ce:	430a      	orrs	r2, r1
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	e029      	b.n	8002328 <HAL_RCC_OscConfig+0x3a4>
 80022d4:	40021000 	.word	0x40021000
 80022d8:	fffeffff 	.word	0xfffeffff
 80022dc:	fffbffff 	.word	0xfffbffff
 80022e0:	ffffe0ff 	.word	0xffffe0ff
 80022e4:	08004534 	.word	0x08004534
 80022e8:	20000000 	.word	0x20000000
 80022ec:	20000004 	.word	0x20000004
 80022f0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022f4:	4bbe      	ldr	r3, [pc, #760]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	4bbd      	ldr	r3, [pc, #756]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80022fa:	49be      	ldr	r1, [pc, #760]	; (80025f4 <HAL_RCC_OscConfig+0x670>)
 80022fc:	400a      	ands	r2, r1
 80022fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002300:	f7fe fdde 	bl	8000ec0 <HAL_GetTick>
 8002304:	0003      	movs	r3, r0
 8002306:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x398>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800230a:	f7fe fdd9 	bl	8000ec0 <HAL_GetTick>
 800230e:	0002      	movs	r2, r0
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e197      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800231c:	4bb4      	ldr	r3, [pc, #720]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4013      	ands	r3, r2
 8002326:	d1f0      	bne.n	800230a <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2208      	movs	r2, #8
 800232e:	4013      	ands	r3, r2
 8002330:	d036      	beq.n	80023a0 <HAL_RCC_OscConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	695b      	ldr	r3, [r3, #20]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d019      	beq.n	800236e <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800233a:	4bad      	ldr	r3, [pc, #692]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 800233c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800233e:	4bac      	ldr	r3, [pc, #688]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002340:	2101      	movs	r1, #1
 8002342:	430a      	orrs	r2, r1
 8002344:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002346:	f7fe fdbb 	bl	8000ec0 <HAL_GetTick>
 800234a:	0003      	movs	r3, r0
 800234c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800234e:	e008      	b.n	8002362 <HAL_RCC_OscConfig+0x3de>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002350:	f7fe fdb6 	bl	8000ec0 <HAL_GetTick>
 8002354:	0002      	movs	r2, r0
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	2b02      	cmp	r3, #2
 800235c:	d901      	bls.n	8002362 <HAL_RCC_OscConfig+0x3de>
        {
          return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e174      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002362:	4ba3      	ldr	r3, [pc, #652]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002366:	2202      	movs	r2, #2
 8002368:	4013      	ands	r3, r2
 800236a:	d0f1      	beq.n	8002350 <HAL_RCC_OscConfig+0x3cc>
 800236c:	e018      	b.n	80023a0 <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800236e:	4ba0      	ldr	r3, [pc, #640]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002370:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002372:	4b9f      	ldr	r3, [pc, #636]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002374:	2101      	movs	r1, #1
 8002376:	438a      	bics	r2, r1
 8002378:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800237a:	f7fe fda1 	bl	8000ec0 <HAL_GetTick>
 800237e:	0003      	movs	r3, r0
 8002380:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x412>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002384:	f7fe fd9c 	bl	8000ec0 <HAL_GetTick>
 8002388:	0002      	movs	r2, r0
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e15a      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002396:	4b96      	ldr	r3, [pc, #600]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002398:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800239a:	2202      	movs	r2, #2
 800239c:	4013      	ands	r3, r2
 800239e:	d1f1      	bne.n	8002384 <HAL_RCC_OscConfig+0x400>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2204      	movs	r2, #4
 80023a6:	4013      	ands	r3, r2
 80023a8:	d100      	bne.n	80023ac <HAL_RCC_OscConfig+0x428>
 80023aa:	e0ae      	b.n	800250a <HAL_RCC_OscConfig+0x586>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ac:	2027      	movs	r0, #39	; 0x27
 80023ae:	183b      	adds	r3, r7, r0
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023b4:	4b8e      	ldr	r3, [pc, #568]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80023b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023b8:	2380      	movs	r3, #128	; 0x80
 80023ba:	055b      	lsls	r3, r3, #21
 80023bc:	4013      	ands	r3, r2
 80023be:	d109      	bne.n	80023d4 <HAL_RCC_OscConfig+0x450>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023c0:	4b8b      	ldr	r3, [pc, #556]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80023c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023c4:	4b8a      	ldr	r3, [pc, #552]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80023c6:	2180      	movs	r1, #128	; 0x80
 80023c8:	0549      	lsls	r1, r1, #21
 80023ca:	430a      	orrs	r2, r1
 80023cc:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80023ce:	183b      	adds	r3, r7, r0
 80023d0:	2201      	movs	r2, #1
 80023d2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d4:	4b88      	ldr	r3, [pc, #544]	; (80025f8 <HAL_RCC_OscConfig+0x674>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	2380      	movs	r3, #128	; 0x80
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4013      	ands	r3, r2
 80023de:	d11a      	bne.n	8002416 <HAL_RCC_OscConfig+0x492>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023e0:	4b85      	ldr	r3, [pc, #532]	; (80025f8 <HAL_RCC_OscConfig+0x674>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b84      	ldr	r3, [pc, #528]	; (80025f8 <HAL_RCC_OscConfig+0x674>)
 80023e6:	2180      	movs	r1, #128	; 0x80
 80023e8:	0049      	lsls	r1, r1, #1
 80023ea:	430a      	orrs	r2, r1
 80023ec:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023ee:	f7fe fd67 	bl	8000ec0 <HAL_GetTick>
 80023f2:	0003      	movs	r3, r0
 80023f4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x486>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023f8:	f7fe fd62 	bl	8000ec0 <HAL_GetTick>
 80023fc:	0002      	movs	r2, r0
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b64      	cmp	r3, #100	; 0x64
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e120      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240a:	4b7b      	ldr	r3, [pc, #492]	; (80025f8 <HAL_RCC_OscConfig+0x674>)
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	2380      	movs	r3, #128	; 0x80
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4013      	ands	r3, r2
 8002414:	d0f0      	beq.n	80023f8 <HAL_RCC_OscConfig+0x474>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	2380      	movs	r3, #128	; 0x80
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	429a      	cmp	r2, r3
 8002420:	d107      	bne.n	8002432 <HAL_RCC_OscConfig+0x4ae>
 8002422:	4b73      	ldr	r3, [pc, #460]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002424:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002426:	4b72      	ldr	r3, [pc, #456]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002428:	2180      	movs	r1, #128	; 0x80
 800242a:	0049      	lsls	r1, r1, #1
 800242c:	430a      	orrs	r2, r1
 800242e:	651a      	str	r2, [r3, #80]	; 0x50
 8002430:	e031      	b.n	8002496 <HAL_RCC_OscConfig+0x512>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d10c      	bne.n	8002454 <HAL_RCC_OscConfig+0x4d0>
 800243a:	4b6d      	ldr	r3, [pc, #436]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 800243c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800243e:	4b6c      	ldr	r3, [pc, #432]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002440:	496c      	ldr	r1, [pc, #432]	; (80025f4 <HAL_RCC_OscConfig+0x670>)
 8002442:	400a      	ands	r2, r1
 8002444:	651a      	str	r2, [r3, #80]	; 0x50
 8002446:	4b6a      	ldr	r3, [pc, #424]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002448:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800244a:	4b69      	ldr	r3, [pc, #420]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 800244c:	496b      	ldr	r1, [pc, #428]	; (80025fc <HAL_RCC_OscConfig+0x678>)
 800244e:	400a      	ands	r2, r1
 8002450:	651a      	str	r2, [r3, #80]	; 0x50
 8002452:	e020      	b.n	8002496 <HAL_RCC_OscConfig+0x512>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	23a0      	movs	r3, #160	; 0xa0
 800245a:	00db      	lsls	r3, r3, #3
 800245c:	429a      	cmp	r2, r3
 800245e:	d10e      	bne.n	800247e <HAL_RCC_OscConfig+0x4fa>
 8002460:	4b63      	ldr	r3, [pc, #396]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002462:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002464:	4b62      	ldr	r3, [pc, #392]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002466:	2180      	movs	r1, #128	; 0x80
 8002468:	00c9      	lsls	r1, r1, #3
 800246a:	430a      	orrs	r2, r1
 800246c:	651a      	str	r2, [r3, #80]	; 0x50
 800246e:	4b60      	ldr	r3, [pc, #384]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002470:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002472:	4b5f      	ldr	r3, [pc, #380]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002474:	2180      	movs	r1, #128	; 0x80
 8002476:	0049      	lsls	r1, r1, #1
 8002478:	430a      	orrs	r2, r1
 800247a:	651a      	str	r2, [r3, #80]	; 0x50
 800247c:	e00b      	b.n	8002496 <HAL_RCC_OscConfig+0x512>
 800247e:	4b5c      	ldr	r3, [pc, #368]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002480:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002482:	4b5b      	ldr	r3, [pc, #364]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002484:	495b      	ldr	r1, [pc, #364]	; (80025f4 <HAL_RCC_OscConfig+0x670>)
 8002486:	400a      	ands	r2, r1
 8002488:	651a      	str	r2, [r3, #80]	; 0x50
 800248a:	4b59      	ldr	r3, [pc, #356]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 800248c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800248e:	4b58      	ldr	r3, [pc, #352]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002490:	495a      	ldr	r1, [pc, #360]	; (80025fc <HAL_RCC_OscConfig+0x678>)
 8002492:	400a      	ands	r2, r1
 8002494:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d015      	beq.n	80024ca <HAL_RCC_OscConfig+0x546>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800249e:	f7fe fd0f 	bl	8000ec0 <HAL_GetTick>
 80024a2:	0003      	movs	r3, r0
 80024a4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80024a6:	e009      	b.n	80024bc <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024a8:	f7fe fd0a 	bl	8000ec0 <HAL_GetTick>
 80024ac:	0002      	movs	r2, r0
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	4a53      	ldr	r2, [pc, #332]	; (8002600 <HAL_RCC_OscConfig+0x67c>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e0c7      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80024bc:	4b4c      	ldr	r3, [pc, #304]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80024be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80024c0:	2380      	movs	r3, #128	; 0x80
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	4013      	ands	r3, r2
 80024c6:	d0ef      	beq.n	80024a8 <HAL_RCC_OscConfig+0x524>
 80024c8:	e014      	b.n	80024f4 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ca:	f7fe fcf9 	bl	8000ec0 <HAL_GetTick>
 80024ce:	0003      	movs	r3, r0
 80024d0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80024d2:	e009      	b.n	80024e8 <HAL_RCC_OscConfig+0x564>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024d4:	f7fe fcf4 	bl	8000ec0 <HAL_GetTick>
 80024d8:	0002      	movs	r2, r0
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	4a48      	ldr	r2, [pc, #288]	; (8002600 <HAL_RCC_OscConfig+0x67c>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x564>
        {
          return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e0b1      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80024e8:	4b41      	ldr	r3, [pc, #260]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80024ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80024ec:	2380      	movs	r3, #128	; 0x80
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4013      	ands	r3, r2
 80024f2:	d1ef      	bne.n	80024d4 <HAL_RCC_OscConfig+0x550>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024f4:	2327      	movs	r3, #39	; 0x27
 80024f6:	18fb      	adds	r3, r7, r3
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d105      	bne.n	800250a <HAL_RCC_OscConfig+0x586>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024fe:	4b3c      	ldr	r3, [pc, #240]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002500:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002502:	4b3b      	ldr	r3, [pc, #236]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002504:	493f      	ldr	r1, [pc, #252]	; (8002604 <HAL_RCC_OscConfig+0x680>)
 8002506:	400a      	ands	r2, r1
 8002508:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800250e:	2b00      	cmp	r3, #0
 8002510:	d100      	bne.n	8002514 <HAL_RCC_OscConfig+0x590>
 8002512:	e09a      	b.n	800264a <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002514:	6a3b      	ldr	r3, [r7, #32]
 8002516:	2b0c      	cmp	r3, #12
 8002518:	d064      	beq.n	80025e4 <HAL_RCC_OscConfig+0x660>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251e:	2b02      	cmp	r3, #2
 8002520:	d145      	bne.n	80025ae <HAL_RCC_OscConfig+0x62a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002522:	4b33      	ldr	r3, [pc, #204]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	4b32      	ldr	r3, [pc, #200]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002528:	4937      	ldr	r1, [pc, #220]	; (8002608 <HAL_RCC_OscConfig+0x684>)
 800252a:	400a      	ands	r2, r1
 800252c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252e:	f7fe fcc7 	bl	8000ec0 <HAL_GetTick>
 8002532:	0003      	movs	r3, r0
 8002534:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002536:	e008      	b.n	800254a <HAL_RCC_OscConfig+0x5c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002538:	f7fe fcc2 	bl	8000ec0 <HAL_GetTick>
 800253c:	0002      	movs	r2, r0
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b02      	cmp	r3, #2
 8002544:	d901      	bls.n	800254a <HAL_RCC_OscConfig+0x5c6>
          {
            return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e080      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800254a:	4b29      	ldr	r3, [pc, #164]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	2380      	movs	r3, #128	; 0x80
 8002550:	049b      	lsls	r3, r3, #18
 8002552:	4013      	ands	r3, r2
 8002554:	d1f0      	bne.n	8002538 <HAL_RCC_OscConfig+0x5b4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002556:	4b26      	ldr	r3, [pc, #152]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	4a2c      	ldr	r2, [pc, #176]	; (800260c <HAL_RCC_OscConfig+0x688>)
 800255c:	4013      	ands	r3, r2
 800255e:	0019      	movs	r1, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002568:	431a      	orrs	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	431a      	orrs	r2, r3
 8002570:	4b1f      	ldr	r3, [pc, #124]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002572:	430a      	orrs	r2, r1
 8002574:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002576:	4b1e      	ldr	r3, [pc, #120]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 800257c:	2180      	movs	r1, #128	; 0x80
 800257e:	0449      	lsls	r1, r1, #17
 8002580:	430a      	orrs	r2, r1
 8002582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002584:	f7fe fc9c 	bl	8000ec0 <HAL_GetTick>
 8002588:	0003      	movs	r3, r0
 800258a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800258c:	e008      	b.n	80025a0 <HAL_RCC_OscConfig+0x61c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800258e:	f7fe fc97 	bl	8000ec0 <HAL_GetTick>
 8002592:	0002      	movs	r2, r0
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e055      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80025a0:	4b13      	ldr	r3, [pc, #76]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	2380      	movs	r3, #128	; 0x80
 80025a6:	049b      	lsls	r3, r3, #18
 80025a8:	4013      	ands	r3, r2
 80025aa:	d0f0      	beq.n	800258e <HAL_RCC_OscConfig+0x60a>
 80025ac:	e04d      	b.n	800264a <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ae:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80025b4:	4914      	ldr	r1, [pc, #80]	; (8002608 <HAL_RCC_OscConfig+0x684>)
 80025b6:	400a      	ands	r2, r1
 80025b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ba:	f7fe fc81 	bl	8000ec0 <HAL_GetTick>
 80025be:	0003      	movs	r3, r0
 80025c0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x652>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025c4:	f7fe fc7c 	bl	8000ec0 <HAL_GetTick>
 80025c8:	0002      	movs	r2, r0
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x652>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e03a      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80025d6:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <HAL_RCC_OscConfig+0x66c>)
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	2380      	movs	r3, #128	; 0x80
 80025dc:	049b      	lsls	r3, r3, #18
 80025de:	4013      	ands	r3, r2
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x640>
 80025e2:	e032      	b.n	800264a <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d111      	bne.n	8002610 <HAL_RCC_OscConfig+0x68c>
      {
        return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e02d      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
 80025f0:	40021000 	.word	0x40021000
 80025f4:	fffffeff 	.word	0xfffffeff
 80025f8:	40007000 	.word	0x40007000
 80025fc:	fffffbff 	.word	0xfffffbff
 8002600:	00001388 	.word	0x00001388
 8002604:	efffffff 	.word	0xefffffff
 8002608:	feffffff 	.word	0xfeffffff
 800260c:	ff02ffff 	.word	0xff02ffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002610:	4b10      	ldr	r3, [pc, #64]	; (8002654 <HAL_RCC_OscConfig+0x6d0>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002616:	69fa      	ldr	r2, [r7, #28]
 8002618:	2380      	movs	r3, #128	; 0x80
 800261a:	025b      	lsls	r3, r3, #9
 800261c:	401a      	ands	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002622:	429a      	cmp	r2, r3
 8002624:	d10f      	bne.n	8002646 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002626:	69fa      	ldr	r2, [r7, #28]
 8002628:	23f0      	movs	r3, #240	; 0xf0
 800262a:	039b      	lsls	r3, r3, #14
 800262c:	401a      	ands	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002632:	429a      	cmp	r2, r3
 8002634:	d107      	bne.n	8002646 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002636:	69fa      	ldr	r2, [r7, #28]
 8002638:	23c0      	movs	r3, #192	; 0xc0
 800263a:	041b      	lsls	r3, r3, #16
 800263c:	401a      	ands	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002642:	429a      	cmp	r2, r3
 8002644:	d001      	beq.n	800264a <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }
  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	0018      	movs	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	b00a      	add	sp, #40	; 0x28
 8002652:	bdb0      	pop	{r4, r5, r7, pc}
 8002654:	40021000 	.word	0x40021000

08002658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002658:	b5b0      	push	{r4, r5, r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e128      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800266c:	4b96      	ldr	r3, [pc, #600]	; (80028c8 <HAL_RCC_ClockConfig+0x270>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2201      	movs	r2, #1
 8002672:	4013      	ands	r3, r2
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	429a      	cmp	r2, r3
 8002678:	d91e      	bls.n	80026b8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267a:	4b93      	ldr	r3, [pc, #588]	; (80028c8 <HAL_RCC_ClockConfig+0x270>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2201      	movs	r2, #1
 8002680:	4393      	bics	r3, r2
 8002682:	0019      	movs	r1, r3
 8002684:	4b90      	ldr	r3, [pc, #576]	; (80028c8 <HAL_RCC_ClockConfig+0x270>)
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800268c:	f7fe fc18 	bl	8000ec0 <HAL_GetTick>
 8002690:	0003      	movs	r3, r0
 8002692:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002694:	e009      	b.n	80026aa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002696:	f7fe fc13 	bl	8000ec0 <HAL_GetTick>
 800269a:	0002      	movs	r2, r0
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	4a8a      	ldr	r2, [pc, #552]	; (80028cc <HAL_RCC_ClockConfig+0x274>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e109      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026aa:	4b87      	ldr	r3, [pc, #540]	; (80028c8 <HAL_RCC_ClockConfig+0x270>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2201      	movs	r2, #1
 80026b0:	4013      	ands	r3, r2
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d1ee      	bne.n	8002696 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2202      	movs	r2, #2
 80026be:	4013      	ands	r3, r2
 80026c0:	d009      	beq.n	80026d6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026c2:	4b83      	ldr	r3, [pc, #524]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	22f0      	movs	r2, #240	; 0xf0
 80026c8:	4393      	bics	r3, r2
 80026ca:	0019      	movs	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	4b7f      	ldr	r3, [pc, #508]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 80026d2:	430a      	orrs	r2, r1
 80026d4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2201      	movs	r2, #1
 80026dc:	4013      	ands	r3, r2
 80026de:	d100      	bne.n	80026e2 <HAL_RCC_ClockConfig+0x8a>
 80026e0:	e089      	b.n	80027f6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d107      	bne.n	80026fa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026ea:	4b79      	ldr	r3, [pc, #484]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	2380      	movs	r3, #128	; 0x80
 80026f0:	029b      	lsls	r3, r3, #10
 80026f2:	4013      	ands	r3, r2
 80026f4:	d120      	bne.n	8002738 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e0e1      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b03      	cmp	r3, #3
 8002700:	d107      	bne.n	8002712 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002702:	4b73      	ldr	r3, [pc, #460]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	2380      	movs	r3, #128	; 0x80
 8002708:	049b      	lsls	r3, r3, #18
 800270a:	4013      	ands	r3, r2
 800270c:	d114      	bne.n	8002738 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e0d5      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d106      	bne.n	8002728 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800271a:	4b6d      	ldr	r3, [pc, #436]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2204      	movs	r2, #4
 8002720:	4013      	ands	r3, r2
 8002722:	d109      	bne.n	8002738 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0ca      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002728:	4b69      	ldr	r3, [pc, #420]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4013      	ands	r3, r2
 8002732:	d101      	bne.n	8002738 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e0c2      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002738:	4b65      	ldr	r3, [pc, #404]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	2203      	movs	r2, #3
 800273e:	4393      	bics	r3, r2
 8002740:	0019      	movs	r1, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685a      	ldr	r2, [r3, #4]
 8002746:	4b62      	ldr	r3, [pc, #392]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 8002748:	430a      	orrs	r2, r1
 800274a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800274c:	f7fe fbb8 	bl	8000ec0 <HAL_GetTick>
 8002750:	0003      	movs	r3, r0
 8002752:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	2b02      	cmp	r3, #2
 800275a:	d111      	bne.n	8002780 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800275c:	e009      	b.n	8002772 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800275e:	f7fe fbaf 	bl	8000ec0 <HAL_GetTick>
 8002762:	0002      	movs	r2, r0
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	4a58      	ldr	r2, [pc, #352]	; (80028cc <HAL_RCC_ClockConfig+0x274>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d901      	bls.n	8002772 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e0a5      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002772:	4b57      	ldr	r3, [pc, #348]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	220c      	movs	r2, #12
 8002778:	4013      	ands	r3, r2
 800277a:	2b08      	cmp	r3, #8
 800277c:	d1ef      	bne.n	800275e <HAL_RCC_ClockConfig+0x106>
 800277e:	e03a      	b.n	80027f6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	2b03      	cmp	r3, #3
 8002786:	d111      	bne.n	80027ac <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002788:	e009      	b.n	800279e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800278a:	f7fe fb99 	bl	8000ec0 <HAL_GetTick>
 800278e:	0002      	movs	r2, r0
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	4a4d      	ldr	r2, [pc, #308]	; (80028cc <HAL_RCC_ClockConfig+0x274>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d901      	bls.n	800279e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e08f      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800279e:	4b4c      	ldr	r3, [pc, #304]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	220c      	movs	r2, #12
 80027a4:	4013      	ands	r3, r2
 80027a6:	2b0c      	cmp	r3, #12
 80027a8:	d1ef      	bne.n	800278a <HAL_RCC_ClockConfig+0x132>
 80027aa:	e024      	b.n	80027f6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d11b      	bne.n	80027ec <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80027b4:	e009      	b.n	80027ca <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b6:	f7fe fb83 	bl	8000ec0 <HAL_GetTick>
 80027ba:	0002      	movs	r2, r0
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	4a42      	ldr	r2, [pc, #264]	; (80028cc <HAL_RCC_ClockConfig+0x274>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e079      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80027ca:	4b41      	ldr	r3, [pc, #260]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	220c      	movs	r2, #12
 80027d0:	4013      	ands	r3, r2
 80027d2:	2b04      	cmp	r3, #4
 80027d4:	d1ef      	bne.n	80027b6 <HAL_RCC_ClockConfig+0x15e>
 80027d6:	e00e      	b.n	80027f6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027d8:	f7fe fb72 	bl	8000ec0 <HAL_GetTick>
 80027dc:	0002      	movs	r2, r0
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	4a3a      	ldr	r2, [pc, #232]	; (80028cc <HAL_RCC_ClockConfig+0x274>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d901      	bls.n	80027ec <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e068      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80027ec:	4b38      	ldr	r3, [pc, #224]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	220c      	movs	r2, #12
 80027f2:	4013      	ands	r3, r2
 80027f4:	d1f0      	bne.n	80027d8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027f6:	4b34      	ldr	r3, [pc, #208]	; (80028c8 <HAL_RCC_ClockConfig+0x270>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2201      	movs	r2, #1
 80027fc:	4013      	ands	r3, r2
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	429a      	cmp	r2, r3
 8002802:	d21e      	bcs.n	8002842 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002804:	4b30      	ldr	r3, [pc, #192]	; (80028c8 <HAL_RCC_ClockConfig+0x270>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2201      	movs	r2, #1
 800280a:	4393      	bics	r3, r2
 800280c:	0019      	movs	r1, r3
 800280e:	4b2e      	ldr	r3, [pc, #184]	; (80028c8 <HAL_RCC_ClockConfig+0x270>)
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002816:	f7fe fb53 	bl	8000ec0 <HAL_GetTick>
 800281a:	0003      	movs	r3, r0
 800281c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800281e:	e009      	b.n	8002834 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002820:	f7fe fb4e 	bl	8000ec0 <HAL_GetTick>
 8002824:	0002      	movs	r2, r0
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	4a28      	ldr	r2, [pc, #160]	; (80028cc <HAL_RCC_ClockConfig+0x274>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e044      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002834:	4b24      	ldr	r3, [pc, #144]	; (80028c8 <HAL_RCC_ClockConfig+0x270>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2201      	movs	r2, #1
 800283a:	4013      	ands	r3, r2
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d1ee      	bne.n	8002820 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2204      	movs	r2, #4
 8002848:	4013      	ands	r3, r2
 800284a:	d009      	beq.n	8002860 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800284c:	4b20      	ldr	r3, [pc, #128]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	4a20      	ldr	r2, [pc, #128]	; (80028d4 <HAL_RCC_ClockConfig+0x27c>)
 8002852:	4013      	ands	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	4b1d      	ldr	r3, [pc, #116]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 800285c:	430a      	orrs	r2, r1
 800285e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2208      	movs	r2, #8
 8002866:	4013      	ands	r3, r2
 8002868:	d00a      	beq.n	8002880 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800286a:	4b19      	ldr	r3, [pc, #100]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	4a1a      	ldr	r2, [pc, #104]	; (80028d8 <HAL_RCC_ClockConfig+0x280>)
 8002870:	4013      	ands	r3, r2
 8002872:	0019      	movs	r1, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	00da      	lsls	r2, r3, #3
 800287a:	4b15      	ldr	r3, [pc, #84]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 800287c:	430a      	orrs	r2, r1
 800287e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002880:	f000 f832 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 8002884:	0001      	movs	r1, r0
 8002886:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <HAL_RCC_ClockConfig+0x278>)
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	091b      	lsrs	r3, r3, #4
 800288c:	220f      	movs	r2, #15
 800288e:	4013      	ands	r3, r2
 8002890:	4a12      	ldr	r2, [pc, #72]	; (80028dc <HAL_RCC_ClockConfig+0x284>)
 8002892:	5cd3      	ldrb	r3, [r2, r3]
 8002894:	000a      	movs	r2, r1
 8002896:	40da      	lsrs	r2, r3
 8002898:	4b11      	ldr	r3, [pc, #68]	; (80028e0 <HAL_RCC_ClockConfig+0x288>)
 800289a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800289c:	4b11      	ldr	r3, [pc, #68]	; (80028e4 <HAL_RCC_ClockConfig+0x28c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	250b      	movs	r5, #11
 80028a2:	197c      	adds	r4, r7, r5
 80028a4:	0018      	movs	r0, r3
 80028a6:	f7fe fac5 	bl	8000e34 <HAL_InitTick>
 80028aa:	0003      	movs	r3, r0
 80028ac:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80028ae:	197b      	adds	r3, r7, r5
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d002      	beq.n	80028bc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80028b6:	197b      	adds	r3, r7, r5
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	e000      	b.n	80028be <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	0018      	movs	r0, r3
 80028c0:	46bd      	mov	sp, r7
 80028c2:	b004      	add	sp, #16
 80028c4:	bdb0      	pop	{r4, r5, r7, pc}
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	40022000 	.word	0x40022000
 80028cc:	00001388 	.word	0x00001388
 80028d0:	40021000 	.word	0x40021000
 80028d4:	fffff8ff 	.word	0xfffff8ff
 80028d8:	ffffc7ff 	.word	0xffffc7ff
 80028dc:	08004534 	.word	0x08004534
 80028e0:	20000000 	.word	0x20000000
 80028e4:	20000004 	.word	0x20000004

080028e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e8:	b5b0      	push	{r4, r5, r7, lr}
 80028ea:	b08e      	sub	sp, #56	; 0x38
 80028ec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80028ee:	4b4c      	ldr	r3, [pc, #304]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x138>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028f6:	230c      	movs	r3, #12
 80028f8:	4013      	ands	r3, r2
 80028fa:	2b0c      	cmp	r3, #12
 80028fc:	d014      	beq.n	8002928 <HAL_RCC_GetSysClockFreq+0x40>
 80028fe:	d900      	bls.n	8002902 <HAL_RCC_GetSysClockFreq+0x1a>
 8002900:	e07b      	b.n	80029fa <HAL_RCC_GetSysClockFreq+0x112>
 8002902:	2b04      	cmp	r3, #4
 8002904:	d002      	beq.n	800290c <HAL_RCC_GetSysClockFreq+0x24>
 8002906:	2b08      	cmp	r3, #8
 8002908:	d00b      	beq.n	8002922 <HAL_RCC_GetSysClockFreq+0x3a>
 800290a:	e076      	b.n	80029fa <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800290c:	4b44      	ldr	r3, [pc, #272]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x138>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2210      	movs	r2, #16
 8002912:	4013      	ands	r3, r2
 8002914:	d002      	beq.n	800291c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002916:	4b43      	ldr	r3, [pc, #268]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002918:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800291a:	e07c      	b.n	8002a16 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800291c:	4b42      	ldr	r3, [pc, #264]	; (8002a28 <HAL_RCC_GetSysClockFreq+0x140>)
 800291e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002920:	e079      	b.n	8002a16 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002922:	4b42      	ldr	r3, [pc, #264]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x144>)
 8002924:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002926:	e076      	b.n	8002a16 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800292a:	0c9a      	lsrs	r2, r3, #18
 800292c:	230f      	movs	r3, #15
 800292e:	401a      	ands	r2, r3
 8002930:	4b3f      	ldr	r3, [pc, #252]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x148>)
 8002932:	5c9b      	ldrb	r3, [r3, r2]
 8002934:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002938:	0d9a      	lsrs	r2, r3, #22
 800293a:	2303      	movs	r3, #3
 800293c:	4013      	ands	r3, r2
 800293e:	3301      	adds	r3, #1
 8002940:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002942:	4b37      	ldr	r3, [pc, #220]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x138>)
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	025b      	lsls	r3, r3, #9
 800294a:	4013      	ands	r3, r2
 800294c:	d01a      	beq.n	8002984 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800294e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002950:	61bb      	str	r3, [r7, #24]
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
 8002956:	4a35      	ldr	r2, [pc, #212]	; (8002a2c <HAL_RCC_GetSysClockFreq+0x144>)
 8002958:	2300      	movs	r3, #0
 800295a:	69b8      	ldr	r0, [r7, #24]
 800295c:	69f9      	ldr	r1, [r7, #28]
 800295e:	f7fd fc87 	bl	8000270 <__aeabi_lmul>
 8002962:	0002      	movs	r2, r0
 8002964:	000b      	movs	r3, r1
 8002966:	0010      	movs	r0, r2
 8002968:	0019      	movs	r1, r3
 800296a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296c:	613b      	str	r3, [r7, #16]
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	f7fd fc5b 	bl	8000230 <__aeabi_uldivmod>
 800297a:	0002      	movs	r2, r0
 800297c:	000b      	movs	r3, r1
 800297e:	0013      	movs	r3, r2
 8002980:	637b      	str	r3, [r7, #52]	; 0x34
 8002982:	e037      	b.n	80029f4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002984:	4b26      	ldr	r3, [pc, #152]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x138>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2210      	movs	r2, #16
 800298a:	4013      	ands	r3, r2
 800298c:	d01a      	beq.n	80029c4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800298e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002990:	60bb      	str	r3, [r7, #8]
 8002992:	2300      	movs	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]
 8002996:	4a23      	ldr	r2, [pc, #140]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002998:	2300      	movs	r3, #0
 800299a:	68b8      	ldr	r0, [r7, #8]
 800299c:	68f9      	ldr	r1, [r7, #12]
 800299e:	f7fd fc67 	bl	8000270 <__aeabi_lmul>
 80029a2:	0002      	movs	r2, r0
 80029a4:	000b      	movs	r3, r1
 80029a6:	0010      	movs	r0, r2
 80029a8:	0019      	movs	r1, r3
 80029aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ac:	603b      	str	r3, [r7, #0]
 80029ae:	2300      	movs	r3, #0
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f7fd fc3b 	bl	8000230 <__aeabi_uldivmod>
 80029ba:	0002      	movs	r2, r0
 80029bc:	000b      	movs	r3, r1
 80029be:	0013      	movs	r3, r2
 80029c0:	637b      	str	r3, [r7, #52]	; 0x34
 80029c2:	e017      	b.n	80029f4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80029c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029c6:	0018      	movs	r0, r3
 80029c8:	2300      	movs	r3, #0
 80029ca:	0019      	movs	r1, r3
 80029cc:	4a16      	ldr	r2, [pc, #88]	; (8002a28 <HAL_RCC_GetSysClockFreq+0x140>)
 80029ce:	2300      	movs	r3, #0
 80029d0:	f7fd fc4e 	bl	8000270 <__aeabi_lmul>
 80029d4:	0002      	movs	r2, r0
 80029d6:	000b      	movs	r3, r1
 80029d8:	0010      	movs	r0, r2
 80029da:	0019      	movs	r1, r3
 80029dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029de:	001c      	movs	r4, r3
 80029e0:	2300      	movs	r3, #0
 80029e2:	001d      	movs	r5, r3
 80029e4:	0022      	movs	r2, r4
 80029e6:	002b      	movs	r3, r5
 80029e8:	f7fd fc22 	bl	8000230 <__aeabi_uldivmod>
 80029ec:	0002      	movs	r2, r0
 80029ee:	000b      	movs	r3, r1
 80029f0:	0013      	movs	r3, r2
 80029f2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80029f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029f6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029f8:	e00d      	b.n	8002a16 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80029fa:	4b09      	ldr	r3, [pc, #36]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x138>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	0b5b      	lsrs	r3, r3, #13
 8002a00:	2207      	movs	r2, #7
 8002a02:	4013      	ands	r3, r2
 8002a04:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002a06:	6a3b      	ldr	r3, [r7, #32]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	0212      	lsls	r2, r2, #8
 8002a0e:	409a      	lsls	r2, r3
 8002a10:	0013      	movs	r3, r2
 8002a12:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002a14:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002a18:	0018      	movs	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b00e      	add	sp, #56	; 0x38
 8002a1e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a20:	40021000 	.word	0x40021000
 8002a24:	003d0900 	.word	0x003d0900
 8002a28:	00f42400 	.word	0x00f42400
 8002a2c:	007a1200 	.word	0x007a1200
 8002a30:	0800454c 	.word	0x0800454c

08002a34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a38:	4b02      	ldr	r3, [pc, #8]	; (8002a44 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	46c0      	nop			; (mov r8, r8)
 8002a44:	20000000 	.word	0x20000000

08002a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a4c:	f7ff fff2 	bl	8002a34 <HAL_RCC_GetHCLKFreq>
 8002a50:	0001      	movs	r1, r0
 8002a52:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	0a1b      	lsrs	r3, r3, #8
 8002a58:	2207      	movs	r2, #7
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	4a04      	ldr	r2, [pc, #16]	; (8002a70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a5e:	5cd3      	ldrb	r3, [r2, r3]
 8002a60:	40d9      	lsrs	r1, r3
 8002a62:	000b      	movs	r3, r1
}
 8002a64:	0018      	movs	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	46c0      	nop			; (mov r8, r8)
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	08004544 	.word	0x08004544

08002a74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a78:	f7ff ffdc 	bl	8002a34 <HAL_RCC_GetHCLKFreq>
 8002a7c:	0001      	movs	r1, r0
 8002a7e:	4b06      	ldr	r3, [pc, #24]	; (8002a98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	0adb      	lsrs	r3, r3, #11
 8002a84:	2207      	movs	r2, #7
 8002a86:	4013      	ands	r3, r2
 8002a88:	4a04      	ldr	r2, [pc, #16]	; (8002a9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a8a:	5cd3      	ldrb	r3, [r2, r3]
 8002a8c:	40d9      	lsrs	r1, r3
 8002a8e:	000b      	movs	r3, r1
}
 8002a90:	0018      	movs	r0, r3
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	46c0      	nop			; (mov r8, r8)
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	08004544 	.word	0x08004544

08002aa0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002aa8:	2017      	movs	r0, #23
 8002aaa:	183b      	adds	r3, r7, r0
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2220      	movs	r2, #32
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	d100      	bne.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002aba:	e0c7      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002abc:	4b8b      	ldr	r3, [pc, #556]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002abe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ac0:	2380      	movs	r3, #128	; 0x80
 8002ac2:	055b      	lsls	r3, r3, #21
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	d109      	bne.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ac8:	4b88      	ldr	r3, [pc, #544]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002aca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002acc:	4b87      	ldr	r3, [pc, #540]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002ace:	2180      	movs	r1, #128	; 0x80
 8002ad0:	0549      	lsls	r1, r1, #21
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002ad6:	183b      	adds	r3, r7, r0
 8002ad8:	2201      	movs	r2, #1
 8002ada:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002adc:	4b84      	ldr	r3, [pc, #528]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	2380      	movs	r3, #128	; 0x80
 8002ae2:	005b      	lsls	r3, r3, #1
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	d11a      	bne.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ae8:	4b81      	ldr	r3, [pc, #516]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4b80      	ldr	r3, [pc, #512]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002aee:	2180      	movs	r1, #128	; 0x80
 8002af0:	0049      	lsls	r1, r1, #1
 8002af2:	430a      	orrs	r2, r1
 8002af4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002af6:	f7fe f9e3 	bl	8000ec0 <HAL_GetTick>
 8002afa:	0003      	movs	r3, r0
 8002afc:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afe:	e008      	b.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b00:	f7fe f9de 	bl	8000ec0 <HAL_GetTick>
 8002b04:	0002      	movs	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b64      	cmp	r3, #100	; 0x64
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e0e8      	b.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x244>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b12:	4b77      	ldr	r3, [pc, #476]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	2380      	movs	r3, #128	; 0x80
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	d0f0      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002b1e:	4b73      	ldr	r3, [pc, #460]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	23c0      	movs	r3, #192	; 0xc0
 8002b24:	039b      	lsls	r3, r3, #14
 8002b26:	4013      	ands	r3, r2
 8002b28:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	23c0      	movs	r3, #192	; 0xc0
 8002b30:	039b      	lsls	r3, r3, #14
 8002b32:	4013      	ands	r3, r2
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d013      	beq.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	23c0      	movs	r3, #192	; 0xc0
 8002b40:	029b      	lsls	r3, r3, #10
 8002b42:	401a      	ands	r2, r3
 8002b44:	23c0      	movs	r3, #192	; 0xc0
 8002b46:	029b      	lsls	r3, r3, #10
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d10a      	bne.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002b4c:	4b67      	ldr	r3, [pc, #412]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	2380      	movs	r3, #128	; 0x80
 8002b52:	029b      	lsls	r3, r3, #10
 8002b54:	401a      	ands	r2, r3
 8002b56:	2380      	movs	r3, #128	; 0x80
 8002b58:	029b      	lsls	r3, r3, #10
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d101      	bne.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e0c0      	b.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x244>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002b62:	4b62      	ldr	r3, [pc, #392]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b66:	23c0      	movs	r3, #192	; 0xc0
 8002b68:	029b      	lsls	r3, r3, #10
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d03b      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	23c0      	movs	r3, #192	; 0xc0
 8002b7a:	029b      	lsls	r3, r3, #10
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d033      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d02e      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002b8e:	4b57      	ldr	r3, [pc, #348]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b92:	4a58      	ldr	r2, [pc, #352]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b98:	4b54      	ldr	r3, [pc, #336]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b9c:	4b53      	ldr	r3, [pc, #332]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b9e:	2180      	movs	r1, #128	; 0x80
 8002ba0:	0309      	lsls	r1, r1, #12
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ba6:	4b51      	ldr	r3, [pc, #324]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002ba8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002baa:	4b50      	ldr	r3, [pc, #320]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002bac:	4952      	ldr	r1, [pc, #328]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002bae:	400a      	ands	r2, r1
 8002bb0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002bb2:	4b4e      	ldr	r3, [pc, #312]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	2380      	movs	r3, #128	; 0x80
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	d014      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc2:	f7fe f97d 	bl	8000ec0 <HAL_GetTick>
 8002bc6:	0003      	movs	r3, r0
 8002bc8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bca:	e009      	b.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bcc:	f7fe f978 	bl	8000ec0 <HAL_GetTick>
 8002bd0:	0002      	movs	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	4a49      	ldr	r2, [pc, #292]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d901      	bls.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e081      	b.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002be0:	4b42      	ldr	r3, [pc, #264]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002be2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002be4:	2380      	movs	r3, #128	; 0x80
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	4013      	ands	r3, r2
 8002bea:	d0ef      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2220      	movs	r2, #32
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	d01f      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	23c0      	movs	r3, #192	; 0xc0
 8002bfc:	029b      	lsls	r3, r3, #10
 8002bfe:	401a      	ands	r2, r3
 8002c00:	23c0      	movs	r3, #192	; 0xc0
 8002c02:	029b      	lsls	r3, r3, #10
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d10c      	bne.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002c08:	4b38      	ldr	r3, [pc, #224]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a3c      	ldr	r2, [pc, #240]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c0e:	4013      	ands	r3, r2
 8002c10:	0019      	movs	r1, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	23c0      	movs	r3, #192	; 0xc0
 8002c18:	039b      	lsls	r3, r3, #14
 8002c1a:	401a      	ands	r2, r3
 8002c1c:	4b33      	ldr	r3, [pc, #204]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	601a      	str	r2, [r3, #0]
 8002c22:	4b32      	ldr	r3, [pc, #200]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c24:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	23c0      	movs	r3, #192	; 0xc0
 8002c2c:	029b      	lsls	r3, r3, #10
 8002c2e:	401a      	ands	r2, r3
 8002c30:	4b2e      	ldr	r3, [pc, #184]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c32:	430a      	orrs	r2, r1
 8002c34:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c36:	2317      	movs	r3, #23
 8002c38:	18fb      	adds	r3, r7, r3
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d105      	bne.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c40:	4b2a      	ldr	r3, [pc, #168]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c44:	4b29      	ldr	r3, [pc, #164]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c46:	492f      	ldr	r1, [pc, #188]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c48:	400a      	ands	r2, r1
 8002c4a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2201      	movs	r2, #1
 8002c52:	4013      	ands	r3, r2
 8002c54:	d009      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c56:	4b25      	ldr	r3, [pc, #148]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c5a:	2203      	movs	r2, #3
 8002c5c:	4393      	bics	r3, r2
 8002c5e:	0019      	movs	r1, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	4b21      	ldr	r3, [pc, #132]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c66:	430a      	orrs	r2, r1
 8002c68:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2202      	movs	r2, #2
 8002c70:	4013      	ands	r3, r2
 8002c72:	d009      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c74:	4b1d      	ldr	r3, [pc, #116]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c78:	220c      	movs	r2, #12
 8002c7a:	4393      	bics	r3, r2
 8002c7c:	0019      	movs	r1, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	4b1a      	ldr	r3, [pc, #104]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c84:	430a      	orrs	r2, r1
 8002c86:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2204      	movs	r2, #4
 8002c8e:	4013      	ands	r3, r2
 8002c90:	d009      	beq.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c92:	4b16      	ldr	r3, [pc, #88]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c96:	4a1c      	ldr	r2, [pc, #112]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c98:	4013      	ands	r3, r2
 8002c9a:	0019      	movs	r1, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	691a      	ldr	r2, [r3, #16]
 8002ca0:	4b12      	ldr	r3, [pc, #72]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2208      	movs	r2, #8
 8002cac:	4013      	ands	r3, r2
 8002cae:	d009      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cb0:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002cb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb4:	4a15      	ldr	r2, [pc, #84]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	0019      	movs	r1, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	695a      	ldr	r2, [r3, #20]
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2280      	movs	r2, #128	; 0x80
 8002cca:	4013      	ands	r3, r2
 8002ccc:	d009      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002cce:	4b07      	ldr	r3, [pc, #28]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd2:	4a0f      	ldr	r2, [pc, #60]	; (8002d10 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	0019      	movs	r1, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699a      	ldr	r2, [r3, #24]
 8002cdc:	4b03      	ldr	r3, [pc, #12]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	b006      	add	sp, #24
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40007000 	.word	0x40007000
 8002cf4:	fffcffff 	.word	0xfffcffff
 8002cf8:	fff7ffff 	.word	0xfff7ffff
 8002cfc:	00001388 	.word	0x00001388
 8002d00:	ffcfffff 	.word	0xffcfffff
 8002d04:	efffffff 	.word	0xefffffff
 8002d08:	fffff3ff 	.word	0xfffff3ff
 8002d0c:	ffffcfff 	.word	0xffffcfff
 8002d10:	fff3ffff 	.word	0xfff3ffff

08002d14 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d14:	b5b0      	push	{r4, r5, r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d1c:	230f      	movs	r3, #15
 8002d1e:	18fb      	adds	r3, r7, r3
 8002d20:	2201      	movs	r2, #1
 8002d22:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e088      	b.n	8002e40 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2221      	movs	r2, #33	; 0x21
 8002d32:	5c9b      	ldrb	r3, [r3, r2]
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d107      	bne.n	8002d4a <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	2100      	movs	r1, #0
 8002d40:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	0018      	movs	r0, r3
 8002d46:	f7fd ff4d 	bl	8000be4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2221      	movs	r2, #33	; 0x21
 8002d4e:	2102      	movs	r1, #2
 8002d50:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	2210      	movs	r2, #16
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	2b10      	cmp	r3, #16
 8002d5e:	d05f      	beq.n	8002e20 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	22ca      	movs	r2, #202	; 0xca
 8002d66:	625a      	str	r2, [r3, #36]	; 0x24
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2253      	movs	r2, #83	; 0x53
 8002d6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002d70:	250f      	movs	r5, #15
 8002d72:	197c      	adds	r4, r7, r5
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	0018      	movs	r0, r3
 8002d78:	f000 f890 	bl	8002e9c <RTC_EnterInitMode>
 8002d7c:	0003      	movs	r3, r0
 8002d7e:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002d80:	0028      	movs	r0, r5
 8002d82:	183b      	adds	r3, r7, r0
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d12c      	bne.n	8002de4 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	492c      	ldr	r1, [pc, #176]	; (8002e48 <HAL_RTC_Init+0x134>)
 8002d96:	400a      	ands	r2, r1
 8002d98:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6899      	ldr	r1, [r3, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	431a      	orrs	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	431a      	orrs	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	68d2      	ldr	r2, [r2, #12]
 8002dc0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6919      	ldr	r1, [r3, #16]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	041a      	lsls	r2, r3, #16
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002dd6:	183c      	adds	r4, r7, r0
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	0018      	movs	r0, r3
 8002ddc:	f000 f8a2 	bl	8002f24 <RTC_ExitInitMode>
 8002de0:	0003      	movs	r3, r0
 8002de2:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8002de4:	230f      	movs	r3, #15
 8002de6:	18fb      	adds	r3, r7, r3
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d113      	bne.n	8002e16 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2103      	movs	r1, #3
 8002dfa:	438a      	bics	r2, r1
 8002dfc:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69da      	ldr	r2, [r3, #28]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	22ff      	movs	r2, #255	; 0xff
 8002e1c:	625a      	str	r2, [r3, #36]	; 0x24
 8002e1e:	e003      	b.n	8002e28 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002e20:	230f      	movs	r3, #15
 8002e22:	18fb      	adds	r3, r7, r3
 8002e24:	2200      	movs	r2, #0
 8002e26:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8002e28:	230f      	movs	r3, #15
 8002e2a:	18fb      	adds	r3, r7, r3
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d103      	bne.n	8002e3a <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2221      	movs	r2, #33	; 0x21
 8002e36:	2101      	movs	r1, #1
 8002e38:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002e3a:	230f      	movs	r3, #15
 8002e3c:	18fb      	adds	r3, r7, r3
 8002e3e:	781b      	ldrb	r3, [r3, #0]
}
 8002e40:	0018      	movs	r0, r3
 8002e42:	46bd      	mov	sp, r7
 8002e44:	b004      	add	sp, #16
 8002e46:	bdb0      	pop	{r4, r5, r7, pc}
 8002e48:	ff8fffbf 	.word	0xff8fffbf

08002e4c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e54:	2300      	movs	r3, #0
 8002e56:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a0e      	ldr	r2, [pc, #56]	; (8002e98 <HAL_RTC_WaitForSynchro+0x4c>)
 8002e5e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e60:	f7fe f82e 	bl	8000ec0 <HAL_GetTick>
 8002e64:	0003      	movs	r3, r0
 8002e66:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002e68:	e00a      	b.n	8002e80 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e6a:	f7fe f829 	bl	8000ec0 <HAL_GetTick>
 8002e6e:	0002      	movs	r2, r0
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	1ad2      	subs	r2, r2, r3
 8002e74:	23fa      	movs	r3, #250	; 0xfa
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d901      	bls.n	8002e80 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e006      	b.n	8002e8e <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	2220      	movs	r2, #32
 8002e88:	4013      	ands	r3, r2
 8002e8a:	d0ee      	beq.n	8002e6a <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	0018      	movs	r0, r3
 8002e90:	46bd      	mov	sp, r7
 8002e92:	b004      	add	sp, #16
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	46c0      	nop			; (mov r8, r8)
 8002e98:	00017f5f 	.word	0x00017f5f

08002e9c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002ea8:	230f      	movs	r3, #15
 8002eaa:	18fb      	adds	r3, r7, r3
 8002eac:	2200      	movs	r2, #0
 8002eae:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	2240      	movs	r2, #64	; 0x40
 8002eb8:	4013      	ands	r3, r2
 8002eba:	d12c      	bne.n	8002f16 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2180      	movs	r1, #128	; 0x80
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ecc:	f7fd fff8 	bl	8000ec0 <HAL_GetTick>
 8002ed0:	0003      	movs	r3, r0
 8002ed2:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002ed4:	e014      	b.n	8002f00 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002ed6:	f7fd fff3 	bl	8000ec0 <HAL_GetTick>
 8002eda:	0002      	movs	r2, r0
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	1ad2      	subs	r2, r2, r3
 8002ee0:	200f      	movs	r0, #15
 8002ee2:	183b      	adds	r3, r7, r0
 8002ee4:	1839      	adds	r1, r7, r0
 8002ee6:	7809      	ldrb	r1, [r1, #0]
 8002ee8:	7019      	strb	r1, [r3, #0]
 8002eea:	23fa      	movs	r3, #250	; 0xfa
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d906      	bls.n	8002f00 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2221      	movs	r2, #33	; 0x21
 8002ef6:	2104      	movs	r1, #4
 8002ef8:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8002efa:	183b      	adds	r3, r7, r0
 8002efc:	2201      	movs	r2, #1
 8002efe:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	2240      	movs	r2, #64	; 0x40
 8002f08:	4013      	ands	r3, r2
 8002f0a:	d104      	bne.n	8002f16 <RTC_EnterInitMode+0x7a>
 8002f0c:	230f      	movs	r3, #15
 8002f0e:	18fb      	adds	r3, r7, r3
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d1df      	bne.n	8002ed6 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8002f16:	230f      	movs	r3, #15
 8002f18:	18fb      	adds	r3, r7, r3
 8002f1a:	781b      	ldrb	r3, [r3, #0]
}
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	b004      	add	sp, #16
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002f24:	b590      	push	{r4, r7, lr}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f2c:	240f      	movs	r4, #15
 8002f2e:	193b      	adds	r3, r7, r4
 8002f30:	2200      	movs	r2, #0
 8002f32:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68da      	ldr	r2, [r3, #12]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2180      	movs	r1, #128	; 0x80
 8002f40:	438a      	bics	r2, r1
 8002f42:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	d10c      	bne.n	8002f6a <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	0018      	movs	r0, r3
 8002f54:	f7ff ff7a 	bl	8002e4c <HAL_RTC_WaitForSynchro>
 8002f58:	1e03      	subs	r3, r0, #0
 8002f5a:	d006      	beq.n	8002f6a <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2221      	movs	r2, #33	; 0x21
 8002f60:	2104      	movs	r1, #4
 8002f62:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8002f64:	193b      	adds	r3, r7, r4
 8002f66:	2201      	movs	r2, #1
 8002f68:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8002f6a:	230f      	movs	r3, #15
 8002f6c:	18fb      	adds	r3, r7, r3
 8002f6e:	781b      	ldrb	r3, [r3, #0]
}
 8002f70:	0018      	movs	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	b005      	add	sp, #20
 8002f76:	bd90      	pop	{r4, r7, pc}

08002f78 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002f84:	4b64      	ldr	r3, [pc, #400]	; (8003118 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	22fa      	movs	r2, #250	; 0xfa
 8002f8a:	01d1      	lsls	r1, r2, #7
 8002f8c:	0018      	movs	r0, r3
 8002f8e:	f7fd f8c3 	bl	8000118 <__udivsi3>
 8002f92:	0003      	movs	r3, r0
 8002f94:	001a      	movs	r2, r3
 8002f96:	0013      	movs	r3, r2
 8002f98:	015b      	lsls	r3, r3, #5
 8002f9a:	1a9b      	subs	r3, r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	189b      	adds	r3, r3, r2
 8002fa0:	00db      	lsls	r3, r3, #3
 8002fa2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	5c9b      	ldrb	r3, [r3, r2]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d101      	bne.n	8002fb2 <HAL_RTCEx_SetWakeUpTimer_IT+0x3a>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e0ad      	b.n	800310e <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2220      	movs	r2, #32
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2221      	movs	r2, #33	; 0x21
 8002fbe:	2102      	movs	r1, #2
 8002fc0:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	22ca      	movs	r2, #202	; 0xca
 8002fc8:	625a      	str	r2, [r3, #36]	; 0x24
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2253      	movs	r2, #83	; 0x53
 8002fd0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	2380      	movs	r3, #128	; 0x80
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	4013      	ands	r3, r2
 8002fde:	d019      	beq.n	8003014 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d10d      	bne.n	8003008 <HAL_RTCEx_SetWakeUpTimer_IT+0x90>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	22ff      	movs	r2, #255	; 0xff
 8002ff2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2221      	movs	r2, #33	; 0x21
 8002ff8:	2103      	movs	r1, #3
 8002ffa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2220      	movs	r2, #32
 8003000:	2100      	movs	r1, #0
 8003002:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e082      	b.n	800310e <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	2204      	movs	r2, #4
 8003010:	4013      	ands	r3, r2
 8003012:	d1e5      	bne.n	8002fe0 <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	493f      	ldr	r1, [pc, #252]	; (800311c <HAL_RTCEx_SetWakeUpTimer_IT+0x1a4>)
 8003020:	400a      	ands	r2, r1
 8003022:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	22ff      	movs	r2, #255	; 0xff
 800302c:	401a      	ands	r2, r3
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	493b      	ldr	r1, [pc, #236]	; (8003120 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a8>)
 8003034:	430a      	orrs	r2, r1
 8003036:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003038:	4b37      	ldr	r3, [pc, #220]	; (8003118 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	22fa      	movs	r2, #250	; 0xfa
 800303e:	01d1      	lsls	r1, r2, #7
 8003040:	0018      	movs	r0, r3
 8003042:	f7fd f869 	bl	8000118 <__udivsi3>
 8003046:	0003      	movs	r3, r0
 8003048:	001a      	movs	r2, r3
 800304a:	0013      	movs	r3, r2
 800304c:	015b      	lsls	r3, r3, #5
 800304e:	1a9b      	subs	r3, r3, r2
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	189b      	adds	r3, r3, r2
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	3b01      	subs	r3, #1
 800305c:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10d      	bne.n	8003080 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	22ff      	movs	r2, #255	; 0xff
 800306a:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2221      	movs	r2, #33	; 0x21
 8003070:	2103      	movs	r1, #3
 8003072:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2220      	movs	r2, #32
 8003078:	2100      	movs	r1, #0
 800307a:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e046      	b.n	800310e <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	2204      	movs	r2, #4
 8003088:	4013      	ands	r3, r2
 800308a:	d0e5      	beq.n	8003058 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689a      	ldr	r2, [r3, #8]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2107      	movs	r1, #7
 8003098:	438a      	bics	r2, r1
 800309a:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6899      	ldr	r1, [r3, #8]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80030b4:	4b1b      	ldr	r3, [pc, #108]	; (8003124 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	4b1a      	ldr	r3, [pc, #104]	; (8003124 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80030ba:	2180      	movs	r1, #128	; 0x80
 80030bc:	0349      	lsls	r1, r1, #13
 80030be:	430a      	orrs	r2, r1
 80030c0:	601a      	str	r2, [r3, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80030c2:	4b18      	ldr	r3, [pc, #96]	; (8003124 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80030c4:	689a      	ldr	r2, [r3, #8]
 80030c6:	4b17      	ldr	r3, [pc, #92]	; (8003124 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80030c8:	2180      	movs	r1, #128	; 0x80
 80030ca:	0349      	lsls	r1, r1, #13
 80030cc:	430a      	orrs	r2, r1
 80030ce:	609a      	str	r2, [r3, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2180      	movs	r1, #128	; 0x80
 80030dc:	01c9      	lsls	r1, r1, #7
 80030de:	430a      	orrs	r2, r1
 80030e0:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	689a      	ldr	r2, [r3, #8]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2180      	movs	r1, #128	; 0x80
 80030ee:	00c9      	lsls	r1, r1, #3
 80030f0:	430a      	orrs	r2, r1
 80030f2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	22ff      	movs	r2, #255	; 0xff
 80030fa:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2221      	movs	r2, #33	; 0x21
 8003100:	2101      	movs	r1, #1
 8003102:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2220      	movs	r2, #32
 8003108:	2100      	movs	r1, #0
 800310a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	0018      	movs	r0, r3
 8003110:	46bd      	mov	sp, r7
 8003112:	b006      	add	sp, #24
 8003114:	bd80      	pop	{r7, pc}
 8003116:	46c0      	nop			; (mov r8, r8)
 8003118:	20000000 	.word	0x20000000
 800311c:	fffffbff 	.word	0xfffffbff
 8003120:	fffffb7f 	.word	0xfffffb7f
 8003124:	40010400 	.word	0x40010400

08003128 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003130:	2300      	movs	r3, #0
 8003132:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2220      	movs	r2, #32
 8003138:	5c9b      	ldrb	r3, [r3, r2]
 800313a:	2b01      	cmp	r3, #1
 800313c:	d101      	bne.n	8003142 <HAL_RTCEx_DeactivateWakeUpTimer+0x1a>
 800313e:	2302      	movs	r3, #2
 8003140:	e04e      	b.n	80031e0 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2220      	movs	r2, #32
 8003146:	2101      	movs	r1, #1
 8003148:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2221      	movs	r2, #33	; 0x21
 800314e:	2102      	movs	r1, #2
 8003150:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	22ca      	movs	r2, #202	; 0xca
 8003158:	625a      	str	r2, [r3, #36]	; 0x24
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2253      	movs	r2, #83	; 0x53
 8003160:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	491e      	ldr	r1, [pc, #120]	; (80031e8 <HAL_RTCEx_DeactivateWakeUpTimer+0xc0>)
 800316e:	400a      	ands	r2, r1
 8003170:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	491b      	ldr	r1, [pc, #108]	; (80031ec <HAL_RTCEx_DeactivateWakeUpTimer+0xc4>)
 800317e:	400a      	ands	r2, r1
 8003180:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003182:	f7fd fe9d 	bl	8000ec0 <HAL_GetTick>
 8003186:	0003      	movs	r3, r0
 8003188:	60fb      	str	r3, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800318a:	e016      	b.n	80031ba <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800318c:	f7fd fe98 	bl	8000ec0 <HAL_GetTick>
 8003190:	0002      	movs	r2, r0
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	1ad2      	subs	r2, r2, r3
 8003196:	23fa      	movs	r3, #250	; 0xfa
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	429a      	cmp	r2, r3
 800319c:	d90d      	bls.n	80031ba <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	22ff      	movs	r2, #255	; 0xff
 80031a4:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2221      	movs	r2, #33	; 0x21
 80031aa:	2103      	movs	r1, #3
 80031ac:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2220      	movs	r2, #32
 80031b2:	2100      	movs	r1, #0
 80031b4:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e012      	b.n	80031e0 <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	2204      	movs	r2, #4
 80031c2:	4013      	ands	r3, r2
 80031c4:	d0e2      	beq.n	800318c <HAL_RTCEx_DeactivateWakeUpTimer+0x64>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	22ff      	movs	r2, #255	; 0xff
 80031cc:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2221      	movs	r2, #33	; 0x21
 80031d2:	2101      	movs	r1, #1
 80031d4:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2220      	movs	r2, #32
 80031da:	2100      	movs	r1, #0
 80031dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	0018      	movs	r0, r3
 80031e2:	46bd      	mov	sp, r7
 80031e4:	b004      	add	sp, #16
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	fffffbff 	.word	0xfffffbff
 80031ec:	ffffbfff 	.word	0xffffbfff

080031f0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80031f8:	4b13      	ldr	r3, [pc, #76]	; (8003248 <HAL_RTCEx_WakeUpTimerIRQHandler+0x58>)
 80031fa:	2280      	movs	r2, #128	; 0x80
 80031fc:	0352      	lsls	r2, r2, #13
 80031fe:	615a      	str	r2, [r3, #20]

  /* Get the Wakeup timer interrupt source enable status */
  if (__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(hrtc, RTC_IT_WUT) != RESET)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689a      	ldr	r2, [r3, #8]
 8003206:	2380      	movs	r3, #128	; 0x80
 8003208:	01db      	lsls	r3, r3, #7
 800320a:	4013      	ands	r3, r2
 800320c:	d014      	beq.n	8003238 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
  {
    /* Get the pending status of the Wakeup timer Interrupt */
    if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	2380      	movs	r3, #128	; 0x80
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	4013      	ands	r3, r2
 800321a:	d00d      	beq.n	8003238 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
    {
      /* Clear the Wakeup timer interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	22ff      	movs	r2, #255	; 0xff
 8003224:	401a      	ands	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4908      	ldr	r1, [pc, #32]	; (800324c <HAL_RTCEx_WakeUpTimerIRQHandler+0x5c>)
 800322c:	430a      	orrs	r2, r1
 800322e:	60da      	str	r2, [r3, #12]

      /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	0018      	movs	r0, r3
 8003234:	f000 f80c 	bl	8003250 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2221      	movs	r2, #33	; 0x21
 800323c:	2101      	movs	r1, #1
 800323e:	5499      	strb	r1, [r3, r2]
}
 8003240:	46c0      	nop			; (mov r8, r8)
 8003242:	46bd      	mov	sp, r7
 8003244:	b002      	add	sp, #8
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40010400 	.word	0x40010400
 800324c:	fffffb7f 	.word	0xfffffb7f

08003250 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8003258:	46c0      	nop			; (mov r8, r8)
 800325a:	46bd      	mov	sp, r7
 800325c:	b002      	add	sp, #8
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e083      	b.n	800337a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003276:	2b00      	cmp	r3, #0
 8003278:	d109      	bne.n	800328e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685a      	ldr	r2, [r3, #4]
 800327e:	2382      	movs	r3, #130	; 0x82
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	429a      	cmp	r2, r3
 8003284:	d009      	beq.n	800329a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	61da      	str	r2, [r3, #28]
 800328c:	e005      	b.n	800329a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2251      	movs	r2, #81	; 0x51
 80032a4:	5c9b      	ldrb	r3, [r3, r2]
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d107      	bne.n	80032bc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2250      	movs	r2, #80	; 0x50
 80032b0:	2100      	movs	r1, #0
 80032b2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	0018      	movs	r0, r3
 80032b8:	f7fd fcb4 	bl	8000c24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2251      	movs	r2, #81	; 0x51
 80032c0:	2102      	movs	r1, #2
 80032c2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2140      	movs	r1, #64	; 0x40
 80032d0:	438a      	bics	r2, r1
 80032d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	2382      	movs	r3, #130	; 0x82
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	401a      	ands	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6899      	ldr	r1, [r3, #8]
 80032e2:	2384      	movs	r3, #132	; 0x84
 80032e4:	021b      	lsls	r3, r3, #8
 80032e6:	400b      	ands	r3, r1
 80032e8:	431a      	orrs	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68d9      	ldr	r1, [r3, #12]
 80032ee:	2380      	movs	r3, #128	; 0x80
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	400b      	ands	r3, r1
 80032f4:	431a      	orrs	r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	2102      	movs	r1, #2
 80032fc:	400b      	ands	r3, r1
 80032fe:	431a      	orrs	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	695b      	ldr	r3, [r3, #20]
 8003304:	2101      	movs	r1, #1
 8003306:	400b      	ands	r3, r1
 8003308:	431a      	orrs	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6999      	ldr	r1, [r3, #24]
 800330e:	2380      	movs	r3, #128	; 0x80
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	400b      	ands	r3, r1
 8003314:	431a      	orrs	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69db      	ldr	r3, [r3, #28]
 800331a:	2138      	movs	r1, #56	; 0x38
 800331c:	400b      	ands	r3, r1
 800331e:	431a      	orrs	r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	400b      	ands	r3, r1
 8003328:	431a      	orrs	r2, r3
 800332a:	0011      	movs	r1, r2
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003330:	2380      	movs	r3, #128	; 0x80
 8003332:	019b      	lsls	r3, r3, #6
 8003334:	401a      	ands	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	0c1b      	lsrs	r3, r3, #16
 8003344:	2204      	movs	r2, #4
 8003346:	4013      	ands	r3, r2
 8003348:	0019      	movs	r1, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334e:	2210      	movs	r2, #16
 8003350:	401a      	ands	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	69da      	ldr	r2, [r3, #28]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4907      	ldr	r1, [pc, #28]	; (8003384 <HAL_SPI_Init+0x124>)
 8003366:	400a      	ands	r2, r1
 8003368:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2251      	movs	r2, #81	; 0x51
 8003374:	2101      	movs	r1, #1
 8003376:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	0018      	movs	r0, r3
 800337c:	46bd      	mov	sp, r7
 800337e:	b002      	add	sp, #8
 8003380:	bd80      	pop	{r7, pc}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	fffff7ff 	.word	0xfffff7ff

08003388 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b08c      	sub	sp, #48	; 0x30
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
 8003394:	001a      	movs	r2, r3
 8003396:	1cbb      	adds	r3, r7, #2
 8003398:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800339a:	2301      	movs	r3, #1
 800339c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800339e:	232b      	movs	r3, #43	; 0x2b
 80033a0:	18fb      	adds	r3, r7, r3
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2250      	movs	r2, #80	; 0x50
 80033aa:	5c9b      	ldrb	r3, [r3, r2]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d101      	bne.n	80033b4 <HAL_SPI_TransmitReceive+0x2c>
 80033b0:	2302      	movs	r3, #2
 80033b2:	e1b0      	b.n	8003716 <HAL_SPI_TransmitReceive+0x38e>
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2250      	movs	r2, #80	; 0x50
 80033b8:	2101      	movs	r1, #1
 80033ba:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033bc:	f7fd fd80 	bl	8000ec0 <HAL_GetTick>
 80033c0:	0003      	movs	r3, r0
 80033c2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80033c4:	2023      	movs	r0, #35	; 0x23
 80033c6:	183b      	adds	r3, r7, r0
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	2151      	movs	r1, #81	; 0x51
 80033cc:	5c52      	ldrb	r2, [r2, r1]
 80033ce:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80033d6:	231a      	movs	r3, #26
 80033d8:	18fb      	adds	r3, r7, r3
 80033da:	1cba      	adds	r2, r7, #2
 80033dc:	8812      	ldrh	r2, [r2, #0]
 80033de:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80033e0:	183b      	adds	r3, r7, r0
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d011      	beq.n	800340c <HAL_SPI_TransmitReceive+0x84>
 80033e8:	69fa      	ldr	r2, [r7, #28]
 80033ea:	2382      	movs	r3, #130	; 0x82
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d107      	bne.n	8003402 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d103      	bne.n	8003402 <HAL_SPI_TransmitReceive+0x7a>
 80033fa:	183b      	adds	r3, r7, r0
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	2b04      	cmp	r3, #4
 8003400:	d004      	beq.n	800340c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8003402:	232b      	movs	r3, #43	; 0x2b
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	2202      	movs	r2, #2
 8003408:	701a      	strb	r2, [r3, #0]
    goto error;
 800340a:	e17d      	b.n	8003708 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d006      	beq.n	8003420 <HAL_SPI_TransmitReceive+0x98>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_SPI_TransmitReceive+0x98>
 8003418:	1cbb      	adds	r3, r7, #2
 800341a:	881b      	ldrh	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d104      	bne.n	800342a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003420:	232b      	movs	r3, #43	; 0x2b
 8003422:	18fb      	adds	r3, r7, r3
 8003424:	2201      	movs	r2, #1
 8003426:	701a      	strb	r2, [r3, #0]
    goto error;
 8003428:	e16e      	b.n	8003708 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2251      	movs	r2, #81	; 0x51
 800342e:	5c9b      	ldrb	r3, [r3, r2]
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b04      	cmp	r3, #4
 8003434:	d003      	beq.n	800343e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2251      	movs	r2, #81	; 0x51
 800343a:	2105      	movs	r1, #5
 800343c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	1cba      	adds	r2, r7, #2
 800344e:	8812      	ldrh	r2, [r2, #0]
 8003450:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	1cba      	adds	r2, r7, #2
 8003456:	8812      	ldrh	r2, [r2, #0]
 8003458:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	68ba      	ldr	r2, [r7, #8]
 800345e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1cba      	adds	r2, r7, #2
 8003464:	8812      	ldrh	r2, [r2, #0]
 8003466:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	1cba      	adds	r2, r7, #2
 800346c:	8812      	ldrh	r2, [r2, #0]
 800346e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2240      	movs	r2, #64	; 0x40
 8003484:	4013      	ands	r3, r2
 8003486:	2b40      	cmp	r3, #64	; 0x40
 8003488:	d007      	beq.n	800349a <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2140      	movs	r1, #64	; 0x40
 8003496:	430a      	orrs	r2, r1
 8003498:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	2380      	movs	r3, #128	; 0x80
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d000      	beq.n	80034a8 <HAL_SPI_TransmitReceive+0x120>
 80034a6:	e07f      	b.n	80035a8 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d005      	beq.n	80034bc <HAL_SPI_TransmitReceive+0x134>
 80034b0:	231a      	movs	r3, #26
 80034b2:	18fb      	adds	r3, r7, r3
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d000      	beq.n	80034bc <HAL_SPI_TransmitReceive+0x134>
 80034ba:	e06a      	b.n	8003592 <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c0:	881a      	ldrh	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034cc:	1c9a      	adds	r2, r3, #2
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	3b01      	subs	r3, #1
 80034da:	b29a      	uxth	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034e0:	e057      	b.n	8003592 <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	2202      	movs	r2, #2
 80034ea:	4013      	ands	r3, r2
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d11b      	bne.n	8003528 <HAL_SPI_TransmitReceive+0x1a0>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d016      	beq.n	8003528 <HAL_SPI_TransmitReceive+0x1a0>
 80034fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d113      	bne.n	8003528 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003504:	881a      	ldrh	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003510:	1c9a      	adds	r2, r3, #2
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800351a:	b29b      	uxth	r3, r3
 800351c:	3b01      	subs	r3, #1
 800351e:	b29a      	uxth	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003524:	2300      	movs	r3, #0
 8003526:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	2201      	movs	r2, #1
 8003530:	4013      	ands	r3, r2
 8003532:	2b01      	cmp	r3, #1
 8003534:	d119      	bne.n	800356a <HAL_SPI_TransmitReceive+0x1e2>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800353a:	b29b      	uxth	r3, r3
 800353c:	2b00      	cmp	r3, #0
 800353e:	d014      	beq.n	800356a <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68da      	ldr	r2, [r3, #12]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354a:	b292      	uxth	r2, r2
 800354c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003552:	1c9a      	adds	r2, r3, #2
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800355c:	b29b      	uxth	r3, r3
 800355e:	3b01      	subs	r3, #1
 8003560:	b29a      	uxth	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003566:	2301      	movs	r3, #1
 8003568:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800356a:	f7fd fca9 	bl	8000ec0 <HAL_GetTick>
 800356e:	0002      	movs	r2, r0
 8003570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003576:	429a      	cmp	r2, r3
 8003578:	d80b      	bhi.n	8003592 <HAL_SPI_TransmitReceive+0x20a>
 800357a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800357c:	3301      	adds	r3, #1
 800357e:	d008      	beq.n	8003592 <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 8003580:	232b      	movs	r3, #43	; 0x2b
 8003582:	18fb      	adds	r3, r7, r3
 8003584:	2203      	movs	r2, #3
 8003586:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2251      	movs	r2, #81	; 0x51
 800358c:	2101      	movs	r1, #1
 800358e:	5499      	strb	r1, [r3, r2]
        goto error;
 8003590:	e0ba      	b.n	8003708 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003596:	b29b      	uxth	r3, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	d1a2      	bne.n	80034e2 <HAL_SPI_TransmitReceive+0x15a>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d19d      	bne.n	80034e2 <HAL_SPI_TransmitReceive+0x15a>
 80035a6:	e083      	b.n	80036b0 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d005      	beq.n	80035bc <HAL_SPI_TransmitReceive+0x234>
 80035b0:	231a      	movs	r3, #26
 80035b2:	18fb      	adds	r3, r7, r3
 80035b4:	881b      	ldrh	r3, [r3, #0]
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d000      	beq.n	80035bc <HAL_SPI_TransmitReceive+0x234>
 80035ba:	e06f      	b.n	800369c <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	330c      	adds	r3, #12
 80035c6:	7812      	ldrb	r2, [r2, #0]
 80035c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	1c5a      	adds	r2, r3, #1
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29a      	uxth	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035e2:	e05b      	b.n	800369c <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	2202      	movs	r2, #2
 80035ec:	4013      	ands	r3, r2
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d11c      	bne.n	800362c <HAL_SPI_TransmitReceive+0x2a4>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d017      	beq.n	800362c <HAL_SPI_TransmitReceive+0x2a4>
 80035fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d114      	bne.n	800362c <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	330c      	adds	r3, #12
 800360c:	7812      	ldrb	r2, [r2, #0]
 800360e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003614:	1c5a      	adds	r2, r3, #1
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800361e:	b29b      	uxth	r3, r3
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003628:	2300      	movs	r3, #0
 800362a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	2201      	movs	r2, #1
 8003634:	4013      	ands	r3, r2
 8003636:	2b01      	cmp	r3, #1
 8003638:	d119      	bne.n	800366e <HAL_SPI_TransmitReceive+0x2e6>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800363e:	b29b      	uxth	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	d014      	beq.n	800366e <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68da      	ldr	r2, [r3, #12]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800364e:	b2d2      	uxtb	r2, r2
 8003650:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003656:	1c5a      	adds	r2, r3, #1
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003660:	b29b      	uxth	r3, r3
 8003662:	3b01      	subs	r3, #1
 8003664:	b29a      	uxth	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800366a:	2301      	movs	r3, #1
 800366c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800366e:	f7fd fc27 	bl	8000ec0 <HAL_GetTick>
 8003672:	0002      	movs	r2, r0
 8003674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800367a:	429a      	cmp	r2, r3
 800367c:	d802      	bhi.n	8003684 <HAL_SPI_TransmitReceive+0x2fc>
 800367e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003680:	3301      	adds	r3, #1
 8003682:	d102      	bne.n	800368a <HAL_SPI_TransmitReceive+0x302>
 8003684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003686:	2b00      	cmp	r3, #0
 8003688:	d108      	bne.n	800369c <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 800368a:	232b      	movs	r3, #43	; 0x2b
 800368c:	18fb      	adds	r3, r7, r3
 800368e:	2203      	movs	r2, #3
 8003690:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2251      	movs	r2, #81	; 0x51
 8003696:	2101      	movs	r1, #1
 8003698:	5499      	strb	r1, [r3, r2]
        goto error;
 800369a:	e035      	b.n	8003708 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d19e      	bne.n	80035e4 <HAL_SPI_TransmitReceive+0x25c>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d199      	bne.n	80035e4 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	0018      	movs	r0, r3
 80036b8:	f000 f8c0 	bl	800383c <SPI_EndRxTxTransaction>
 80036bc:	1e03      	subs	r3, r0, #0
 80036be:	d007      	beq.n	80036d0 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 80036c0:	232b      	movs	r3, #43	; 0x2b
 80036c2:	18fb      	adds	r3, r7, r3
 80036c4:	2201      	movs	r2, #1
 80036c6:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2220      	movs	r2, #32
 80036cc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80036ce:	e01b      	b.n	8003708 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10a      	bne.n	80036ee <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036d8:	2300      	movs	r3, #0
 80036da:	617b      	str	r3, [r7, #20]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	617b      	str	r3, [r7, #20]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d004      	beq.n	8003700 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 80036f6:	232b      	movs	r3, #43	; 0x2b
 80036f8:	18fb      	adds	r3, r7, r3
 80036fa:	2201      	movs	r2, #1
 80036fc:	701a      	strb	r2, [r3, #0]
 80036fe:	e003      	b.n	8003708 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2251      	movs	r2, #81	; 0x51
 8003704:	2101      	movs	r1, #1
 8003706:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2250      	movs	r2, #80	; 0x50
 800370c:	2100      	movs	r1, #0
 800370e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003710:	232b      	movs	r3, #43	; 0x2b
 8003712:	18fb      	adds	r3, r7, r3
 8003714:	781b      	ldrb	r3, [r3, #0]
}
 8003716:	0018      	movs	r0, r3
 8003718:	46bd      	mov	sp, r7
 800371a:	b00c      	add	sp, #48	; 0x30
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	603b      	str	r3, [r7, #0]
 800372c:	1dfb      	adds	r3, r7, #7
 800372e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003730:	f7fd fbc6 	bl	8000ec0 <HAL_GetTick>
 8003734:	0002      	movs	r2, r0
 8003736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003738:	1a9b      	subs	r3, r3, r2
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	18d3      	adds	r3, r2, r3
 800373e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003740:	f7fd fbbe 	bl	8000ec0 <HAL_GetTick>
 8003744:	0003      	movs	r3, r0
 8003746:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003748:	4b3a      	ldr	r3, [pc, #232]	; (8003834 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	015b      	lsls	r3, r3, #5
 800374e:	0d1b      	lsrs	r3, r3, #20
 8003750:	69fa      	ldr	r2, [r7, #28]
 8003752:	4353      	muls	r3, r2
 8003754:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003756:	e058      	b.n	800380a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	3301      	adds	r3, #1
 800375c:	d055      	beq.n	800380a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800375e:	f7fd fbaf 	bl	8000ec0 <HAL_GetTick>
 8003762:	0002      	movs	r2, r0
 8003764:	69bb      	ldr	r3, [r7, #24]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	69fa      	ldr	r2, [r7, #28]
 800376a:	429a      	cmp	r2, r3
 800376c:	d902      	bls.n	8003774 <SPI_WaitFlagStateUntilTimeout+0x54>
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d142      	bne.n	80037fa <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	21e0      	movs	r1, #224	; 0xe0
 8003780:	438a      	bics	r2, r1
 8003782:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	2382      	movs	r3, #130	; 0x82
 800378a:	005b      	lsls	r3, r3, #1
 800378c:	429a      	cmp	r2, r3
 800378e:	d113      	bne.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	2380      	movs	r3, #128	; 0x80
 8003796:	021b      	lsls	r3, r3, #8
 8003798:	429a      	cmp	r2, r3
 800379a:	d005      	beq.n	80037a8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	2380      	movs	r3, #128	; 0x80
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d107      	bne.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2140      	movs	r1, #64	; 0x40
 80037b4:	438a      	bics	r2, r1
 80037b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80037bc:	2380      	movs	r3, #128	; 0x80
 80037be:	019b      	lsls	r3, r3, #6
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d110      	bne.n	80037e6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	491a      	ldr	r1, [pc, #104]	; (8003838 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80037d0:	400a      	ands	r2, r1
 80037d2:	601a      	str	r2, [r3, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2180      	movs	r1, #128	; 0x80
 80037e0:	0189      	lsls	r1, r1, #6
 80037e2:	430a      	orrs	r2, r1
 80037e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2251      	movs	r2, #81	; 0x51
 80037ea:	2101      	movs	r1, #1
 80037ec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2250      	movs	r2, #80	; 0x50
 80037f2:	2100      	movs	r1, #0
 80037f4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e017      	b.n	800382a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	3b01      	subs	r3, #1
 8003808:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	4013      	ands	r3, r2
 8003814:	68ba      	ldr	r2, [r7, #8]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	425a      	negs	r2, r3
 800381a:	4153      	adcs	r3, r2
 800381c:	b2db      	uxtb	r3, r3
 800381e:	001a      	movs	r2, r3
 8003820:	1dfb      	adds	r3, r7, #7
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d197      	bne.n	8003758 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	0018      	movs	r0, r3
 800382c:	46bd      	mov	sp, r7
 800382e:	b008      	add	sp, #32
 8003830:	bd80      	pop	{r7, pc}
 8003832:	46c0      	nop			; (mov r8, r8)
 8003834:	20000000 	.word	0x20000000
 8003838:	ffffdfff 	.word	0xffffdfff

0800383c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b088      	sub	sp, #32
 8003840:	af02      	add	r7, sp, #8
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003848:	4b1d      	ldr	r3, [pc, #116]	; (80038c0 <SPI_EndRxTxTransaction+0x84>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	491d      	ldr	r1, [pc, #116]	; (80038c4 <SPI_EndRxTxTransaction+0x88>)
 800384e:	0018      	movs	r0, r3
 8003850:	f7fc fc62 	bl	8000118 <__udivsi3>
 8003854:	0003      	movs	r3, r0
 8003856:	001a      	movs	r2, r3
 8003858:	0013      	movs	r3, r2
 800385a:	015b      	lsls	r3, r3, #5
 800385c:	1a9b      	subs	r3, r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	189b      	adds	r3, r3, r2
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	685a      	ldr	r2, [r3, #4]
 800386a:	2382      	movs	r3, #130	; 0x82
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	429a      	cmp	r2, r3
 8003870:	d112      	bne.n	8003898 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	68f8      	ldr	r0, [r7, #12]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	0013      	movs	r3, r2
 800387c:	2200      	movs	r2, #0
 800387e:	2180      	movs	r1, #128	; 0x80
 8003880:	f7ff ff4e 	bl	8003720 <SPI_WaitFlagStateUntilTimeout>
 8003884:	1e03      	subs	r3, r0, #0
 8003886:	d016      	beq.n	80038b6 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800388c:	2220      	movs	r2, #32
 800388e:	431a      	orrs	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003894:	2303      	movs	r3, #3
 8003896:	e00f      	b.n	80038b8 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	3b01      	subs	r3, #1
 80038a2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	2280      	movs	r2, #128	; 0x80
 80038ac:	4013      	ands	r3, r2
 80038ae:	2b80      	cmp	r3, #128	; 0x80
 80038b0:	d0f2      	beq.n	8003898 <SPI_EndRxTxTransaction+0x5c>
 80038b2:	e000      	b.n	80038b6 <SPI_EndRxTxTransaction+0x7a>
        break;
 80038b4:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	0018      	movs	r0, r3
 80038ba:	46bd      	mov	sp, r7
 80038bc:	b006      	add	sp, #24
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	20000000 	.word	0x20000000
 80038c4:	016e3600 	.word	0x016e3600

080038c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b082      	sub	sp, #8
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e044      	b.n	8003964 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d107      	bne.n	80038f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2278      	movs	r2, #120	; 0x78
 80038e6:	2100      	movs	r1, #0
 80038e8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	0018      	movs	r0, r3
 80038ee:	f7fd f9dd 	bl	8000cac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2224      	movs	r2, #36	; 0x24
 80038f6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2101      	movs	r1, #1
 8003904:	438a      	bics	r2, r1
 8003906:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	0018      	movs	r0, r3
 800390c:	f000 f8d0 	bl	8003ab0 <UART_SetConfig>
 8003910:	0003      	movs	r3, r0
 8003912:	2b01      	cmp	r3, #1
 8003914:	d101      	bne.n	800391a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e024      	b.n	8003964 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	0018      	movs	r0, r3
 8003926:	f000 fb47 	bl	8003fb8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	490d      	ldr	r1, [pc, #52]	; (800396c <HAL_UART_Init+0xa4>)
 8003936:	400a      	ands	r2, r1
 8003938:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	689a      	ldr	r2, [r3, #8]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	212a      	movs	r1, #42	; 0x2a
 8003946:	438a      	bics	r2, r1
 8003948:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2101      	movs	r1, #1
 8003956:	430a      	orrs	r2, r1
 8003958:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	0018      	movs	r0, r3
 800395e:	f000 fbdf 	bl	8004120 <UART_CheckIdleState>
 8003962:	0003      	movs	r3, r0
}
 8003964:	0018      	movs	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	b002      	add	sp, #8
 800396a:	bd80      	pop	{r7, pc}
 800396c:	ffffb7ff 	.word	0xffffb7ff

08003970 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b08a      	sub	sp, #40	; 0x28
 8003974:	af02      	add	r7, sp, #8
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	1dbb      	adds	r3, r7, #6
 800397e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003984:	2b20      	cmp	r3, #32
 8003986:	d000      	beq.n	800398a <HAL_UART_Transmit+0x1a>
 8003988:	e08c      	b.n	8003aa4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d003      	beq.n	8003998 <HAL_UART_Transmit+0x28>
 8003990:	1dbb      	adds	r3, r7, #6
 8003992:	881b      	ldrh	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d101      	bne.n	800399c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e084      	b.n	8003aa6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	2380      	movs	r3, #128	; 0x80
 80039a2:	015b      	lsls	r3, r3, #5
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d109      	bne.n	80039bc <HAL_UART_Transmit+0x4c>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d105      	bne.n	80039bc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2201      	movs	r2, #1
 80039b4:	4013      	ands	r3, r2
 80039b6:	d001      	beq.n	80039bc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e074      	b.n	8003aa6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2284      	movs	r2, #132	; 0x84
 80039c0:	2100      	movs	r1, #0
 80039c2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2221      	movs	r2, #33	; 0x21
 80039c8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039ca:	f7fd fa79 	bl	8000ec0 <HAL_GetTick>
 80039ce:	0003      	movs	r3, r0
 80039d0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	1dba      	adds	r2, r7, #6
 80039d6:	2150      	movs	r1, #80	; 0x50
 80039d8:	8812      	ldrh	r2, [r2, #0]
 80039da:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	1dba      	adds	r2, r7, #6
 80039e0:	2152      	movs	r1, #82	; 0x52
 80039e2:	8812      	ldrh	r2, [r2, #0]
 80039e4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	2380      	movs	r3, #128	; 0x80
 80039ec:	015b      	lsls	r3, r3, #5
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d108      	bne.n	8003a04 <HAL_UART_Transmit+0x94>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d104      	bne.n	8003a04 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80039fa:	2300      	movs	r3, #0
 80039fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	61bb      	str	r3, [r7, #24]
 8003a02:	e003      	b.n	8003a0c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a0c:	e02f      	b.n	8003a6e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	0013      	movs	r3, r2
 8003a18:	2200      	movs	r2, #0
 8003a1a:	2180      	movs	r1, #128	; 0x80
 8003a1c:	f000 fc28 	bl	8004270 <UART_WaitOnFlagUntilTimeout>
 8003a20:	1e03      	subs	r3, r0, #0
 8003a22:	d004      	beq.n	8003a2e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e03b      	b.n	8003aa6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d10b      	bne.n	8003a4c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	881b      	ldrh	r3, [r3, #0]
 8003a38:	001a      	movs	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	05d2      	lsls	r2, r2, #23
 8003a40:	0dd2      	lsrs	r2, r2, #23
 8003a42:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	3302      	adds	r3, #2
 8003a48:	61bb      	str	r3, [r7, #24]
 8003a4a:	e007      	b.n	8003a5c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	781a      	ldrb	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2252      	movs	r2, #82	; 0x52
 8003a60:	5a9b      	ldrh	r3, [r3, r2]
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	3b01      	subs	r3, #1
 8003a66:	b299      	uxth	r1, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2252      	movs	r2, #82	; 0x52
 8003a6c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2252      	movs	r2, #82	; 0x52
 8003a72:	5a9b      	ldrh	r3, [r3, r2]
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1c9      	bne.n	8003a0e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	0013      	movs	r3, r2
 8003a84:	2200      	movs	r2, #0
 8003a86:	2140      	movs	r1, #64	; 0x40
 8003a88:	f000 fbf2 	bl	8004270 <UART_WaitOnFlagUntilTimeout>
 8003a8c:	1e03      	subs	r3, r0, #0
 8003a8e:	d004      	beq.n	8003a9a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2220      	movs	r2, #32
 8003a94:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e005      	b.n	8003aa6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	e000      	b.n	8003aa6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003aa4:	2302      	movs	r3, #2
  }
}
 8003aa6:	0018      	movs	r0, r3
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	b008      	add	sp, #32
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ab0:	b5b0      	push	{r4, r5, r7, lr}
 8003ab2:	b08e      	sub	sp, #56	; 0x38
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ab8:	231a      	movs	r3, #26
 8003aba:	2218      	movs	r2, #24
 8003abc:	189b      	adds	r3, r3, r2
 8003abe:	19db      	adds	r3, r3, r7
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	431a      	orrs	r2, r3
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	431a      	orrs	r2, r3
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	69db      	ldr	r3, [r3, #28]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4ac6      	ldr	r2, [pc, #792]	; (8003dfc <UART_SetConfig+0x34c>)
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	0019      	movs	r1, r3
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003aee:	430a      	orrs	r2, r1
 8003af0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	4ac1      	ldr	r2, [pc, #772]	; (8003e00 <UART_SetConfig+0x350>)
 8003afa:	4013      	ands	r3, r2
 8003afc:	0019      	movs	r1, r3
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	68da      	ldr	r2, [r3, #12]
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	430a      	orrs	r2, r1
 8003b08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4abb      	ldr	r2, [pc, #748]	; (8003e04 <UART_SetConfig+0x354>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d004      	beq.n	8003b24 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	6a1b      	ldr	r3, [r3, #32]
 8003b1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b20:	4313      	orrs	r3, r2
 8003b22:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	4ab7      	ldr	r2, [pc, #732]	; (8003e08 <UART_SetConfig+0x358>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	0019      	movs	r1, r3
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b36:	430a      	orrs	r2, r1
 8003b38:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4ab3      	ldr	r2, [pc, #716]	; (8003e0c <UART_SetConfig+0x35c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d131      	bne.n	8003ba8 <UART_SetConfig+0xf8>
 8003b44:	4bb2      	ldr	r3, [pc, #712]	; (8003e10 <UART_SetConfig+0x360>)
 8003b46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b48:	2203      	movs	r2, #3
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b03      	cmp	r3, #3
 8003b4e:	d01d      	beq.n	8003b8c <UART_SetConfig+0xdc>
 8003b50:	d823      	bhi.n	8003b9a <UART_SetConfig+0xea>
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d00c      	beq.n	8003b70 <UART_SetConfig+0xc0>
 8003b56:	d820      	bhi.n	8003b9a <UART_SetConfig+0xea>
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d002      	beq.n	8003b62 <UART_SetConfig+0xb2>
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d00e      	beq.n	8003b7e <UART_SetConfig+0xce>
 8003b60:	e01b      	b.n	8003b9a <UART_SetConfig+0xea>
 8003b62:	231b      	movs	r3, #27
 8003b64:	2218      	movs	r2, #24
 8003b66:	189b      	adds	r3, r3, r2
 8003b68:	19db      	adds	r3, r3, r7
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	701a      	strb	r2, [r3, #0]
 8003b6e:	e09c      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003b70:	231b      	movs	r3, #27
 8003b72:	2218      	movs	r2, #24
 8003b74:	189b      	adds	r3, r3, r2
 8003b76:	19db      	adds	r3, r3, r7
 8003b78:	2202      	movs	r2, #2
 8003b7a:	701a      	strb	r2, [r3, #0]
 8003b7c:	e095      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003b7e:	231b      	movs	r3, #27
 8003b80:	2218      	movs	r2, #24
 8003b82:	189b      	adds	r3, r3, r2
 8003b84:	19db      	adds	r3, r3, r7
 8003b86:	2204      	movs	r2, #4
 8003b88:	701a      	strb	r2, [r3, #0]
 8003b8a:	e08e      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003b8c:	231b      	movs	r3, #27
 8003b8e:	2218      	movs	r2, #24
 8003b90:	189b      	adds	r3, r3, r2
 8003b92:	19db      	adds	r3, r3, r7
 8003b94:	2208      	movs	r2, #8
 8003b96:	701a      	strb	r2, [r3, #0]
 8003b98:	e087      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003b9a:	231b      	movs	r3, #27
 8003b9c:	2218      	movs	r2, #24
 8003b9e:	189b      	adds	r3, r3, r2
 8003ba0:	19db      	adds	r3, r3, r7
 8003ba2:	2210      	movs	r2, #16
 8003ba4:	701a      	strb	r2, [r3, #0]
 8003ba6:	e080      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a99      	ldr	r2, [pc, #612]	; (8003e14 <UART_SetConfig+0x364>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d131      	bne.n	8003c16 <UART_SetConfig+0x166>
 8003bb2:	4b97      	ldr	r3, [pc, #604]	; (8003e10 <UART_SetConfig+0x360>)
 8003bb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb6:	220c      	movs	r2, #12
 8003bb8:	4013      	ands	r3, r2
 8003bba:	2b0c      	cmp	r3, #12
 8003bbc:	d01d      	beq.n	8003bfa <UART_SetConfig+0x14a>
 8003bbe:	d823      	bhi.n	8003c08 <UART_SetConfig+0x158>
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d00c      	beq.n	8003bde <UART_SetConfig+0x12e>
 8003bc4:	d820      	bhi.n	8003c08 <UART_SetConfig+0x158>
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d002      	beq.n	8003bd0 <UART_SetConfig+0x120>
 8003bca:	2b04      	cmp	r3, #4
 8003bcc:	d00e      	beq.n	8003bec <UART_SetConfig+0x13c>
 8003bce:	e01b      	b.n	8003c08 <UART_SetConfig+0x158>
 8003bd0:	231b      	movs	r3, #27
 8003bd2:	2218      	movs	r2, #24
 8003bd4:	189b      	adds	r3, r3, r2
 8003bd6:	19db      	adds	r3, r3, r7
 8003bd8:	2200      	movs	r2, #0
 8003bda:	701a      	strb	r2, [r3, #0]
 8003bdc:	e065      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003bde:	231b      	movs	r3, #27
 8003be0:	2218      	movs	r2, #24
 8003be2:	189b      	adds	r3, r3, r2
 8003be4:	19db      	adds	r3, r3, r7
 8003be6:	2202      	movs	r2, #2
 8003be8:	701a      	strb	r2, [r3, #0]
 8003bea:	e05e      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003bec:	231b      	movs	r3, #27
 8003bee:	2218      	movs	r2, #24
 8003bf0:	189b      	adds	r3, r3, r2
 8003bf2:	19db      	adds	r3, r3, r7
 8003bf4:	2204      	movs	r2, #4
 8003bf6:	701a      	strb	r2, [r3, #0]
 8003bf8:	e057      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003bfa:	231b      	movs	r3, #27
 8003bfc:	2218      	movs	r2, #24
 8003bfe:	189b      	adds	r3, r3, r2
 8003c00:	19db      	adds	r3, r3, r7
 8003c02:	2208      	movs	r2, #8
 8003c04:	701a      	strb	r2, [r3, #0]
 8003c06:	e050      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003c08:	231b      	movs	r3, #27
 8003c0a:	2218      	movs	r2, #24
 8003c0c:	189b      	adds	r3, r3, r2
 8003c0e:	19db      	adds	r3, r3, r7
 8003c10:	2210      	movs	r2, #16
 8003c12:	701a      	strb	r2, [r3, #0]
 8003c14:	e049      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a7a      	ldr	r2, [pc, #488]	; (8003e04 <UART_SetConfig+0x354>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d13e      	bne.n	8003c9e <UART_SetConfig+0x1ee>
 8003c20:	4b7b      	ldr	r3, [pc, #492]	; (8003e10 <UART_SetConfig+0x360>)
 8003c22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c24:	23c0      	movs	r3, #192	; 0xc0
 8003c26:	011b      	lsls	r3, r3, #4
 8003c28:	4013      	ands	r3, r2
 8003c2a:	22c0      	movs	r2, #192	; 0xc0
 8003c2c:	0112      	lsls	r2, r2, #4
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d027      	beq.n	8003c82 <UART_SetConfig+0x1d2>
 8003c32:	22c0      	movs	r2, #192	; 0xc0
 8003c34:	0112      	lsls	r2, r2, #4
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d82a      	bhi.n	8003c90 <UART_SetConfig+0x1e0>
 8003c3a:	2280      	movs	r2, #128	; 0x80
 8003c3c:	0112      	lsls	r2, r2, #4
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d011      	beq.n	8003c66 <UART_SetConfig+0x1b6>
 8003c42:	2280      	movs	r2, #128	; 0x80
 8003c44:	0112      	lsls	r2, r2, #4
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d822      	bhi.n	8003c90 <UART_SetConfig+0x1e0>
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d004      	beq.n	8003c58 <UART_SetConfig+0x1a8>
 8003c4e:	2280      	movs	r2, #128	; 0x80
 8003c50:	00d2      	lsls	r2, r2, #3
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d00e      	beq.n	8003c74 <UART_SetConfig+0x1c4>
 8003c56:	e01b      	b.n	8003c90 <UART_SetConfig+0x1e0>
 8003c58:	231b      	movs	r3, #27
 8003c5a:	2218      	movs	r2, #24
 8003c5c:	189b      	adds	r3, r3, r2
 8003c5e:	19db      	adds	r3, r3, r7
 8003c60:	2200      	movs	r2, #0
 8003c62:	701a      	strb	r2, [r3, #0]
 8003c64:	e021      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003c66:	231b      	movs	r3, #27
 8003c68:	2218      	movs	r2, #24
 8003c6a:	189b      	adds	r3, r3, r2
 8003c6c:	19db      	adds	r3, r3, r7
 8003c6e:	2202      	movs	r2, #2
 8003c70:	701a      	strb	r2, [r3, #0]
 8003c72:	e01a      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003c74:	231b      	movs	r3, #27
 8003c76:	2218      	movs	r2, #24
 8003c78:	189b      	adds	r3, r3, r2
 8003c7a:	19db      	adds	r3, r3, r7
 8003c7c:	2204      	movs	r2, #4
 8003c7e:	701a      	strb	r2, [r3, #0]
 8003c80:	e013      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003c82:	231b      	movs	r3, #27
 8003c84:	2218      	movs	r2, #24
 8003c86:	189b      	adds	r3, r3, r2
 8003c88:	19db      	adds	r3, r3, r7
 8003c8a:	2208      	movs	r2, #8
 8003c8c:	701a      	strb	r2, [r3, #0]
 8003c8e:	e00c      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003c90:	231b      	movs	r3, #27
 8003c92:	2218      	movs	r2, #24
 8003c94:	189b      	adds	r3, r3, r2
 8003c96:	19db      	adds	r3, r3, r7
 8003c98:	2210      	movs	r2, #16
 8003c9a:	701a      	strb	r2, [r3, #0]
 8003c9c:	e005      	b.n	8003caa <UART_SetConfig+0x1fa>
 8003c9e:	231b      	movs	r3, #27
 8003ca0:	2218      	movs	r2, #24
 8003ca2:	189b      	adds	r3, r3, r2
 8003ca4:	19db      	adds	r3, r3, r7
 8003ca6:	2210      	movs	r2, #16
 8003ca8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a55      	ldr	r2, [pc, #340]	; (8003e04 <UART_SetConfig+0x354>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d000      	beq.n	8003cb6 <UART_SetConfig+0x206>
 8003cb4:	e084      	b.n	8003dc0 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003cb6:	231b      	movs	r3, #27
 8003cb8:	2218      	movs	r2, #24
 8003cba:	189b      	adds	r3, r3, r2
 8003cbc:	19db      	adds	r3, r3, r7
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b08      	cmp	r3, #8
 8003cc2:	d01d      	beq.n	8003d00 <UART_SetConfig+0x250>
 8003cc4:	dc20      	bgt.n	8003d08 <UART_SetConfig+0x258>
 8003cc6:	2b04      	cmp	r3, #4
 8003cc8:	d015      	beq.n	8003cf6 <UART_SetConfig+0x246>
 8003cca:	dc1d      	bgt.n	8003d08 <UART_SetConfig+0x258>
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <UART_SetConfig+0x226>
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d005      	beq.n	8003ce0 <UART_SetConfig+0x230>
 8003cd4:	e018      	b.n	8003d08 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cd6:	f7fe feb7 	bl	8002a48 <HAL_RCC_GetPCLK1Freq>
 8003cda:	0003      	movs	r3, r0
 8003cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003cde:	e01c      	b.n	8003d1a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ce0:	4b4b      	ldr	r3, [pc, #300]	; (8003e10 <UART_SetConfig+0x360>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	2210      	movs	r2, #16
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	d002      	beq.n	8003cf0 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003cea:	4b4b      	ldr	r3, [pc, #300]	; (8003e18 <UART_SetConfig+0x368>)
 8003cec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003cee:	e014      	b.n	8003d1a <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8003cf0:	4b4a      	ldr	r3, [pc, #296]	; (8003e1c <UART_SetConfig+0x36c>)
 8003cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003cf4:	e011      	b.n	8003d1a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cf6:	f7fe fdf7 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 8003cfa:	0003      	movs	r3, r0
 8003cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003cfe:	e00c      	b.n	8003d1a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d00:	2380      	movs	r3, #128	; 0x80
 8003d02:	021b      	lsls	r3, r3, #8
 8003d04:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003d06:	e008      	b.n	8003d1a <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003d0c:	231a      	movs	r3, #26
 8003d0e:	2218      	movs	r2, #24
 8003d10:	189b      	adds	r3, r3, r2
 8003d12:	19db      	adds	r3, r3, r7
 8003d14:	2201      	movs	r2, #1
 8003d16:	701a      	strb	r2, [r3, #0]
        break;
 8003d18:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d100      	bne.n	8003d22 <UART_SetConfig+0x272>
 8003d20:	e132      	b.n	8003f88 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	0013      	movs	r3, r2
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	189b      	adds	r3, r3, r2
 8003d2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d305      	bcc.n	8003d3e <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003d38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d906      	bls.n	8003d4c <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8003d3e:	231a      	movs	r3, #26
 8003d40:	2218      	movs	r2, #24
 8003d42:	189b      	adds	r3, r3, r2
 8003d44:	19db      	adds	r3, r3, r7
 8003d46:	2201      	movs	r2, #1
 8003d48:	701a      	strb	r2, [r3, #0]
 8003d4a:	e11d      	b.n	8003f88 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d4e:	613b      	str	r3, [r7, #16]
 8003d50:	2300      	movs	r3, #0
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	6939      	ldr	r1, [r7, #16]
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	000b      	movs	r3, r1
 8003d5a:	0e1b      	lsrs	r3, r3, #24
 8003d5c:	0010      	movs	r0, r2
 8003d5e:	0205      	lsls	r5, r0, #8
 8003d60:	431d      	orrs	r5, r3
 8003d62:	000b      	movs	r3, r1
 8003d64:	021c      	lsls	r4, r3, #8
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	085b      	lsrs	r3, r3, #1
 8003d6c:	60bb      	str	r3, [r7, #8]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	68b8      	ldr	r0, [r7, #8]
 8003d74:	68f9      	ldr	r1, [r7, #12]
 8003d76:	1900      	adds	r0, r0, r4
 8003d78:	4169      	adcs	r1, r5
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	603b      	str	r3, [r7, #0]
 8003d80:	2300      	movs	r3, #0
 8003d82:	607b      	str	r3, [r7, #4]
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f7fc fa52 	bl	8000230 <__aeabi_uldivmod>
 8003d8c:	0002      	movs	r2, r0
 8003d8e:	000b      	movs	r3, r1
 8003d90:	0013      	movs	r3, r2
 8003d92:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d96:	23c0      	movs	r3, #192	; 0xc0
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d309      	bcc.n	8003db2 <UART_SetConfig+0x302>
 8003d9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003da0:	2380      	movs	r3, #128	; 0x80
 8003da2:	035b      	lsls	r3, r3, #13
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d204      	bcs.n	8003db2 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dae:	60da      	str	r2, [r3, #12]
 8003db0:	e0ea      	b.n	8003f88 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8003db2:	231a      	movs	r3, #26
 8003db4:	2218      	movs	r2, #24
 8003db6:	189b      	adds	r3, r3, r2
 8003db8:	19db      	adds	r3, r3, r7
 8003dba:	2201      	movs	r2, #1
 8003dbc:	701a      	strb	r2, [r3, #0]
 8003dbe:	e0e3      	b.n	8003f88 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	69da      	ldr	r2, [r3, #28]
 8003dc4:	2380      	movs	r3, #128	; 0x80
 8003dc6:	021b      	lsls	r3, r3, #8
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d000      	beq.n	8003dce <UART_SetConfig+0x31e>
 8003dcc:	e085      	b.n	8003eda <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8003dce:	231b      	movs	r3, #27
 8003dd0:	2218      	movs	r2, #24
 8003dd2:	189b      	adds	r3, r3, r2
 8003dd4:	19db      	adds	r3, r3, r7
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	2b08      	cmp	r3, #8
 8003dda:	d837      	bhi.n	8003e4c <UART_SetConfig+0x39c>
 8003ddc:	009a      	lsls	r2, r3, #2
 8003dde:	4b10      	ldr	r3, [pc, #64]	; (8003e20 <UART_SetConfig+0x370>)
 8003de0:	18d3      	adds	r3, r2, r3
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003de6:	f7fe fe2f 	bl	8002a48 <HAL_RCC_GetPCLK1Freq>
 8003dea:	0003      	movs	r3, r0
 8003dec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003dee:	e036      	b.n	8003e5e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003df0:	f7fe fe40 	bl	8002a74 <HAL_RCC_GetPCLK2Freq>
 8003df4:	0003      	movs	r3, r0
 8003df6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003df8:	e031      	b.n	8003e5e <UART_SetConfig+0x3ae>
 8003dfa:	46c0      	nop			; (mov r8, r8)
 8003dfc:	efff69f3 	.word	0xefff69f3
 8003e00:	ffffcfff 	.word	0xffffcfff
 8003e04:	40004800 	.word	0x40004800
 8003e08:	fffff4ff 	.word	0xfffff4ff
 8003e0c:	40013800 	.word	0x40013800
 8003e10:	40021000 	.word	0x40021000
 8003e14:	40004400 	.word	0x40004400
 8003e18:	003d0900 	.word	0x003d0900
 8003e1c:	00f42400 	.word	0x00f42400
 8003e20:	08004558 	.word	0x08004558
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e24:	4b60      	ldr	r3, [pc, #384]	; (8003fa8 <UART_SetConfig+0x4f8>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2210      	movs	r2, #16
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d002      	beq.n	8003e34 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003e2e:	4b5f      	ldr	r3, [pc, #380]	; (8003fac <UART_SetConfig+0x4fc>)
 8003e30:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003e32:	e014      	b.n	8003e5e <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8003e34:	4b5e      	ldr	r3, [pc, #376]	; (8003fb0 <UART_SetConfig+0x500>)
 8003e36:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e38:	e011      	b.n	8003e5e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e3a:	f7fe fd55 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 8003e3e:	0003      	movs	r3, r0
 8003e40:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e42:	e00c      	b.n	8003e5e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e44:	2380      	movs	r3, #128	; 0x80
 8003e46:	021b      	lsls	r3, r3, #8
 8003e48:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003e4a:	e008      	b.n	8003e5e <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003e50:	231a      	movs	r3, #26
 8003e52:	2218      	movs	r2, #24
 8003e54:	189b      	adds	r3, r3, r2
 8003e56:	19db      	adds	r3, r3, r7
 8003e58:	2201      	movs	r2, #1
 8003e5a:	701a      	strb	r2, [r3, #0]
        break;
 8003e5c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d100      	bne.n	8003e66 <UART_SetConfig+0x3b6>
 8003e64:	e090      	b.n	8003f88 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e68:	005a      	lsls	r2, r3, #1
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	085b      	lsrs	r3, r3, #1
 8003e70:	18d2      	adds	r2, r2, r3
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	0019      	movs	r1, r3
 8003e78:	0010      	movs	r0, r2
 8003e7a:	f7fc f94d 	bl	8000118 <__udivsi3>
 8003e7e:	0003      	movs	r3, r0
 8003e80:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e84:	2b0f      	cmp	r3, #15
 8003e86:	d921      	bls.n	8003ecc <UART_SetConfig+0x41c>
 8003e88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e8a:	2380      	movs	r3, #128	; 0x80
 8003e8c:	025b      	lsls	r3, r3, #9
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d21c      	bcs.n	8003ecc <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	200e      	movs	r0, #14
 8003e98:	2418      	movs	r4, #24
 8003e9a:	1903      	adds	r3, r0, r4
 8003e9c:	19db      	adds	r3, r3, r7
 8003e9e:	210f      	movs	r1, #15
 8003ea0:	438a      	bics	r2, r1
 8003ea2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ea6:	085b      	lsrs	r3, r3, #1
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	2207      	movs	r2, #7
 8003eac:	4013      	ands	r3, r2
 8003eae:	b299      	uxth	r1, r3
 8003eb0:	1903      	adds	r3, r0, r4
 8003eb2:	19db      	adds	r3, r3, r7
 8003eb4:	1902      	adds	r2, r0, r4
 8003eb6:	19d2      	adds	r2, r2, r7
 8003eb8:	8812      	ldrh	r2, [r2, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	1902      	adds	r2, r0, r4
 8003ec4:	19d2      	adds	r2, r2, r7
 8003ec6:	8812      	ldrh	r2, [r2, #0]
 8003ec8:	60da      	str	r2, [r3, #12]
 8003eca:	e05d      	b.n	8003f88 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003ecc:	231a      	movs	r3, #26
 8003ece:	2218      	movs	r2, #24
 8003ed0:	189b      	adds	r3, r3, r2
 8003ed2:	19db      	adds	r3, r3, r7
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	701a      	strb	r2, [r3, #0]
 8003ed8:	e056      	b.n	8003f88 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003eda:	231b      	movs	r3, #27
 8003edc:	2218      	movs	r2, #24
 8003ede:	189b      	adds	r3, r3, r2
 8003ee0:	19db      	adds	r3, r3, r7
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	2b08      	cmp	r3, #8
 8003ee6:	d822      	bhi.n	8003f2e <UART_SetConfig+0x47e>
 8003ee8:	009a      	lsls	r2, r3, #2
 8003eea:	4b32      	ldr	r3, [pc, #200]	; (8003fb4 <UART_SetConfig+0x504>)
 8003eec:	18d3      	adds	r3, r2, r3
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ef2:	f7fe fda9 	bl	8002a48 <HAL_RCC_GetPCLK1Freq>
 8003ef6:	0003      	movs	r3, r0
 8003ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003efa:	e021      	b.n	8003f40 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003efc:	f7fe fdba 	bl	8002a74 <HAL_RCC_GetPCLK2Freq>
 8003f00:	0003      	movs	r3, r0
 8003f02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f04:	e01c      	b.n	8003f40 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f06:	4b28      	ldr	r3, [pc, #160]	; (8003fa8 <UART_SetConfig+0x4f8>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2210      	movs	r2, #16
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	d002      	beq.n	8003f16 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003f10:	4b26      	ldr	r3, [pc, #152]	; (8003fac <UART_SetConfig+0x4fc>)
 8003f12:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003f14:	e014      	b.n	8003f40 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8003f16:	4b26      	ldr	r3, [pc, #152]	; (8003fb0 <UART_SetConfig+0x500>)
 8003f18:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f1a:	e011      	b.n	8003f40 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f1c:	f7fe fce4 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 8003f20:	0003      	movs	r3, r0
 8003f22:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f24:	e00c      	b.n	8003f40 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f26:	2380      	movs	r3, #128	; 0x80
 8003f28:	021b      	lsls	r3, r3, #8
 8003f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003f2c:	e008      	b.n	8003f40 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003f32:	231a      	movs	r3, #26
 8003f34:	2218      	movs	r2, #24
 8003f36:	189b      	adds	r3, r3, r2
 8003f38:	19db      	adds	r3, r3, r7
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	701a      	strb	r2, [r3, #0]
        break;
 8003f3e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d020      	beq.n	8003f88 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	085a      	lsrs	r2, r3, #1
 8003f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f4e:	18d2      	adds	r2, r2, r3
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	0019      	movs	r1, r3
 8003f56:	0010      	movs	r0, r2
 8003f58:	f7fc f8de 	bl	8000118 <__udivsi3>
 8003f5c:	0003      	movs	r3, r0
 8003f5e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f62:	2b0f      	cmp	r3, #15
 8003f64:	d90a      	bls.n	8003f7c <UART_SetConfig+0x4cc>
 8003f66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f68:	2380      	movs	r3, #128	; 0x80
 8003f6a:	025b      	lsls	r3, r3, #9
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d205      	bcs.n	8003f7c <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	60da      	str	r2, [r3, #12]
 8003f7a:	e005      	b.n	8003f88 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003f7c:	231a      	movs	r3, #26
 8003f7e:	2218      	movs	r2, #24
 8003f80:	189b      	adds	r3, r3, r2
 8003f82:	19db      	adds	r3, r3, r7
 8003f84:	2201      	movs	r2, #1
 8003f86:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	2200      	movs	r2, #0
 8003f92:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003f94:	231a      	movs	r3, #26
 8003f96:	2218      	movs	r2, #24
 8003f98:	189b      	adds	r3, r3, r2
 8003f9a:	19db      	adds	r3, r3, r7
 8003f9c:	781b      	ldrb	r3, [r3, #0]
}
 8003f9e:	0018      	movs	r0, r3
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	b00e      	add	sp, #56	; 0x38
 8003fa4:	bdb0      	pop	{r4, r5, r7, pc}
 8003fa6:	46c0      	nop			; (mov r8, r8)
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	003d0900 	.word	0x003d0900
 8003fb0:	00f42400 	.word	0x00f42400
 8003fb4:	0800457c 	.word	0x0800457c

08003fb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d00b      	beq.n	8003fe2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	4a4a      	ldr	r2, [pc, #296]	; (80040fc <UART_AdvFeatureConfig+0x144>)
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	0019      	movs	r1, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	4013      	ands	r3, r2
 8003fea:	d00b      	beq.n	8004004 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	4a43      	ldr	r2, [pc, #268]	; (8004100 <UART_AdvFeatureConfig+0x148>)
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	0019      	movs	r1, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	430a      	orrs	r2, r1
 8004002:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	2204      	movs	r2, #4
 800400a:	4013      	ands	r3, r2
 800400c:	d00b      	beq.n	8004026 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	4a3b      	ldr	r2, [pc, #236]	; (8004104 <UART_AdvFeatureConfig+0x14c>)
 8004016:	4013      	ands	r3, r2
 8004018:	0019      	movs	r1, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	430a      	orrs	r2, r1
 8004024:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402a:	2208      	movs	r2, #8
 800402c:	4013      	ands	r3, r2
 800402e:	d00b      	beq.n	8004048 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	4a34      	ldr	r2, [pc, #208]	; (8004108 <UART_AdvFeatureConfig+0x150>)
 8004038:	4013      	ands	r3, r2
 800403a:	0019      	movs	r1, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404c:	2210      	movs	r2, #16
 800404e:	4013      	ands	r3, r2
 8004050:	d00b      	beq.n	800406a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	4a2c      	ldr	r2, [pc, #176]	; (800410c <UART_AdvFeatureConfig+0x154>)
 800405a:	4013      	ands	r3, r2
 800405c:	0019      	movs	r1, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	430a      	orrs	r2, r1
 8004068:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406e:	2220      	movs	r2, #32
 8004070:	4013      	ands	r3, r2
 8004072:	d00b      	beq.n	800408c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	4a25      	ldr	r2, [pc, #148]	; (8004110 <UART_AdvFeatureConfig+0x158>)
 800407c:	4013      	ands	r3, r2
 800407e:	0019      	movs	r1, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	430a      	orrs	r2, r1
 800408a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004090:	2240      	movs	r2, #64	; 0x40
 8004092:	4013      	ands	r3, r2
 8004094:	d01d      	beq.n	80040d2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	4a1d      	ldr	r2, [pc, #116]	; (8004114 <UART_AdvFeatureConfig+0x15c>)
 800409e:	4013      	ands	r3, r2
 80040a0:	0019      	movs	r1, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	430a      	orrs	r2, r1
 80040ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040b2:	2380      	movs	r3, #128	; 0x80
 80040b4:	035b      	lsls	r3, r3, #13
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d10b      	bne.n	80040d2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a15      	ldr	r2, [pc, #84]	; (8004118 <UART_AdvFeatureConfig+0x160>)
 80040c2:	4013      	ands	r3, r2
 80040c4:	0019      	movs	r1, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	2280      	movs	r2, #128	; 0x80
 80040d8:	4013      	ands	r3, r2
 80040da:	d00b      	beq.n	80040f4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	4a0e      	ldr	r2, [pc, #56]	; (800411c <UART_AdvFeatureConfig+0x164>)
 80040e4:	4013      	ands	r3, r2
 80040e6:	0019      	movs	r1, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	605a      	str	r2, [r3, #4]
  }
}
 80040f4:	46c0      	nop			; (mov r8, r8)
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b002      	add	sp, #8
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	fffdffff 	.word	0xfffdffff
 8004100:	fffeffff 	.word	0xfffeffff
 8004104:	fffbffff 	.word	0xfffbffff
 8004108:	ffff7fff 	.word	0xffff7fff
 800410c:	ffffefff 	.word	0xffffefff
 8004110:	ffffdfff 	.word	0xffffdfff
 8004114:	ffefffff 	.word	0xffefffff
 8004118:	ff9fffff 	.word	0xff9fffff
 800411c:	fff7ffff 	.word	0xfff7ffff

08004120 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b092      	sub	sp, #72	; 0x48
 8004124:	af02      	add	r7, sp, #8
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2284      	movs	r2, #132	; 0x84
 800412c:	2100      	movs	r1, #0
 800412e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004130:	f7fc fec6 	bl	8000ec0 <HAL_GetTick>
 8004134:	0003      	movs	r3, r0
 8004136:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2208      	movs	r2, #8
 8004140:	4013      	ands	r3, r2
 8004142:	2b08      	cmp	r3, #8
 8004144:	d12c      	bne.n	80041a0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004146:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004148:	2280      	movs	r2, #128	; 0x80
 800414a:	0391      	lsls	r1, r2, #14
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	4a46      	ldr	r2, [pc, #280]	; (8004268 <UART_CheckIdleState+0x148>)
 8004150:	9200      	str	r2, [sp, #0]
 8004152:	2200      	movs	r2, #0
 8004154:	f000 f88c 	bl	8004270 <UART_WaitOnFlagUntilTimeout>
 8004158:	1e03      	subs	r3, r0, #0
 800415a:	d021      	beq.n	80041a0 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800415c:	f3ef 8310 	mrs	r3, PRIMASK
 8004160:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004164:	63bb      	str	r3, [r7, #56]	; 0x38
 8004166:	2301      	movs	r3, #1
 8004168:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800416a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800416c:	f383 8810 	msr	PRIMASK, r3
}
 8004170:	46c0      	nop			; (mov r8, r8)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2180      	movs	r1, #128	; 0x80
 800417e:	438a      	bics	r2, r1
 8004180:	601a      	str	r2, [r3, #0]
 8004182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004184:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004188:	f383 8810 	msr	PRIMASK, r3
}
 800418c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2220      	movs	r2, #32
 8004192:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2278      	movs	r2, #120	; 0x78
 8004198:	2100      	movs	r1, #0
 800419a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e05f      	b.n	8004260 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2204      	movs	r2, #4
 80041a8:	4013      	ands	r3, r2
 80041aa:	2b04      	cmp	r3, #4
 80041ac:	d146      	bne.n	800423c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041b0:	2280      	movs	r2, #128	; 0x80
 80041b2:	03d1      	lsls	r1, r2, #15
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	4a2c      	ldr	r2, [pc, #176]	; (8004268 <UART_CheckIdleState+0x148>)
 80041b8:	9200      	str	r2, [sp, #0]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f000 f858 	bl	8004270 <UART_WaitOnFlagUntilTimeout>
 80041c0:	1e03      	subs	r3, r0, #0
 80041c2:	d03b      	beq.n	800423c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041c4:	f3ef 8310 	mrs	r3, PRIMASK
 80041c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80041ca:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041cc:	637b      	str	r3, [r7, #52]	; 0x34
 80041ce:	2301      	movs	r3, #1
 80041d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	f383 8810 	msr	PRIMASK, r3
}
 80041d8:	46c0      	nop			; (mov r8, r8)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4921      	ldr	r1, [pc, #132]	; (800426c <UART_CheckIdleState+0x14c>)
 80041e6:	400a      	ands	r2, r1
 80041e8:	601a      	str	r2, [r3, #0]
 80041ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f383 8810 	msr	PRIMASK, r3
}
 80041f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041f6:	f3ef 8310 	mrs	r3, PRIMASK
 80041fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80041fc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041fe:	633b      	str	r3, [r7, #48]	; 0x30
 8004200:	2301      	movs	r3, #1
 8004202:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	f383 8810 	msr	PRIMASK, r3
}
 800420a:	46c0      	nop			; (mov r8, r8)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	689a      	ldr	r2, [r3, #8]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2101      	movs	r1, #1
 8004218:	438a      	bics	r2, r1
 800421a:	609a      	str	r2, [r3, #8]
 800421c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800421e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004220:	6a3b      	ldr	r3, [r7, #32]
 8004222:	f383 8810 	msr	PRIMASK, r3
}
 8004226:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2280      	movs	r2, #128	; 0x80
 800422c:	2120      	movs	r1, #32
 800422e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2278      	movs	r2, #120	; 0x78
 8004234:	2100      	movs	r1, #0
 8004236:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e011      	b.n	8004260 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2280      	movs	r2, #128	; 0x80
 8004246:	2120      	movs	r1, #32
 8004248:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2278      	movs	r2, #120	; 0x78
 800425a:	2100      	movs	r1, #0
 800425c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	0018      	movs	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	b010      	add	sp, #64	; 0x40
 8004266:	bd80      	pop	{r7, pc}
 8004268:	01ffffff 	.word	0x01ffffff
 800426c:	fffffedf 	.word	0xfffffedf

08004270 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	603b      	str	r3, [r7, #0]
 800427c:	1dfb      	adds	r3, r7, #7
 800427e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004280:	e04b      	b.n	800431a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	3301      	adds	r3, #1
 8004286:	d048      	beq.n	800431a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004288:	f7fc fe1a 	bl	8000ec0 <HAL_GetTick>
 800428c:	0002      	movs	r2, r0
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	69ba      	ldr	r2, [r7, #24]
 8004294:	429a      	cmp	r2, r3
 8004296:	d302      	bcc.n	800429e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e04b      	b.n	800433a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2204      	movs	r2, #4
 80042aa:	4013      	ands	r3, r2
 80042ac:	d035      	beq.n	800431a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	69db      	ldr	r3, [r3, #28]
 80042b4:	2208      	movs	r2, #8
 80042b6:	4013      	ands	r3, r2
 80042b8:	2b08      	cmp	r3, #8
 80042ba:	d111      	bne.n	80042e0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2208      	movs	r2, #8
 80042c2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	0018      	movs	r0, r3
 80042c8:	f000 f83c 	bl	8004344 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2284      	movs	r2, #132	; 0x84
 80042d0:	2108      	movs	r1, #8
 80042d2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2278      	movs	r2, #120	; 0x78
 80042d8:	2100      	movs	r1, #0
 80042da:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e02c      	b.n	800433a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	69da      	ldr	r2, [r3, #28]
 80042e6:	2380      	movs	r3, #128	; 0x80
 80042e8:	011b      	lsls	r3, r3, #4
 80042ea:	401a      	ands	r2, r3
 80042ec:	2380      	movs	r3, #128	; 0x80
 80042ee:	011b      	lsls	r3, r3, #4
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d112      	bne.n	800431a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2280      	movs	r2, #128	; 0x80
 80042fa:	0112      	lsls	r2, r2, #4
 80042fc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	0018      	movs	r0, r3
 8004302:	f000 f81f 	bl	8004344 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2284      	movs	r2, #132	; 0x84
 800430a:	2120      	movs	r1, #32
 800430c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2278      	movs	r2, #120	; 0x78
 8004312:	2100      	movs	r1, #0
 8004314:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e00f      	b.n	800433a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	69db      	ldr	r3, [r3, #28]
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	4013      	ands	r3, r2
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	425a      	negs	r2, r3
 800432a:	4153      	adcs	r3, r2
 800432c:	b2db      	uxtb	r3, r3
 800432e:	001a      	movs	r2, r3
 8004330:	1dfb      	adds	r3, r7, #7
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	429a      	cmp	r2, r3
 8004336:	d0a4      	beq.n	8004282 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	0018      	movs	r0, r3
 800433c:	46bd      	mov	sp, r7
 800433e:	b004      	add	sp, #16
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b08e      	sub	sp, #56	; 0x38
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800434c:	f3ef 8310 	mrs	r3, PRIMASK
 8004350:	617b      	str	r3, [r7, #20]
  return(result);
 8004352:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004354:	637b      	str	r3, [r7, #52]	; 0x34
 8004356:	2301      	movs	r3, #1
 8004358:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	f383 8810 	msr	PRIMASK, r3
}
 8004360:	46c0      	nop			; (mov r8, r8)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4926      	ldr	r1, [pc, #152]	; (8004408 <UART_EndRxTransfer+0xc4>)
 800436e:	400a      	ands	r2, r1
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004374:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	f383 8810 	msr	PRIMASK, r3
}
 800437c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800437e:	f3ef 8310 	mrs	r3, PRIMASK
 8004382:	623b      	str	r3, [r7, #32]
  return(result);
 8004384:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004386:	633b      	str	r3, [r7, #48]	; 0x30
 8004388:	2301      	movs	r3, #1
 800438a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800438c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438e:	f383 8810 	msr	PRIMASK, r3
}
 8004392:	46c0      	nop			; (mov r8, r8)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689a      	ldr	r2, [r3, #8]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2101      	movs	r1, #1
 80043a0:	438a      	bics	r2, r1
 80043a2:	609a      	str	r2, [r3, #8]
 80043a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043a6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043aa:	f383 8810 	msr	PRIMASK, r3
}
 80043ae:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d118      	bne.n	80043ea <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043b8:	f3ef 8310 	mrs	r3, PRIMASK
 80043bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80043be:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043c2:	2301      	movs	r3, #1
 80043c4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f383 8810 	msr	PRIMASK, r3
}
 80043cc:	46c0      	nop			; (mov r8, r8)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2110      	movs	r1, #16
 80043da:	438a      	bics	r2, r1
 80043dc:	601a      	str	r2, [r3, #0]
 80043de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	f383 8810 	msr	PRIMASK, r3
}
 80043e8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2280      	movs	r2, #128	; 0x80
 80043ee:	2120      	movs	r1, #32
 80043f0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	669a      	str	r2, [r3, #104]	; 0x68
}
 80043fe:	46c0      	nop			; (mov r8, r8)
 8004400:	46bd      	mov	sp, r7
 8004402:	b00e      	add	sp, #56	; 0x38
 8004404:	bd80      	pop	{r7, pc}
 8004406:	46c0      	nop			; (mov r8, r8)
 8004408:	fffffedf 	.word	0xfffffedf

0800440c <__libc_init_array>:
 800440c:	b570      	push	{r4, r5, r6, lr}
 800440e:	2600      	movs	r6, #0
 8004410:	4d0c      	ldr	r5, [pc, #48]	; (8004444 <__libc_init_array+0x38>)
 8004412:	4c0d      	ldr	r4, [pc, #52]	; (8004448 <__libc_init_array+0x3c>)
 8004414:	1b64      	subs	r4, r4, r5
 8004416:	10a4      	asrs	r4, r4, #2
 8004418:	42a6      	cmp	r6, r4
 800441a:	d109      	bne.n	8004430 <__libc_init_array+0x24>
 800441c:	2600      	movs	r6, #0
 800441e:	f000 f87d 	bl	800451c <_init>
 8004422:	4d0a      	ldr	r5, [pc, #40]	; (800444c <__libc_init_array+0x40>)
 8004424:	4c0a      	ldr	r4, [pc, #40]	; (8004450 <__libc_init_array+0x44>)
 8004426:	1b64      	subs	r4, r4, r5
 8004428:	10a4      	asrs	r4, r4, #2
 800442a:	42a6      	cmp	r6, r4
 800442c:	d105      	bne.n	800443a <__libc_init_array+0x2e>
 800442e:	bd70      	pop	{r4, r5, r6, pc}
 8004430:	00b3      	lsls	r3, r6, #2
 8004432:	58eb      	ldr	r3, [r5, r3]
 8004434:	4798      	blx	r3
 8004436:	3601      	adds	r6, #1
 8004438:	e7ee      	b.n	8004418 <__libc_init_array+0xc>
 800443a:	00b3      	lsls	r3, r6, #2
 800443c:	58eb      	ldr	r3, [r5, r3]
 800443e:	4798      	blx	r3
 8004440:	3601      	adds	r6, #1
 8004442:	e7f2      	b.n	800442a <__libc_init_array+0x1e>
 8004444:	080045d0 	.word	0x080045d0
 8004448:	080045d0 	.word	0x080045d0
 800444c:	080045d0 	.word	0x080045d0
 8004450:	080045d4 	.word	0x080045d4

08004454 <__itoa>:
 8004454:	1e93      	subs	r3, r2, #2
 8004456:	b510      	push	{r4, lr}
 8004458:	000c      	movs	r4, r1
 800445a:	2b22      	cmp	r3, #34	; 0x22
 800445c:	d904      	bls.n	8004468 <__itoa+0x14>
 800445e:	2300      	movs	r3, #0
 8004460:	001c      	movs	r4, r3
 8004462:	700b      	strb	r3, [r1, #0]
 8004464:	0020      	movs	r0, r4
 8004466:	bd10      	pop	{r4, pc}
 8004468:	2a0a      	cmp	r2, #10
 800446a:	d109      	bne.n	8004480 <__itoa+0x2c>
 800446c:	2800      	cmp	r0, #0
 800446e:	da07      	bge.n	8004480 <__itoa+0x2c>
 8004470:	232d      	movs	r3, #45	; 0x2d
 8004472:	700b      	strb	r3, [r1, #0]
 8004474:	2101      	movs	r1, #1
 8004476:	4240      	negs	r0, r0
 8004478:	1861      	adds	r1, r4, r1
 800447a:	f000 f80f 	bl	800449c <__utoa>
 800447e:	e7f1      	b.n	8004464 <__itoa+0x10>
 8004480:	2100      	movs	r1, #0
 8004482:	e7f9      	b.n	8004478 <__itoa+0x24>

08004484 <itoa>:
 8004484:	b510      	push	{r4, lr}
 8004486:	f7ff ffe5 	bl	8004454 <__itoa>
 800448a:	bd10      	pop	{r4, pc}

0800448c <memset>:
 800448c:	0003      	movs	r3, r0
 800448e:	1882      	adds	r2, r0, r2
 8004490:	4293      	cmp	r3, r2
 8004492:	d100      	bne.n	8004496 <memset+0xa>
 8004494:	4770      	bx	lr
 8004496:	7019      	strb	r1, [r3, #0]
 8004498:	3301      	adds	r3, #1
 800449a:	e7f9      	b.n	8004490 <memset+0x4>

0800449c <__utoa>:
 800449c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800449e:	000c      	movs	r4, r1
 80044a0:	0016      	movs	r6, r2
 80044a2:	b08d      	sub	sp, #52	; 0x34
 80044a4:	2225      	movs	r2, #37	; 0x25
 80044a6:	0007      	movs	r7, r0
 80044a8:	4916      	ldr	r1, [pc, #88]	; (8004504 <__utoa+0x68>)
 80044aa:	a802      	add	r0, sp, #8
 80044ac:	f000 f82c 	bl	8004508 <memcpy>
 80044b0:	1e62      	subs	r2, r4, #1
 80044b2:	9200      	str	r2, [sp, #0]
 80044b4:	1eb3      	subs	r3, r6, #2
 80044b6:	aa02      	add	r2, sp, #8
 80044b8:	2500      	movs	r5, #0
 80044ba:	9201      	str	r2, [sp, #4]
 80044bc:	2b22      	cmp	r3, #34	; 0x22
 80044be:	d904      	bls.n	80044ca <__utoa+0x2e>
 80044c0:	7025      	strb	r5, [r4, #0]
 80044c2:	002c      	movs	r4, r5
 80044c4:	0020      	movs	r0, r4
 80044c6:	b00d      	add	sp, #52	; 0x34
 80044c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044ca:	0038      	movs	r0, r7
 80044cc:	0031      	movs	r1, r6
 80044ce:	f7fb fea9 	bl	8000224 <__aeabi_uidivmod>
 80044d2:	000b      	movs	r3, r1
 80044d4:	9a01      	ldr	r2, [sp, #4]
 80044d6:	0029      	movs	r1, r5
 80044d8:	5cd3      	ldrb	r3, [r2, r3]
 80044da:	9a00      	ldr	r2, [sp, #0]
 80044dc:	3501      	adds	r5, #1
 80044de:	5553      	strb	r3, [r2, r5]
 80044e0:	003b      	movs	r3, r7
 80044e2:	0007      	movs	r7, r0
 80044e4:	429e      	cmp	r6, r3
 80044e6:	d9f0      	bls.n	80044ca <__utoa+0x2e>
 80044e8:	2300      	movs	r3, #0
 80044ea:	0022      	movs	r2, r4
 80044ec:	5563      	strb	r3, [r4, r5]
 80044ee:	000b      	movs	r3, r1
 80044f0:	1ac8      	subs	r0, r1, r3
 80044f2:	4283      	cmp	r3, r0
 80044f4:	dde6      	ble.n	80044c4 <__utoa+0x28>
 80044f6:	7810      	ldrb	r0, [r2, #0]
 80044f8:	5ce5      	ldrb	r5, [r4, r3]
 80044fa:	7015      	strb	r5, [r2, #0]
 80044fc:	54e0      	strb	r0, [r4, r3]
 80044fe:	3201      	adds	r2, #1
 8004500:	3b01      	subs	r3, #1
 8004502:	e7f5      	b.n	80044f0 <__utoa+0x54>
 8004504:	080045a0 	.word	0x080045a0

08004508 <memcpy>:
 8004508:	2300      	movs	r3, #0
 800450a:	b510      	push	{r4, lr}
 800450c:	429a      	cmp	r2, r3
 800450e:	d100      	bne.n	8004512 <memcpy+0xa>
 8004510:	bd10      	pop	{r4, pc}
 8004512:	5ccc      	ldrb	r4, [r1, r3]
 8004514:	54c4      	strb	r4, [r0, r3]
 8004516:	3301      	adds	r3, #1
 8004518:	e7f8      	b.n	800450c <memcpy+0x4>
	...

0800451c <_init>:
 800451c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800451e:	46c0      	nop			; (mov r8, r8)
 8004520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004522:	bc08      	pop	{r3}
 8004524:	469e      	mov	lr, r3
 8004526:	4770      	bx	lr

08004528 <_fini>:
 8004528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800452a:	46c0      	nop			; (mov r8, r8)
 800452c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800452e:	bc08      	pop	{r3}
 8004530:	469e      	mov	lr, r3
 8004532:	4770      	bx	lr
