<stg><name>Loop_Loop_Row_proc</name>


<trans_list>

<trans id="2235" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3440" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3441" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3442" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3443" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3444" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3445" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3446" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3447" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3448" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3449" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3450" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3454" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3460" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3461" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3462" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3465" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3472" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3473" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3483" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3488" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3489" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3498" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3499" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3501" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3502" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3503" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3504" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3505" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3506" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3507" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3508" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3509" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3510" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3511" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3512" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3513" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3514" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3515" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3516" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3517" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3518" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3519" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3520" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3521" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3522" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3523" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3524" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3525" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3526" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3527" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3528" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3529" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3530" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3531" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3532" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3533" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3534" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3535" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3536" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3537" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3538" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3539" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3540" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3541" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3542" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3543" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3544" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3545" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3546" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3547" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3548" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3549" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3550" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3551" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3552" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3553" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3554" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3555" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3556" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3557" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3558" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3559" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3560" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3561" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3562" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3563" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3564" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3565" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3566" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3567" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3568" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3569" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3570" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3571" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3572" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3573" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3574" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3575" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3576" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3577" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3578" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3579" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3580" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3581" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3582" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3583" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3584" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3585" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3586" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3587" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3588" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3589" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3590" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3591" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3592" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3593" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3594" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3595" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3596" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3597" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3598" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3599" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3600" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3601" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3602" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3603" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3604" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3605" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3606" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3607" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3608" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3609" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3610" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3611" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3612" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3613" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3614" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3615" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3616" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3617" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3618" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3640" from="191" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3641" from="191" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3619" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3620" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3621" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3622" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3623" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3624" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3625" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3626" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3627" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3628" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3629" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3630" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3631" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3632" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3633" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3634" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3635" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3636" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3637" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3638" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3639" from="212" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="32">
<![CDATA[
entry:0  %mu_diagonal_V_1 = alloca i10

]]></Node>
<StgValue><ssdm name="mu_diagonal_V_1"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="32">
<![CDATA[
entry:1  %mu_right_V_1 = alloca i10

]]></Node>
<StgValue><ssdm name="mu_right_V_1"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
entry:2  %right_value_V_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_value_V_1"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="64">
<![CDATA[
entry:6  %cost_last_line_15_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="64">
<![CDATA[
entry:7  %cost_last_line_14_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="64">
<![CDATA[
entry:8  %cost_last_line_13_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="64">
<![CDATA[
entry:9  %cost_last_line_12_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="64">
<![CDATA[
entry:10  %cost_last_line_11_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="64">
<![CDATA[
entry:11  %cost_last_line_10_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="64">
<![CDATA[
entry:12  %cost_last_line_9_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="64">
<![CDATA[
entry:13  %cost_last_line_8_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="64">
<![CDATA[
entry:14  %cost_last_line_7_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="64">
<![CDATA[
entry:15  %cost_last_line_6_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="64">
<![CDATA[
entry:16  %cost_last_line_5_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="64">
<![CDATA[
entry:17  %cost_last_line_4_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="64">
<![CDATA[
entry:18  %cost_last_line_3_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="64">
<![CDATA[
entry:19  %cost_last_line_2_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="64">
<![CDATA[
entry:20  %cost_last_line_1_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="64">
<![CDATA[
entry:21  %cost_last_line_0_V = alloca [360 x i9], align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="64">
<![CDATA[
entry:22  %pixel_values_left_V = alloca [360 x i8], align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49  %fx1_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %fx1_loc)

]]></Node>
<StgValue><ssdm name="fx1_loc_read"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50  %fx2_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %fx2_loc)

]]></Node>
<StgValue><ssdm name="fx2_loc_read"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51  %fy1_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %fy1_loc)

]]></Node>
<StgValue><ssdm name="fy1_loc_read"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52  %fy2_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %fy2_loc)

]]></Node>
<StgValue><ssdm name="fy2_loc_read"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53  %cx1_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %cx1_loc)

]]></Node>
<StgValue><ssdm name="cx1_loc_read"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54  %cx2_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %cx2_loc)

]]></Node>
<StgValue><ssdm name="cx2_loc_read"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55  %cy1_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %cy1_loc)

]]></Node>
<StgValue><ssdm name="cy1_loc_read"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:56  %cy2_loc_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %cy2_loc)

]]></Node>
<StgValue><ssdm name="cy2_loc_read"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57  %PAR_L_RINV_val_0_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_0_0_loc)

]]></Node>
<StgValue><ssdm name="PAR_L_RINV_val_0_0_s"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58  %PAR_L_RINV_val_0_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_0_1_loc)

]]></Node>
<StgValue><ssdm name="PAR_L_RINV_val_0_1_s"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59  %PAR_L_RINV_val_0_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_0_2_loc)

]]></Node>
<StgValue><ssdm name="PAR_L_RINV_val_0_2_s"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60  %PAR_L_RINV_val_1_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_1_0_loc)

]]></Node>
<StgValue><ssdm name="PAR_L_RINV_val_1_0_s"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61  %PAR_L_RINV_val_1_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_1_1_loc)

]]></Node>
<StgValue><ssdm name="PAR_L_RINV_val_1_1_s"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62  %PAR_L_RINV_val_1_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_1_2_loc)

]]></Node>
<StgValue><ssdm name="PAR_L_RINV_val_1_2_s"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63  %PAR_L_RINV_val_2_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_2_0_loc)

]]></Node>
<StgValue><ssdm name="PAR_L_RINV_val_2_0_s"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:64  %PAR_L_RINV_val_2_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_2_1_loc)

]]></Node>
<StgValue><ssdm name="PAR_L_RINV_val_2_1_s"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65  %PAR_L_RINV_val_2_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_L_RINV_val_2_2_loc)

]]></Node>
<StgValue><ssdm name="PAR_L_RINV_val_2_2_s"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:66  %PAR_R_RINV_val_0_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_0_0_loc)

]]></Node>
<StgValue><ssdm name="PAR_R_RINV_val_0_0_s"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67  %PAR_R_RINV_val_0_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_0_1_loc)

]]></Node>
<StgValue><ssdm name="PAR_R_RINV_val_0_1_s"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:68  %PAR_R_RINV_val_0_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_0_2_loc)

]]></Node>
<StgValue><ssdm name="PAR_R_RINV_val_0_2_s"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69  %PAR_R_RINV_val_1_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_1_0_loc)

]]></Node>
<StgValue><ssdm name="PAR_R_RINV_val_1_0_s"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:70  %PAR_R_RINV_val_1_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_1_1_loc)

]]></Node>
<StgValue><ssdm name="PAR_R_RINV_val_1_1_s"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71  %PAR_R_RINV_val_1_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_1_2_loc)

]]></Node>
<StgValue><ssdm name="PAR_R_RINV_val_1_2_s"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:72  %PAR_R_RINV_val_2_0_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_2_0_loc)

]]></Node>
<StgValue><ssdm name="PAR_R_RINV_val_2_0_s"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73  %PAR_R_RINV_val_2_1_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_2_1_loc)

]]></Node>
<StgValue><ssdm name="PAR_R_RINV_val_2_1_s"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74  %PAR_R_RINV_val_2_2_s = call float @_ssdm_op_Read.ap_fifo.floatP(float* %PAR_R_RINV_val_2_2_loc)

]]></Node>
<StgValue><ssdm name="PAR_R_RINV_val_2_2_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="260" st_id="2" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75  %tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_16_i_i"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77  %tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79  %tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81  %tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="264" st_id="3" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75  %tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_16_i_i"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77  %tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79  %tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81  %tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4  %cols_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols_V)

]]></Node>
<StgValue><ssdm name="cols_V_read"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %rows_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows_V)

]]></Node>
<StgValue><ssdm name="rows_V_read"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75  %tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_16_i_i"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77  %tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79  %tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81  %tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
entry:83  %tmp_124_i_i = uitofp i32 %cols_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_124_i_i"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
entry:84  %tmp_132_i_i = uitofp i32 %rows_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_132_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="276" st_id="5" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75  %tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_16_i_i"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77  %tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79  %tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81  %tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
entry:83  %tmp_124_i_i = uitofp i32 %cols_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_124_i_i"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
entry:84  %tmp_132_i_i = uitofp i32 %rows_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_132_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="282" st_id="6" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75  %tmp_16_i_i = fadd float %fx1_loc_read, %fx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_16_i_i"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77  %tmp_17_i_i = fadd float %fy1_loc_read, %fy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79  %tmp_18_i_i = fadd float %cx1_loc_read, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81  %tmp_19_i_i = fadd float %cy1_loc_read, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
entry:83  %tmp_124_i_i = uitofp i32 %cols_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_124_i_i"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
entry:84  %tmp_132_i_i = uitofp i32 %rows_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_132_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="288" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76  %fx = fmul float %tmp_16_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78  %fy = fmul float %tmp_17_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="fy"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80  %cx = fmul float %tmp_18_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="cx"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82  %cy = fmul float %tmp_19_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="cy"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
entry:83  %tmp_124_i_i = uitofp i32 %cols_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_124_i_i"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
entry:84  %tmp_132_i_i = uitofp i32 %rows_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_132_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="294" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76  %fx = fmul float %tmp_16_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78  %fy = fmul float %tmp_17_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="fy"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80  %cx = fmul float %tmp_18_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="cx"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82  %cy = fmul float %tmp_19_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="cy"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
entry:83  %tmp_124_i_i = uitofp i32 %cols_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_124_i_i"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
entry:84  %tmp_132_i_i = uitofp i32 %rows_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_132_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="300" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76  %fx = fmul float %tmp_16_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78  %fy = fmul float %tmp_17_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="fy"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80  %cx = fmul float %tmp_18_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="cx"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82  %cy = fmul float %tmp_19_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="cy"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
entry:83  %tmp_124_i_i = uitofp i32 %cols_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_124_i_i"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
entry:84  %tmp_132_i_i = uitofp i32 %rows_V_read to double

]]></Node>
<StgValue><ssdm name="tmp_132_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %dMap_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* %fx1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str453, i32 0, i32 0, [1 x i8]* @p_str454, [1 x i8]* @p_str455, [1 x i8]* @p_str456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str457, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(float* %fx2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str458, i32 0, i32 0, [1 x i8]* @p_str459, [1 x i8]* @p_str460, [1 x i8]* @p_str461, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str462, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecInterface(float* %fy1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str463, i32 0, i32 0, [1 x i8]* @p_str464, [1 x i8]* @p_str465, [1 x i8]* @p_str466, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str467, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(float* %fy2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str468, i32 0, i32 0, [1 x i8]* @p_str469, [1 x i8]* @p_str470, [1 x i8]* @p_str471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str472, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecInterface(float* %cx1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str473, i32 0, i32 0, [1 x i8]* @p_str474, [1 x i8]* @p_str475, [1 x i8]* @p_str476, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str477, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(float* %cx2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str478, i32 0, i32 0, [1 x i8]* @p_str479, [1 x i8]* @p_str480, [1 x i8]* @p_str481, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str482, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecInterface(float* %cy1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str483, i32 0, i32 0, [1 x i8]* @p_str484, [1 x i8]* @p_str485, [1 x i8]* @p_str486, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str487, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(float* %cy2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str488, i32 0, i32 0, [1 x i8]* @p_str489, [1 x i8]* @p_str490, [1 x i8]* @p_str491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str492, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_0_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str493, i32 0, i32 0, [1 x i8]* @p_str494, [1 x i8]* @p_str495, [1 x i8]* @p_str496, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str497, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_0_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str498, i32 0, i32 0, [1 x i8]* @p_str499, [1 x i8]* @p_str500, [1 x i8]* @p_str501, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str502, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_0_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_1_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str508, i32 0, i32 0, [1 x i8]* @p_str509, [1 x i8]* @p_str510, [1 x i8]* @p_str511, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str512, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:35  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_1_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str513, i32 0, i32 0, [1 x i8]* @p_str514, [1 x i8]* @p_str515, [1 x i8]* @p_str516, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str517, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_1_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str518, i32 0, i32 0, [1 x i8]* @p_str519, [1 x i8]* @p_str520, [1 x i8]* @p_str521, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str522, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_2_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str523, i32 0, i32 0, [1 x i8]* @p_str524, [1 x i8]* @p_str525, [1 x i8]* @p_str526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str527, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_2_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str528, i32 0, i32 0, [1 x i8]* @p_str529, [1 x i8]* @p_str530, [1 x i8]* @p_str531, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str532, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:39  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_L_RINV_val_2_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str533, i32 0, i32 0, [1 x i8]* @p_str534, [1 x i8]* @p_str535, [1 x i8]* @p_str536, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str537, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:40  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_0_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str538, i32 0, i32 0, [1 x i8]* @p_str539, [1 x i8]* @p_str540, [1 x i8]* @p_str541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str542, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:41  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_0_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str543, i32 0, i32 0, [1 x i8]* @p_str544, [1 x i8]* @p_str545, [1 x i8]* @p_str546, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str547, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:42  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_0_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str548, i32 0, i32 0, [1 x i8]* @p_str549, [1 x i8]* @p_str550, [1 x i8]* @p_str551, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str552, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:43  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_1_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str553, i32 0, i32 0, [1 x i8]* @p_str554, [1 x i8]* @p_str555, [1 x i8]* @p_str556, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str557, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:44  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_1_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str558, i32 0, i32 0, [1 x i8]* @p_str559, [1 x i8]* @p_str560, [1 x i8]* @p_str561, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str562, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:45  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_1_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str563, i32 0, i32 0, [1 x i8]* @p_str564, [1 x i8]* @p_str565, [1 x i8]* @p_str566, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str567, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:46  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_2_0_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str568, i32 0, i32 0, [1 x i8]* @p_str569, [1 x i8]* @p_str570, [1 x i8]* @p_str571, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str572, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:47  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_2_1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:48  call void (...)* @_ssdm_op_SpecInterface(float* %PAR_R_RINV_val_2_2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str578, i32 0, i32 0, [1 x i8]* @p_str579, [1 x i8]* @p_str580, [1 x i8]* @p_str581, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str582, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76  %fx = fmul float %tmp_16_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="fx"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:78  %fy = fmul float %tmp_17_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="fy"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:80  %cx = fmul float %tmp_18_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="cx"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82  %cy = fmul float %tmp_19_i_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="cy"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="33" op_0_bw="32">
<![CDATA[
entry:85  %lhs_V_cast_i_i = zext i32 %cols_V_read to i33

]]></Node>
<StgValue><ssdm name="lhs_V_cast_i_i"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:86  %ret_V = add i33 -1, %lhs_V_cast_i_i

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
entry:87  %tmp_124_i_i_to_int1 = bitcast double %tmp_124_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_124_i_i_to_int1"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="52" op_0_bw="64">
<![CDATA[
entry:88  %tmp = trunc i64 %tmp_124_i_i_to_int1 to i52

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:89  %notrhs3 = icmp eq i52 %tmp, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
entry:90  %tmp_132_i_i_to_int1 = bitcast double %tmp_132_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_132_i_i_to_int1"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="52" op_0_bw="64">
<![CDATA[
entry:91  %tmp_15 = trunc i64 %tmp_132_i_i_to_int1 to i52

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry:92  %notrhs5 = icmp eq i52 %tmp_15, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
entry:93  %cast = zext i32 %rows_V_read to i64

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
entry:94  %cast1 = zext i32 %cols_V_read to i64

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:95  %bound = mul i64 %cast1, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
entry:96  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i64 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge1515.15.i.i ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i_op_assign_s = phi i32 [ 0, %entry ], [ %tmp_39_i_i_mid2_v_v_s, %._crit_edge1515.15.i.i ]

]]></Node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %i_op_assign_1 = phi i32 [ 0, %entry ], [ %col, %._crit_edge1515.15.i.i ]

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %exitcond_flatten = icmp eq i64 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:0  %row = add nsw i32 1, %i_op_assign_s

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:2  %exitcond8_i_i = icmp eq i32 %i_op_assign_1, %cols_V_read

]]></Node>
<StgValue><ssdm name="exitcond8_i_i"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:3  %i_op_assign_29_mid2 = select i1 %exitcond8_i_i, i32 0, i32 %i_op_assign_1

]]></Node>
<StgValue><ssdm name="i_op_assign_29_mid2"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:4  %tmp_30_i_i_mid1 = icmp sgt i32 %row, 0

]]></Node>
<StgValue><ssdm name="tmp_30_i_i_mid1"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:5  %tmp_30_i_i = icmp sgt i32 %i_op_assign_s, 0

]]></Node>
<StgValue><ssdm name="tmp_30_i_i"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:6  %tmp_30_i_i_mid2 = select i1 %exitcond8_i_i, i1 %tmp_30_i_i_mid1, i1 %tmp_30_i_i

]]></Node>
<StgValue><ssdm name="tmp_30_i_i_mid2"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:133  %tmp_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_124_i_i_to_int1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:137  %notlhs3 = icmp ne i11 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:138  %tmp_11 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:146  %tmp_18 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_132_i_i_to_int1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:150  %notlhs5 = icmp ne i11 %tmp_18, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:151  %tmp_20 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1512.i.i:0  br i1 %tmp_30_i_i_mid2, label %2, label %._crit_edge1513.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="33" op_0_bw="32">
<![CDATA[
:0  %tmp_239_cast_i_i = sext i32 %i_op_assign_29_mid2 to i33

]]></Node>
<StgValue><ssdm name="tmp_239_cast_i_i"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %tmp_240_i_i = icmp slt i33 %tmp_239_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_240_i_i"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_240_i_i, label %3, label %._crit_edge1513.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="369" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:7  %tmp_39_i_i_mid2_v_v_s = select i1 %exitcond8_i_i, i32 %row, i32 %i_op_assign_s

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v_s"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.reset:8  %tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="371" st_id="13" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.reset:8  %tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v_1"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.reset:20  %tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float

]]></Node>
<StgValue><ssdm name="tmp_35_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="373" st_id="14" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.reset:8  %tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v_1"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.reset:20  %tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float

]]></Node>
<StgValue><ssdm name="tmp_35_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="375" st_id="15" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.reset:8  %tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v_1"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.reset:20  %tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float

]]></Node>
<StgValue><ssdm name="tmp_35_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="377" st_id="16" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.reset:8  %tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v_1"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.reset:20  %tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float

]]></Node>
<StgValue><ssdm name="tmp_35_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="379" st_id="17" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.reset:8  %tmp_39_i_i_mid2_v_v_1 = sitofp i32 %tmp_39_i_i_mid2_v_v_s to float

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v_1"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.reset:20  %tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float

]]></Node>
<StgValue><ssdm name="tmp_35_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="381" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:9  %tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
.reset:20  %tmp_35_i_i = sitofp i32 %i_op_assign_29_mid2 to float

]]></Node>
<StgValue><ssdm name="tmp_35_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="383" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:9  %tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:21  %tmp_36_i_i = fsub float %tmp_35_i_i, %cx

]]></Node>
<StgValue><ssdm name="tmp_36_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="385" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:9  %tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:21  %tmp_36_i_i = fsub float %tmp_35_i_i, %cx

]]></Node>
<StgValue><ssdm name="tmp_36_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="387" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:9  %tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:21  %tmp_36_i_i = fsub float %tmp_35_i_i, %cx

]]></Node>
<StgValue><ssdm name="tmp_36_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="389" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:9  %tmp_39_i_i_mid2_v_v = fsub float %tmp_39_i_i_mid2_v_v_1, %cy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v_v"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:21  %tmp_36_i_i = fsub float %tmp_35_i_i, %cx

]]></Node>
<StgValue><ssdm name="tmp_36_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="391" st_id="23" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:21  %tmp_36_i_i = fsub float %tmp_35_i_i, %cx

]]></Node>
<StgValue><ssdm name="tmp_36_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="393" st_id="24" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="395" st_id="25" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="397" st_id="26" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="399" st_id="27" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="401" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %indvar_flatten_next = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1513.i.i:3  %col = add nsw i32 %i_op_assign_29_mid2, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="405" st_id="29" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="407" st_id="30" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="408" st_id="30" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="409" st_id="31" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="411" st_id="32" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="412" st_id="32" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="413" st_id="33" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="415" st_id="34" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="416" st_id="34" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="417" st_id="35" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="418" st_id="35" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="419" st_id="36" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="421" st_id="37" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="422" st_id="37" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="423" st_id="38" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:10  %tmp_39_i_i_mid2_v = fdiv float %tmp_39_i_i_mid2_v_v, %fy

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2_v"/></StgValue>
</operation>

<operation id="424" st_id="38" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="425" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:11  %tmp_39_i_i_mid2 = fmul float %PAR_L_RINV_val_0_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2"/></StgValue>
</operation>

<operation id="426" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:12  %tmp_44_i_i_mid2 = fmul float %PAR_L_RINV_val_1_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_44_i_i_mid2"/></StgValue>
</operation>

<operation id="427" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:13  %tmp_48_i_i_mid2 = fmul float %PAR_L_RINV_val_2_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_48_i_i_mid2"/></StgValue>
</operation>

<operation id="428" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:14  %tmp_52_i_i_mid2 = fmul float %PAR_R_RINV_val_0_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_52_i_i_mid2"/></StgValue>
</operation>

<operation id="429" st_id="39" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:22  %tmp_37_i_i = fdiv float %tmp_36_i_i, %fx

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="430" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:11  %tmp_39_i_i_mid2 = fmul float %PAR_L_RINV_val_0_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2"/></StgValue>
</operation>

<operation id="431" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:12  %tmp_44_i_i_mid2 = fmul float %PAR_L_RINV_val_1_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_44_i_i_mid2"/></StgValue>
</operation>

<operation id="432" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:13  %tmp_48_i_i_mid2 = fmul float %PAR_L_RINV_val_2_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_48_i_i_mid2"/></StgValue>
</operation>

<operation id="433" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:14  %tmp_52_i_i_mid2 = fmul float %PAR_R_RINV_val_0_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_52_i_i_mid2"/></StgValue>
</operation>

<operation id="434" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:15  %tmp_56_i_i_mid2 = fmul float %PAR_R_RINV_val_1_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_56_i_i_mid2"/></StgValue>
</operation>

<operation id="435" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:23  %tmp_38_i_i = fmul float %PAR_L_RINV_val_0_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_38_i_i"/></StgValue>
</operation>

<operation id="436" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:26  %tmp_43_i_i = fmul float %PAR_L_RINV_val_1_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>

<operation id="437" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:29  %tmp_47_i_i = fmul float %PAR_L_RINV_val_2_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="438" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:11  %tmp_39_i_i_mid2 = fmul float %PAR_L_RINV_val_0_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2"/></StgValue>
</operation>

<operation id="439" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:12  %tmp_44_i_i_mid2 = fmul float %PAR_L_RINV_val_1_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_44_i_i_mid2"/></StgValue>
</operation>

<operation id="440" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:13  %tmp_48_i_i_mid2 = fmul float %PAR_L_RINV_val_2_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_48_i_i_mid2"/></StgValue>
</operation>

<operation id="441" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:14  %tmp_52_i_i_mid2 = fmul float %PAR_R_RINV_val_0_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_52_i_i_mid2"/></StgValue>
</operation>

<operation id="442" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:15  %tmp_56_i_i_mid2 = fmul float %PAR_R_RINV_val_1_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_56_i_i_mid2"/></StgValue>
</operation>

<operation id="443" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:16  %tmp_60_i_i_mid2 = fmul float %PAR_R_RINV_val_2_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_60_i_i_mid2"/></StgValue>
</operation>

<operation id="444" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:23  %tmp_38_i_i = fmul float %PAR_L_RINV_val_0_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_38_i_i"/></StgValue>
</operation>

<operation id="445" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:26  %tmp_43_i_i = fmul float %PAR_L_RINV_val_1_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>

<operation id="446" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:29  %tmp_47_i_i = fmul float %PAR_L_RINV_val_2_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>

<operation id="447" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:37  %tmp_51_i_i = fmul float %PAR_R_RINV_val_0_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="448" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:40  %tmp_55_i_i = fmul float %PAR_R_RINV_val_1_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_55_i_i"/></StgValue>
</operation>

<operation id="449" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:43  %tmp_59_i_i = fmul float %PAR_R_RINV_val_2_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_59_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="450" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:11  %tmp_39_i_i_mid2 = fmul float %PAR_L_RINV_val_0_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_39_i_i_mid2"/></StgValue>
</operation>

<operation id="451" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:12  %tmp_44_i_i_mid2 = fmul float %PAR_L_RINV_val_1_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_44_i_i_mid2"/></StgValue>
</operation>

<operation id="452" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:13  %tmp_48_i_i_mid2 = fmul float %PAR_L_RINV_val_2_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_48_i_i_mid2"/></StgValue>
</operation>

<operation id="453" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:14  %tmp_52_i_i_mid2 = fmul float %PAR_R_RINV_val_0_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_52_i_i_mid2"/></StgValue>
</operation>

<operation id="454" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:15  %tmp_56_i_i_mid2 = fmul float %PAR_R_RINV_val_1_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_56_i_i_mid2"/></StgValue>
</operation>

<operation id="455" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:16  %tmp_60_i_i_mid2 = fmul float %PAR_R_RINV_val_2_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_60_i_i_mid2"/></StgValue>
</operation>

<operation id="456" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:23  %tmp_38_i_i = fmul float %PAR_L_RINV_val_0_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_38_i_i"/></StgValue>
</operation>

<operation id="457" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:26  %tmp_43_i_i = fmul float %PAR_L_RINV_val_1_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>

<operation id="458" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:29  %tmp_47_i_i = fmul float %PAR_L_RINV_val_2_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>

<operation id="459" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:37  %tmp_51_i_i = fmul float %PAR_R_RINV_val_0_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="460" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:40  %tmp_55_i_i = fmul float %PAR_R_RINV_val_1_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_55_i_i"/></StgValue>
</operation>

<operation id="461" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:43  %tmp_59_i_i = fmul float %PAR_R_RINV_val_2_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_59_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="462" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:15  %tmp_56_i_i_mid2 = fmul float %PAR_R_RINV_val_1_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_56_i_i_mid2"/></StgValue>
</operation>

<operation id="463" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:16  %tmp_60_i_i_mid2 = fmul float %PAR_R_RINV_val_2_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_60_i_i_mid2"/></StgValue>
</operation>

<operation id="464" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:23  %tmp_38_i_i = fmul float %PAR_L_RINV_val_0_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_38_i_i"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:26  %tmp_43_i_i = fmul float %PAR_L_RINV_val_1_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:29  %tmp_47_i_i = fmul float %PAR_L_RINV_val_2_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>

<operation id="467" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:37  %tmp_51_i_i = fmul float %PAR_R_RINV_val_0_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="468" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:40  %tmp_55_i_i = fmul float %PAR_R_RINV_val_1_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_55_i_i"/></StgValue>
</operation>

<operation id="469" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:43  %tmp_59_i_i = fmul float %PAR_R_RINV_val_2_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_59_i_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="470" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:16  %tmp_60_i_i_mid2 = fmul float %PAR_R_RINV_val_2_1_s, %tmp_39_i_i_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_60_i_i_mid2"/></StgValue>
</operation>

<operation id="471" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:24  %tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_40_i_i"/></StgValue>
</operation>

<operation id="472" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:27  %tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="473" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:30  %tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_49_i_i"/></StgValue>
</operation>

<operation id="474" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:37  %tmp_51_i_i = fmul float %PAR_R_RINV_val_0_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="475" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:40  %tmp_55_i_i = fmul float %PAR_R_RINV_val_1_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_55_i_i"/></StgValue>
</operation>

<operation id="476" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:43  %tmp_59_i_i = fmul float %PAR_R_RINV_val_2_0_s, %tmp_37_i_i

]]></Node>
<StgValue><ssdm name="tmp_59_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="477" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:24  %tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_40_i_i"/></StgValue>
</operation>

<operation id="478" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:27  %tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="479" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:30  %tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_49_i_i"/></StgValue>
</operation>

<operation id="480" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:38  %tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="481" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:41  %tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="482" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:44  %tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="483" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:24  %tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_40_i_i"/></StgValue>
</operation>

<operation id="484" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:27  %tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="485" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:30  %tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_49_i_i"/></StgValue>
</operation>

<operation id="486" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:38  %tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="487" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:41  %tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="488" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:44  %tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="489" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:24  %tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_40_i_i"/></StgValue>
</operation>

<operation id="490" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:27  %tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="491" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:30  %tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_49_i_i"/></StgValue>
</operation>

<operation id="492" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:38  %tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="493" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:41  %tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="494" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:44  %tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="495" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:24  %tmp_40_i_i = fadd float %tmp_38_i_i, %tmp_39_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_40_i_i"/></StgValue>
</operation>

<operation id="496" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:27  %tmp_45_i_i = fadd float %tmp_43_i_i, %tmp_44_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="497" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:30  %tmp_49_i_i = fadd float %tmp_47_i_i, %tmp_48_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_49_i_i"/></StgValue>
</operation>

<operation id="498" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:38  %tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="499" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:41  %tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="500" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:44  %tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="501" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:25  %tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_42_i_i"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="503" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:31  %tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_50_i_i"/></StgValue>
</operation>

<operation id="504" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:38  %tmp_53_i_i = fadd float %tmp_51_i_i, %tmp_52_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="505" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:41  %tmp_57_i_i = fadd float %tmp_55_i_i, %tmp_56_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="506" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:44  %tmp_61_i_i = fadd float %tmp_59_i_i, %tmp_60_i_i_mid2

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="507" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:25  %tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_42_i_i"/></StgValue>
</operation>

<operation id="508" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="509" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:31  %tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_50_i_i"/></StgValue>
</operation>

<operation id="510" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:39  %tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="511" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:42  %tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="512" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="513" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:25  %tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_42_i_i"/></StgValue>
</operation>

<operation id="514" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="515" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:31  %tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_50_i_i"/></StgValue>
</operation>

<operation id="516" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:39  %tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="517" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:42  %tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="518" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="519" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:25  %tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_42_i_i"/></StgValue>
</operation>

<operation id="520" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="521" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:31  %tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_50_i_i"/></StgValue>
</operation>

<operation id="522" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:39  %tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="523" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:42  %tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="524" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="525" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:25  %tmp_42_i_i = fadd float %tmp_40_i_i, %PAR_L_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_42_i_i"/></StgValue>
</operation>

<operation id="526" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:28  %tmp_46_i_i = fadd float %tmp_45_i_i, %PAR_L_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="527" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:31  %tmp_50_i_i = fadd float %tmp_49_i_i, %PAR_L_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_50_i_i"/></StgValue>
</operation>

<operation id="528" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:39  %tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="529" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:42  %tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="530" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="531" st_id="54" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="532" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:39  %tmp_54_i_i = fadd float %tmp_53_i_i, %PAR_R_RINV_val_0_2_s

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="533" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:42  %tmp_58_i_i = fadd float %tmp_57_i_i, %PAR_R_RINV_val_1_2_s

]]></Node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="534" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:45  %tmp_62_i_i = fadd float %tmp_61_i_i, %PAR_R_RINV_val_2_2_s

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="535" st_id="55" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="536" st_id="55" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="537" st_id="56" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="538" st_id="56" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="539" st_id="56" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="540" st_id="57" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="541" st_id="57" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="542" st_id="57" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="543" st_id="57" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="544" st_id="58" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="545" st_id="58" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="546" st_id="58" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="547" st_id="58" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="548" st_id="59" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="549" st_id="59" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="550" st_id="59" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="551" st_id="59" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="552" st_id="60" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="553" st_id="60" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="554" st_id="60" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="555" st_id="60" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="556" st_id="61" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="557" st_id="61" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="558" st_id="61" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="559" st_id="61" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="560" st_id="62" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="561" st_id="62" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="562" st_id="62" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="563" st_id="62" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="564" st_id="63" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="565" st_id="63" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="566" st_id="63" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="567" st_id="63" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="568" st_id="64" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="569" st_id="64" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="570" st_id="64" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="571" st_id="64" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="572" st_id="65" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="573" st_id="65" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="574" st_id="65" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="575" st_id="65" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="576" st_id="66" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="578" st_id="66" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="579" st_id="66" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="580" st_id="67" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="581" st_id="67" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="582" st_id="67" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="583" st_id="67" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="584" st_id="68" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="585" st_id="68" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="586" st_id="68" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="587" st_id="68" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="588" st_id="69" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:32  %y1 = fdiv float %tmp_46_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="589" st_id="69" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="590" st_id="69" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="591" st_id="69" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="592" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:33  %tmp_64_i_i = fmul float %y1, %y1

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="593" st_id="70" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:34  %x1 = fdiv float %tmp_42_i_i, %tmp_50_i_i

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="594" st_id="70" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="595" st_id="70" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="596" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:73  %tmp_88_i_i = fmul float %y1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="597" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:33  %tmp_64_i_i = fmul float %y1, %y1

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="598" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:35  %tmp_63_i_i = fmul float %x1, %x1

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="599" st_id="71" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:46  %y2 = fdiv float %tmp_58_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="600" st_id="71" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="601" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:62  %tmp_77_i_i = fmul float %x1, 0x3F40CA0260000000

]]></Node>
<StgValue><ssdm name="tmp_77_i_i"/></StgValue>
</operation>

<operation id="602" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:65  %tmp_80_i_i = fmul float %x1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>

<operation id="603" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  %tmp_85_i_i = fmul float %x1, 0x3F73BCDC40000000

]]></Node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="604" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:73  %tmp_88_i_i = fmul float %y1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="605" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:33  %tmp_64_i_i = fmul float %y1, %y1

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="606" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:35  %tmp_63_i_i = fmul float %x1, %x1

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="607" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:47  %tmp_66_i_i = fmul float %y2, %y2

]]></Node>
<StgValue><ssdm name="tmp_66_i_i"/></StgValue>
</operation>

<operation id="608" st_id="72" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:48  %x2 = fdiv float %tmp_54_i_i, %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="609" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:62  %tmp_77_i_i = fmul float %x1, 0x3F40CA0260000000

]]></Node>
<StgValue><ssdm name="tmp_77_i_i"/></StgValue>
</operation>

<operation id="610" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:65  %tmp_80_i_i = fmul float %x1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>

<operation id="611" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  %tmp_85_i_i = fmul float %x1, 0x3F73BCDC40000000

]]></Node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="612" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:73  %tmp_88_i_i = fmul float %y1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>

<operation id="613" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  %tmp_113_i_i = fmul float %y2, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_113_i_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="614" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:33  %tmp_64_i_i = fmul float %y1, %y1

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="615" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:35  %tmp_63_i_i = fmul float %x1, %x1

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="616" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:47  %tmp_66_i_i = fmul float %y2, %y2

]]></Node>
<StgValue><ssdm name="tmp_66_i_i"/></StgValue>
</operation>

<operation id="617" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:49  %tmp_65_i_i = fmul float %x2, %x2

]]></Node>
<StgValue><ssdm name="tmp_65_i_i"/></StgValue>
</operation>

<operation id="618" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:62  %tmp_77_i_i = fmul float %x1, 0x3F40CA0260000000

]]></Node>
<StgValue><ssdm name="tmp_77_i_i"/></StgValue>
</operation>

<operation id="619" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:65  %tmp_80_i_i = fmul float %x1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>

<operation id="620" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  %tmp_85_i_i = fmul float %x1, 0x3F73BCDC40000000

]]></Node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="621" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:73  %tmp_88_i_i = fmul float %y1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>

<operation id="622" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:89  %tmp_102_i_i = fmul float %x2, 0xBF62B2D940000000

]]></Node>
<StgValue><ssdm name="tmp_102_i_i"/></StgValue>
</operation>

<operation id="623" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:92  %tmp_105_i_i = fmul float %x2, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_105_i_i"/></StgValue>
</operation>

<operation id="624" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:97  %tmp_110_i_i = fmul float %x2, 0xBF632B6800000000

]]></Node>
<StgValue><ssdm name="tmp_110_i_i"/></StgValue>
</operation>

<operation id="625" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  %tmp_113_i_i = fmul float %y2, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_113_i_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="626" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:35  %tmp_63_i_i = fmul float %x1, %x1

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="627" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:47  %tmp_66_i_i = fmul float %y2, %y2

]]></Node>
<StgValue><ssdm name="tmp_66_i_i"/></StgValue>
</operation>

<operation id="628" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:49  %tmp_65_i_i = fmul float %x2, %x2

]]></Node>
<StgValue><ssdm name="tmp_65_i_i"/></StgValue>
</operation>

<operation id="629" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:62  %tmp_77_i_i = fmul float %x1, 0x3F40CA0260000000

]]></Node>
<StgValue><ssdm name="tmp_77_i_i"/></StgValue>
</operation>

<operation id="630" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:65  %tmp_80_i_i = fmul float %x1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>

<operation id="631" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  %tmp_85_i_i = fmul float %x1, 0x3F73BCDC40000000

]]></Node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="632" st_id="74" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:74  %tmp_89_i_i = fmul float %tmp_88_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_89_i_i"/></StgValue>
</operation>

<operation id="633" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:89  %tmp_102_i_i = fmul float %x2, 0xBF62B2D940000000

]]></Node>
<StgValue><ssdm name="tmp_102_i_i"/></StgValue>
</operation>

<operation id="634" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:92  %tmp_105_i_i = fmul float %x2, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_105_i_i"/></StgValue>
</operation>

<operation id="635" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:97  %tmp_110_i_i = fmul float %x2, 0xBF632B6800000000

]]></Node>
<StgValue><ssdm name="tmp_110_i_i"/></StgValue>
</operation>

<operation id="636" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  %tmp_113_i_i = fmul float %y2, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_113_i_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="637" st_id="75" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:36  %r1 = fadd float %tmp_63_i_i, %tmp_64_i_i

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="638" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:47  %tmp_66_i_i = fmul float %y2, %y2

]]></Node>
<StgValue><ssdm name="tmp_66_i_i"/></StgValue>
</operation>

<operation id="639" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:49  %tmp_65_i_i = fmul float %x2, %x2

]]></Node>
<StgValue><ssdm name="tmp_65_i_i"/></StgValue>
</operation>

<operation id="640" st_id="75" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:74  %tmp_89_i_i = fmul float %tmp_88_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_89_i_i"/></StgValue>
</operation>

<operation id="641" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:89  %tmp_102_i_i = fmul float %x2, 0xBF62B2D940000000

]]></Node>
<StgValue><ssdm name="tmp_102_i_i"/></StgValue>
</operation>

<operation id="642" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:92  %tmp_105_i_i = fmul float %x2, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_105_i_i"/></StgValue>
</operation>

<operation id="643" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:97  %tmp_110_i_i = fmul float %x2, 0xBF632B6800000000

]]></Node>
<StgValue><ssdm name="tmp_110_i_i"/></StgValue>
</operation>

<operation id="644" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:100  %tmp_113_i_i = fmul float %y2, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_113_i_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="645" st_id="76" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:36  %r1 = fadd float %tmp_63_i_i, %tmp_64_i_i

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="646" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:49  %tmp_65_i_i = fmul float %x2, %x2

]]></Node>
<StgValue><ssdm name="tmp_65_i_i"/></StgValue>
</operation>

<operation id="647" st_id="76" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:74  %tmp_89_i_i = fmul float %tmp_88_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_89_i_i"/></StgValue>
</operation>

<operation id="648" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:89  %tmp_102_i_i = fmul float %x2, 0xBF62B2D940000000

]]></Node>
<StgValue><ssdm name="tmp_102_i_i"/></StgValue>
</operation>

<operation id="649" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:92  %tmp_105_i_i = fmul float %x2, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_105_i_i"/></StgValue>
</operation>

<operation id="650" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:97  %tmp_110_i_i = fmul float %x2, 0xBF632B6800000000

]]></Node>
<StgValue><ssdm name="tmp_110_i_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="651" st_id="77" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:36  %r1 = fadd float %tmp_63_i_i, %tmp_64_i_i

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="652" st_id="77" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:50  %r2 = fadd float %tmp_65_i_i, %tmp_66_i_i

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="653" st_id="77" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:74  %tmp_89_i_i = fmul float %tmp_88_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_89_i_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="654" st_id="78" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:36  %r1 = fadd float %tmp_63_i_i, %tmp_64_i_i

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="655" st_id="78" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:50  %r2 = fadd float %tmp_65_i_i, %tmp_66_i_i

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="656" st_id="78" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:63  %tmp_78_i_i = fmul float %tmp_77_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_78_i_i"/></StgValue>
</operation>

<operation id="657" st_id="78" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:66  %tmp_81_i_i = fmul float %tmp_80_i_i, %x1

]]></Node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>

<operation id="658" st_id="78" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:71  %tmp_86_i_i = fmul float %tmp_85_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="659" st_id="78" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:93  %tmp_106_i_i = fmul float %tmp_105_i_i, %x2

]]></Node>
<StgValue><ssdm name="tmp_106_i_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="660" st_id="79" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:36  %r1 = fadd float %tmp_63_i_i, %tmp_64_i_i

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="661" st_id="79" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:50  %r2 = fadd float %tmp_65_i_i, %tmp_66_i_i

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="662" st_id="79" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:63  %tmp_78_i_i = fmul float %tmp_77_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_78_i_i"/></StgValue>
</operation>

<operation id="663" st_id="79" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:66  %tmp_81_i_i = fmul float %tmp_80_i_i, %x1

]]></Node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>

<operation id="664" st_id="79" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:71  %tmp_86_i_i = fmul float %tmp_85_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="665" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:90  %tmp_103_i_i = fmul float %tmp_102_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_103_i_i"/></StgValue>
</operation>

<operation id="666" st_id="79" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:93  %tmp_106_i_i = fmul float %tmp_105_i_i, %x2

]]></Node>
<StgValue><ssdm name="tmp_106_i_i"/></StgValue>
</operation>

<operation id="667" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:98  %tmp_111_i_i = fmul float %tmp_110_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_111_i_i"/></StgValue>
</operation>

<operation id="668" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:101  %tmp_114_i_i = fmul float %tmp_113_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_114_i_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="669" st_id="80" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:50  %r2 = fadd float %tmp_65_i_i, %tmp_66_i_i

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="670" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:51  %tmp_67_i_i = fmul float %r1, 0xBFDE5CDA40000000

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="671" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:53  %tmp_69_i_i = fmul float %r1, 0x3FE3DD5A00000000

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="672" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:56  %tmp_72_i_i = fmul float %r1, 0xBFF79CD7A0000000

]]></Node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>

<operation id="673" st_id="80" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:63  %tmp_78_i_i = fmul float %tmp_77_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_78_i_i"/></StgValue>
</operation>

<operation id="674" st_id="80" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:66  %tmp_81_i_i = fmul float %tmp_80_i_i, %x1

]]></Node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>

<operation id="675" st_id="80" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:71  %tmp_86_i_i = fmul float %tmp_85_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="676" st_id="80" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  %tmp_90_i_i = fadd float %r1, %tmp_89_i_i

]]></Node>
<StgValue><ssdm name="tmp_90_i_i"/></StgValue>
</operation>

<operation id="677" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:90  %tmp_103_i_i = fmul float %tmp_102_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_103_i_i"/></StgValue>
</operation>

<operation id="678" st_id="80" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:93  %tmp_106_i_i = fmul float %tmp_105_i_i, %x2

]]></Node>
<StgValue><ssdm name="tmp_106_i_i"/></StgValue>
</operation>

<operation id="679" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:98  %tmp_111_i_i = fmul float %tmp_110_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_111_i_i"/></StgValue>
</operation>

<operation id="680" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:101  %tmp_114_i_i = fmul float %tmp_113_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_114_i_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="681" st_id="81" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:50  %r2 = fadd float %tmp_65_i_i, %tmp_66_i_i

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>

<operation id="682" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:51  %tmp_67_i_i = fmul float %r1, 0xBFDE5CDA40000000

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="683" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:53  %tmp_69_i_i = fmul float %r1, 0x3FE3DD5A00000000

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="684" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:56  %tmp_72_i_i = fmul float %r1, 0xBFF79CD7A0000000

]]></Node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>

<operation id="685" st_id="81" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:63  %tmp_78_i_i = fmul float %tmp_77_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_78_i_i"/></StgValue>
</operation>

<operation id="686" st_id="81" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:66  %tmp_81_i_i = fmul float %tmp_80_i_i, %x1

]]></Node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>

<operation id="687" st_id="81" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:71  %tmp_86_i_i = fmul float %tmp_85_i_i, %y1

]]></Node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="688" st_id="81" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  %tmp_90_i_i = fadd float %r1, %tmp_89_i_i

]]></Node>
<StgValue><ssdm name="tmp_90_i_i"/></StgValue>
</operation>

<operation id="689" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:90  %tmp_103_i_i = fmul float %tmp_102_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_103_i_i"/></StgValue>
</operation>

<operation id="690" st_id="81" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:93  %tmp_106_i_i = fmul float %tmp_105_i_i, %x2

]]></Node>
<StgValue><ssdm name="tmp_106_i_i"/></StgValue>
</operation>

<operation id="691" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:98  %tmp_111_i_i = fmul float %tmp_110_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_111_i_i"/></StgValue>
</operation>

<operation id="692" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:101  %tmp_114_i_i = fmul float %tmp_113_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_114_i_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="693" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:51  %tmp_67_i_i = fmul float %r1, 0xBFDE5CDA40000000

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="694" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:53  %tmp_69_i_i = fmul float %r1, 0x3FE3DD5A00000000

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="695" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:56  %tmp_72_i_i = fmul float %r1, 0xBFF79CD7A0000000

]]></Node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>

<operation id="696" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:67  %tmp_82_i_i = fadd float %r1, %tmp_81_i_i

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="697" st_id="82" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  %tmp_90_i_i = fadd float %r1, %tmp_89_i_i

]]></Node>
<StgValue><ssdm name="tmp_90_i_i"/></StgValue>
</operation>

<operation id="698" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:78  %tmp_92_i_i = fmul float %r2, 0xBFDD420580000000

]]></Node>
<StgValue><ssdm name="tmp_92_i_i"/></StgValue>
</operation>

<operation id="699" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:80  %tmp_94_i_i = fmul float %r2, 0x3FD35C78E0000000

]]></Node>
<StgValue><ssdm name="tmp_94_i_i"/></StgValue>
</operation>

<operation id="700" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:83  %tmp_97_i_i = fmul float %r2, 0xBFC5F8E6E0000000

]]></Node>
<StgValue><ssdm name="tmp_97_i_i"/></StgValue>
</operation>

<operation id="701" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:90  %tmp_103_i_i = fmul float %tmp_102_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_103_i_i"/></StgValue>
</operation>

<operation id="702" st_id="82" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %tmp_107_i_i = fadd float %r2, %tmp_106_i_i

]]></Node>
<StgValue><ssdm name="tmp_107_i_i"/></StgValue>
</operation>

<operation id="703" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:98  %tmp_111_i_i = fmul float %tmp_110_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_111_i_i"/></StgValue>
</operation>

<operation id="704" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:101  %tmp_114_i_i = fmul float %tmp_113_i_i, %y2

]]></Node>
<StgValue><ssdm name="tmp_114_i_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="705" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:51  %tmp_67_i_i = fmul float %r1, 0xBFDE5CDA40000000

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="706" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:53  %tmp_69_i_i = fmul float %r1, 0x3FE3DD5A00000000

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="707" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:56  %tmp_72_i_i = fmul float %r1, 0xBFF79CD7A0000000

]]></Node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>

<operation id="708" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:67  %tmp_82_i_i = fadd float %r1, %tmp_81_i_i

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="709" st_id="83" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  %tmp_90_i_i = fadd float %r1, %tmp_89_i_i

]]></Node>
<StgValue><ssdm name="tmp_90_i_i"/></StgValue>
</operation>

<operation id="710" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:78  %tmp_92_i_i = fmul float %r2, 0xBFDD420580000000

]]></Node>
<StgValue><ssdm name="tmp_92_i_i"/></StgValue>
</operation>

<operation id="711" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:80  %tmp_94_i_i = fmul float %r2, 0x3FD35C78E0000000

]]></Node>
<StgValue><ssdm name="tmp_94_i_i"/></StgValue>
</operation>

<operation id="712" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:83  %tmp_97_i_i = fmul float %r2, 0xBFC5F8E6E0000000

]]></Node>
<StgValue><ssdm name="tmp_97_i_i"/></StgValue>
</operation>

<operation id="713" st_id="83" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %tmp_107_i_i = fadd float %r2, %tmp_106_i_i

]]></Node>
<StgValue><ssdm name="tmp_107_i_i"/></StgValue>
</operation>

<operation id="714" st_id="83" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:102  %tmp_115_i_i = fadd float %r2, %tmp_114_i_i

]]></Node>
<StgValue><ssdm name="tmp_115_i_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="715" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="716" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:54  %tmp_70_i_i = fmul float %tmp_69_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="717" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:57  %tmp_73_i_i = fmul float %tmp_72_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_73_i_i"/></StgValue>
</operation>

<operation id="718" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:67  %tmp_82_i_i = fadd float %r1, %tmp_81_i_i

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="719" st_id="84" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  %tmp_90_i_i = fadd float %r1, %tmp_89_i_i

]]></Node>
<StgValue><ssdm name="tmp_90_i_i"/></StgValue>
</operation>

<operation id="720" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:78  %tmp_92_i_i = fmul float %r2, 0xBFDD420580000000

]]></Node>
<StgValue><ssdm name="tmp_92_i_i"/></StgValue>
</operation>

<operation id="721" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:80  %tmp_94_i_i = fmul float %r2, 0x3FD35C78E0000000

]]></Node>
<StgValue><ssdm name="tmp_94_i_i"/></StgValue>
</operation>

<operation id="722" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:83  %tmp_97_i_i = fmul float %r2, 0xBFC5F8E6E0000000

]]></Node>
<StgValue><ssdm name="tmp_97_i_i"/></StgValue>
</operation>

<operation id="723" st_id="84" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %tmp_107_i_i = fadd float %r2, %tmp_106_i_i

]]></Node>
<StgValue><ssdm name="tmp_107_i_i"/></StgValue>
</operation>

<operation id="724" st_id="84" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:102  %tmp_115_i_i = fadd float %r2, %tmp_114_i_i

]]></Node>
<StgValue><ssdm name="tmp_115_i_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="725" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="726" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:54  %tmp_70_i_i = fmul float %tmp_69_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="727" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:57  %tmp_73_i_i = fmul float %tmp_72_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_73_i_i"/></StgValue>
</operation>

<operation id="728" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:67  %tmp_82_i_i = fadd float %r1, %tmp_81_i_i

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="729" st_id="85" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %tmp_91_i_i = fmul float %tmp_90_i_i, 0x3F30CA0260000000

]]></Node>
<StgValue><ssdm name="tmp_91_i_i"/></StgValue>
</operation>

<operation id="730" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:78  %tmp_92_i_i = fmul float %r2, 0xBFDD420580000000

]]></Node>
<StgValue><ssdm name="tmp_92_i_i"/></StgValue>
</operation>

<operation id="731" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:80  %tmp_94_i_i = fmul float %r2, 0x3FD35C78E0000000

]]></Node>
<StgValue><ssdm name="tmp_94_i_i"/></StgValue>
</operation>

<operation id="732" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:83  %tmp_97_i_i = fmul float %r2, 0xBFC5F8E6E0000000

]]></Node>
<StgValue><ssdm name="tmp_97_i_i"/></StgValue>
</operation>

<operation id="733" st_id="85" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %tmp_107_i_i = fadd float %r2, %tmp_106_i_i

]]></Node>
<StgValue><ssdm name="tmp_107_i_i"/></StgValue>
</operation>

<operation id="734" st_id="85" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:102  %tmp_115_i_i = fadd float %r2, %tmp_114_i_i

]]></Node>
<StgValue><ssdm name="tmp_115_i_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="735" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="736" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:54  %tmp_70_i_i = fmul float %tmp_69_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="737" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:57  %tmp_73_i_i = fmul float %tmp_72_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_73_i_i"/></StgValue>
</operation>

<operation id="738" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:67  %tmp_82_i_i = fadd float %r1, %tmp_81_i_i

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="739" st_id="86" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %tmp_91_i_i = fmul float %tmp_90_i_i, 0x3F30CA0260000000

]]></Node>
<StgValue><ssdm name="tmp_91_i_i"/></StgValue>
</operation>

<operation id="740" st_id="86" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:79  %tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_93_i_i"/></StgValue>
</operation>

<operation id="741" st_id="86" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:81  %tmp_95_i_i = fmul float %tmp_94_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_95_i_i"/></StgValue>
</operation>

<operation id="742" st_id="86" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:84  %tmp_98_i_i = fmul float %tmp_97_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_98_i_i"/></StgValue>
</operation>

<operation id="743" st_id="86" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:94  %tmp_107_i_i = fadd float %r2, %tmp_106_i_i

]]></Node>
<StgValue><ssdm name="tmp_107_i_i"/></StgValue>
</operation>

<operation id="744" st_id="86" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:102  %tmp_115_i_i = fadd float %r2, %tmp_114_i_i

]]></Node>
<StgValue><ssdm name="tmp_115_i_i"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="745" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="746" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:54  %tmp_70_i_i = fmul float %tmp_69_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="747" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:57  %tmp_73_i_i = fmul float %tmp_72_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_73_i_i"/></StgValue>
</operation>

<operation id="748" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:68  %tmp_83_i_i = fmul float %tmp_82_i_i, 0x3F63BCDC40000000

]]></Node>
<StgValue><ssdm name="tmp_83_i_i"/></StgValue>
</operation>

<operation id="749" st_id="87" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %tmp_91_i_i = fmul float %tmp_90_i_i, 0x3F30CA0260000000

]]></Node>
<StgValue><ssdm name="tmp_91_i_i"/></StgValue>
</operation>

<operation id="750" st_id="87" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:79  %tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_93_i_i"/></StgValue>
</operation>

<operation id="751" st_id="87" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:81  %tmp_95_i_i = fmul float %tmp_94_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_95_i_i"/></StgValue>
</operation>

<operation id="752" st_id="87" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:84  %tmp_98_i_i = fmul float %tmp_97_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_98_i_i"/></StgValue>
</operation>

<operation id="753" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:95  %tmp_108_i_i = fmul float %tmp_107_i_i, 0xBF532B6800000000

]]></Node>
<StgValue><ssdm name="tmp_108_i_i"/></StgValue>
</operation>

<operation id="754" st_id="87" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:102  %tmp_115_i_i = fadd float %r2, %tmp_114_i_i

]]></Node>
<StgValue><ssdm name="tmp_115_i_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="755" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:52  %tmp_68_i_i = fadd float %tmp_67_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="756" st_id="88" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:58  %tmp_74_i_i = fmul float %tmp_73_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_74_i_i"/></StgValue>
</operation>

<operation id="757" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:68  %tmp_83_i_i = fmul float %tmp_82_i_i, 0x3F63BCDC40000000

]]></Node>
<StgValue><ssdm name="tmp_83_i_i"/></StgValue>
</operation>

<operation id="758" st_id="88" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  %tmp_91_i_i = fmul float %tmp_90_i_i, 0x3F30CA0260000000

]]></Node>
<StgValue><ssdm name="tmp_91_i_i"/></StgValue>
</operation>

<operation id="759" st_id="88" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:79  %tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_93_i_i"/></StgValue>
</operation>

<operation id="760" st_id="88" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:81  %tmp_95_i_i = fmul float %tmp_94_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_95_i_i"/></StgValue>
</operation>

<operation id="761" st_id="88" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:84  %tmp_98_i_i = fmul float %tmp_97_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_98_i_i"/></StgValue>
</operation>

<operation id="762" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:95  %tmp_108_i_i = fmul float %tmp_107_i_i, 0xBF532B6800000000

]]></Node>
<StgValue><ssdm name="tmp_108_i_i"/></StgValue>
</operation>

<operation id="763" st_id="88" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:103  %tmp_116_i_i = fmul float %tmp_115_i_i, 0xBF52B2D940000000

]]></Node>
<StgValue><ssdm name="tmp_116_i_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="764" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:55  %tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i

]]></Node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="765" st_id="89" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:58  %tmp_74_i_i = fmul float %tmp_73_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_74_i_i"/></StgValue>
</operation>

<operation id="766" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:68  %tmp_83_i_i = fmul float %tmp_82_i_i, 0x3F63BCDC40000000

]]></Node>
<StgValue><ssdm name="tmp_83_i_i"/></StgValue>
</operation>

<operation id="767" st_id="89" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:79  %tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_93_i_i"/></StgValue>
</operation>

<operation id="768" st_id="89" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:81  %tmp_95_i_i = fmul float %tmp_94_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_95_i_i"/></StgValue>
</operation>

<operation id="769" st_id="89" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:84  %tmp_98_i_i = fmul float %tmp_97_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_98_i_i"/></StgValue>
</operation>

<operation id="770" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:95  %tmp_108_i_i = fmul float %tmp_107_i_i, 0xBF532B6800000000

]]></Node>
<StgValue><ssdm name="tmp_108_i_i"/></StgValue>
</operation>

<operation id="771" st_id="89" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:103  %tmp_116_i_i = fmul float %tmp_115_i_i, 0xBF52B2D940000000

]]></Node>
<StgValue><ssdm name="tmp_116_i_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="772" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:55  %tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i

]]></Node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="773" st_id="90" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:58  %tmp_74_i_i = fmul float %tmp_73_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_74_i_i"/></StgValue>
</operation>

<operation id="774" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:68  %tmp_83_i_i = fmul float %tmp_82_i_i, 0x3F63BCDC40000000

]]></Node>
<StgValue><ssdm name="tmp_83_i_i"/></StgValue>
</operation>

<operation id="775" st_id="90" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:79  %tmp_93_i_i = fadd float %tmp_92_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_93_i_i"/></StgValue>
</operation>

<operation id="776" st_id="90" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:85  %tmp_99_i_i = fmul float %tmp_98_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_99_i_i"/></StgValue>
</operation>

<operation id="777" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:95  %tmp_108_i_i = fmul float %tmp_107_i_i, 0xBF532B6800000000

]]></Node>
<StgValue><ssdm name="tmp_108_i_i"/></StgValue>
</operation>

<operation id="778" st_id="90" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:103  %tmp_116_i_i = fmul float %tmp_115_i_i, 0xBF52B2D940000000

]]></Node>
<StgValue><ssdm name="tmp_116_i_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="779" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:55  %tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i

]]></Node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="780" st_id="91" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:58  %tmp_74_i_i = fmul float %tmp_73_i_i, %r1

]]></Node>
<StgValue><ssdm name="tmp_74_i_i"/></StgValue>
</operation>

<operation id="781" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i

]]></Node>
<StgValue><ssdm name="tmp_96_i_i"/></StgValue>
</operation>

<operation id="782" st_id="91" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:85  %tmp_99_i_i = fmul float %tmp_98_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_99_i_i"/></StgValue>
</operation>

<operation id="783" st_id="91" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:103  %tmp_116_i_i = fmul float %tmp_115_i_i, 0xBF52B2D940000000

]]></Node>
<StgValue><ssdm name="tmp_116_i_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="784" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:55  %tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i

]]></Node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="785" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i

]]></Node>
<StgValue><ssdm name="tmp_96_i_i"/></StgValue>
</operation>

<operation id="786" st_id="92" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:85  %tmp_99_i_i = fmul float %tmp_98_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_99_i_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="787" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:55  %tmp_71_i_i = fadd float %tmp_68_i_i, %tmp_70_i_i

]]></Node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="788" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i

]]></Node>
<StgValue><ssdm name="tmp_96_i_i"/></StgValue>
</operation>

<operation id="789" st_id="93" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:85  %tmp_99_i_i = fmul float %tmp_98_i_i, %r2

]]></Node>
<StgValue><ssdm name="tmp_99_i_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="790" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:59  %tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i

]]></Node>
<StgValue><ssdm name="tmp_75_i_i"/></StgValue>
</operation>

<operation id="791" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i

]]></Node>
<StgValue><ssdm name="tmp_96_i_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="792" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:59  %tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i

]]></Node>
<StgValue><ssdm name="tmp_75_i_i"/></StgValue>
</operation>

<operation id="793" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:82  %tmp_96_i_i = fadd float %tmp_93_i_i, %tmp_95_i_i

]]></Node>
<StgValue><ssdm name="tmp_96_i_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="794" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:59  %tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i

]]></Node>
<StgValue><ssdm name="tmp_75_i_i"/></StgValue>
</operation>

<operation id="795" st_id="96" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:86  %tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i

]]></Node>
<StgValue><ssdm name="tmp_100_i_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="796" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:59  %tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i

]]></Node>
<StgValue><ssdm name="tmp_75_i_i"/></StgValue>
</operation>

<operation id="797" st_id="97" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:86  %tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i

]]></Node>
<StgValue><ssdm name="tmp_100_i_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="798" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:59  %tmp_75_i_i = fadd float %tmp_71_i_i, %tmp_74_i_i

]]></Node>
<StgValue><ssdm name="tmp_75_i_i"/></StgValue>
</operation>

<operation id="799" st_id="98" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:86  %tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i

]]></Node>
<StgValue><ssdm name="tmp_100_i_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="800" st_id="99" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:60  %tmp_84_i_i = fmul float %y1, %tmp_75_i_i

]]></Node>
<StgValue><ssdm name="tmp_84_i_i"/></StgValue>
</operation>

<operation id="801" st_id="99" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:61  %tmp_76_i_i = fmul float %x1, %tmp_75_i_i

]]></Node>
<StgValue><ssdm name="tmp_76_i_i"/></StgValue>
</operation>

<operation id="802" st_id="99" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:86  %tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i

]]></Node>
<StgValue><ssdm name="tmp_100_i_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="803" st_id="100" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:60  %tmp_84_i_i = fmul float %y1, %tmp_75_i_i

]]></Node>
<StgValue><ssdm name="tmp_84_i_i"/></StgValue>
</operation>

<operation id="804" st_id="100" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:61  %tmp_76_i_i = fmul float %x1, %tmp_75_i_i

]]></Node>
<StgValue><ssdm name="tmp_76_i_i"/></StgValue>
</operation>

<operation id="805" st_id="100" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:86  %tmp_100_i_i = fadd float %tmp_96_i_i, %tmp_99_i_i

]]></Node>
<StgValue><ssdm name="tmp_100_i_i"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="806" st_id="101" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:60  %tmp_84_i_i = fmul float %y1, %tmp_75_i_i

]]></Node>
<StgValue><ssdm name="tmp_84_i_i"/></StgValue>
</operation>

<operation id="807" st_id="101" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:61  %tmp_76_i_i = fmul float %x1, %tmp_75_i_i

]]></Node>
<StgValue><ssdm name="tmp_76_i_i"/></StgValue>
</operation>

<operation id="808" st_id="101" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:87  %tmp_109_i_i = fmul float %y2, %tmp_100_i_i

]]></Node>
<StgValue><ssdm name="tmp_109_i_i"/></StgValue>
</operation>

<operation id="809" st_id="101" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:88  %tmp_101_i_i = fmul float %x2, %tmp_100_i_i

]]></Node>
<StgValue><ssdm name="tmp_101_i_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="810" st_id="102" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:60  %tmp_84_i_i = fmul float %y1, %tmp_75_i_i

]]></Node>
<StgValue><ssdm name="tmp_84_i_i"/></StgValue>
</operation>

<operation id="811" st_id="102" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:61  %tmp_76_i_i = fmul float %x1, %tmp_75_i_i

]]></Node>
<StgValue><ssdm name="tmp_76_i_i"/></StgValue>
</operation>

<operation id="812" st_id="102" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:87  %tmp_109_i_i = fmul float %y2, %tmp_100_i_i

]]></Node>
<StgValue><ssdm name="tmp_109_i_i"/></StgValue>
</operation>

<operation id="813" st_id="102" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:88  %tmp_101_i_i = fmul float %x2, %tmp_100_i_i

]]></Node>
<StgValue><ssdm name="tmp_101_i_i"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="814" st_id="103" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="815" st_id="103" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:87  %tmp_109_i_i = fmul float %y2, %tmp_100_i_i

]]></Node>
<StgValue><ssdm name="tmp_109_i_i"/></StgValue>
</operation>

<operation id="816" st_id="103" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:88  %tmp_101_i_i = fmul float %x2, %tmp_100_i_i

]]></Node>
<StgValue><ssdm name="tmp_101_i_i"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="817" st_id="104" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="818" st_id="104" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:87  %tmp_109_i_i = fmul float %y2, %tmp_100_i_i

]]></Node>
<StgValue><ssdm name="tmp_109_i_i"/></StgValue>
</operation>

<operation id="819" st_id="104" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:88  %tmp_101_i_i = fmul float %x2, %tmp_100_i_i

]]></Node>
<StgValue><ssdm name="tmp_101_i_i"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="820" st_id="105" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="821" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:72  %tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i

]]></Node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="822" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:91  %tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="tmp_104_i_i"/></StgValue>
</operation>

<operation id="823" st_id="105" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i

]]></Node>
<StgValue><ssdm name="tmp_112_i_i"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="824" st_id="106" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="825" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:72  %tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i

]]></Node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="826" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:91  %tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="tmp_104_i_i"/></StgValue>
</operation>

<operation id="827" st_id="106" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i

]]></Node>
<StgValue><ssdm name="tmp_112_i_i"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="828" st_id="107" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:64  %tmp_79_i_i = fadd float %tmp_76_i_i, %tmp_78_i_i

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="829" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:72  %tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i

]]></Node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="830" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:91  %tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="tmp_104_i_i"/></StgValue>
</operation>

<operation id="831" st_id="107" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i

]]></Node>
<StgValue><ssdm name="tmp_112_i_i"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="832" st_id="108" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i

]]></Node>
<StgValue><ssdm name="xx1"/></StgValue>
</operation>

<operation id="833" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:72  %tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i

]]></Node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="834" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:91  %tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="tmp_104_i_i"/></StgValue>
</operation>

<operation id="835" st_id="108" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i

]]></Node>
<StgValue><ssdm name="tmp_112_i_i"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="836" st_id="109" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i

]]></Node>
<StgValue><ssdm name="xx1"/></StgValue>
</operation>

<operation id="837" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:72  %tmp_87_i_i = fadd float %tmp_84_i_i, %tmp_86_i_i

]]></Node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="838" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:91  %tmp_104_i_i = fadd float %tmp_101_i_i, %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="tmp_104_i_i"/></StgValue>
</operation>

<operation id="839" st_id="109" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:99  %tmp_112_i_i = fadd float %tmp_109_i_i, %tmp_111_i_i

]]></Node>
<StgValue><ssdm name="tmp_112_i_i"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="840" st_id="110" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i

]]></Node>
<StgValue><ssdm name="xx1"/></StgValue>
</operation>

<operation id="841" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:77  %yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i

]]></Node>
<StgValue><ssdm name="yy1"/></StgValue>
</operation>

<operation id="842" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:96  %xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i

]]></Node>
<StgValue><ssdm name="xx2"/></StgValue>
</operation>

<operation id="843" st_id="110" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:104  %yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i

]]></Node>
<StgValue><ssdm name="yy2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="844" st_id="111" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i

]]></Node>
<StgValue><ssdm name="xx1"/></StgValue>
</operation>

<operation id="845" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:77  %yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i

]]></Node>
<StgValue><ssdm name="yy1"/></StgValue>
</operation>

<operation id="846" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:96  %xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i

]]></Node>
<StgValue><ssdm name="xx2"/></StgValue>
</operation>

<operation id="847" st_id="111" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:104  %yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i

]]></Node>
<StgValue><ssdm name="yy2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="848" st_id="112" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  %xx1 = fadd float %tmp_79_i_i, %tmp_83_i_i

]]></Node>
<StgValue><ssdm name="xx1"/></StgValue>
</operation>

<operation id="849" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:77  %yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i

]]></Node>
<StgValue><ssdm name="yy1"/></StgValue>
</operation>

<operation id="850" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:96  %xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i

]]></Node>
<StgValue><ssdm name="xx2"/></StgValue>
</operation>

<operation id="851" st_id="112" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:104  %yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i

]]></Node>
<StgValue><ssdm name="yy2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="852" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:77  %yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i

]]></Node>
<StgValue><ssdm name="yy1"/></StgValue>
</operation>

<operation id="853" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:96  %xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i

]]></Node>
<StgValue><ssdm name="xx2"/></StgValue>
</operation>

<operation id="854" st_id="113" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:104  %yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i

]]></Node>
<StgValue><ssdm name="yy2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="855" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:77  %yy1 = fadd float %tmp_87_i_i, %tmp_91_i_i

]]></Node>
<StgValue><ssdm name="yy1"/></StgValue>
</operation>

<operation id="856" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:96  %xx2 = fadd float %tmp_104_i_i, %tmp_108_i_i

]]></Node>
<StgValue><ssdm name="xx2"/></StgValue>
</operation>

<operation id="857" st_id="114" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:104  %yy2 = fadd float %tmp_112_i_i, %tmp_116_i_i

]]></Node>
<StgValue><ssdm name="yy2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="858" st_id="115" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:105  %tmp_117_i_i = fmul float %xx1, %fx1_loc_read

]]></Node>
<StgValue><ssdm name="tmp_117_i_i"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="859" st_id="116" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:105  %tmp_117_i_i = fmul float %xx1, %fx1_loc_read

]]></Node>
<StgValue><ssdm name="tmp_117_i_i"/></StgValue>
</operation>

<operation id="860" st_id="116" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:107  %tmp_118_i_i = fmul float %yy1, %fy1_loc_read

]]></Node>
<StgValue><ssdm name="tmp_118_i_i"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="861" st_id="117" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:105  %tmp_117_i_i = fmul float %xx1, %fx1_loc_read

]]></Node>
<StgValue><ssdm name="tmp_117_i_i"/></StgValue>
</operation>

<operation id="862" st_id="117" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:107  %tmp_118_i_i = fmul float %yy1, %fy1_loc_read

]]></Node>
<StgValue><ssdm name="tmp_118_i_i"/></StgValue>
</operation>

<operation id="863" st_id="117" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:109  %tmp_119_i_i = fmul float %xx2, %fx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_119_i_i"/></StgValue>
</operation>

<operation id="864" st_id="117" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:111  %tmp_120_i_i = fmul float %yy2, %fy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_120_i_i"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="865" st_id="118" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:105  %tmp_117_i_i = fmul float %xx1, %fx1_loc_read

]]></Node>
<StgValue><ssdm name="tmp_117_i_i"/></StgValue>
</operation>

<operation id="866" st_id="118" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:107  %tmp_118_i_i = fmul float %yy1, %fy1_loc_read

]]></Node>
<StgValue><ssdm name="tmp_118_i_i"/></StgValue>
</operation>

<operation id="867" st_id="118" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:109  %tmp_119_i_i = fmul float %xx2, %fx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_119_i_i"/></StgValue>
</operation>

<operation id="868" st_id="118" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:111  %tmp_120_i_i = fmul float %yy2, %fy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_120_i_i"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="869" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read

]]></Node>
<StgValue><ssdm name="xxx1"/></StgValue>
</operation>

<operation id="870" st_id="119" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:107  %tmp_118_i_i = fmul float %yy1, %fy1_loc_read

]]></Node>
<StgValue><ssdm name="tmp_118_i_i"/></StgValue>
</operation>

<operation id="871" st_id="119" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:109  %tmp_119_i_i = fmul float %xx2, %fx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_119_i_i"/></StgValue>
</operation>

<operation id="872" st_id="119" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:111  %tmp_120_i_i = fmul float %yy2, %fy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_120_i_i"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="873" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read

]]></Node>
<StgValue><ssdm name="xxx1"/></StgValue>
</operation>

<operation id="874" st_id="120" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:108  %yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read

]]></Node>
<StgValue><ssdm name="yyy1"/></StgValue>
</operation>

<operation id="875" st_id="120" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:109  %tmp_119_i_i = fmul float %xx2, %fx2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_119_i_i"/></StgValue>
</operation>

<operation id="876" st_id="120" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:111  %tmp_120_i_i = fmul float %yy2, %fy2_loc_read

]]></Node>
<StgValue><ssdm name="tmp_120_i_i"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="877" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read

]]></Node>
<StgValue><ssdm name="xxx1"/></StgValue>
</operation>

<operation id="878" st_id="121" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:108  %yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read

]]></Node>
<StgValue><ssdm name="yyy1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="879" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read

]]></Node>
<StgValue><ssdm name="xxx1"/></StgValue>
</operation>

<operation id="880" st_id="122" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:108  %yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read

]]></Node>
<StgValue><ssdm name="yyy1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="881" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:106  %xxx1 = fadd float %tmp_117_i_i, %cx1_loc_read

]]></Node>
<StgValue><ssdm name="xxx1"/></StgValue>
</operation>

<operation id="882" st_id="123" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:108  %yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read

]]></Node>
<StgValue><ssdm name="yyy1"/></StgValue>
</operation>

<operation id="883" st_id="123" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:110  %xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="xxx2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="884" st_id="124" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:108  %yyy1 = fadd float %tmp_118_i_i, %cy1_loc_read

]]></Node>
<StgValue><ssdm name="yyy1"/></StgValue>
</operation>

<operation id="885" st_id="124" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:110  %xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="xxx2"/></StgValue>
</operation>

<operation id="886" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="yyy2"/></StgValue>
</operation>

<operation id="887" st_id="124" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:119  %tmp_7 = fcmp ogt float %xxx1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="888" st_id="124" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="32">
<![CDATA[
.reset:129  %tmp_123_i_i = fpext float %xxx1 to double

]]></Node>
<StgValue><ssdm name="tmp_123_i_i"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="889" st_id="125" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:110  %xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="xxx2"/></StgValue>
</operation>

<operation id="890" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="yyy2"/></StgValue>
</operation>

<operation id="891" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
.reset:113  %xxx1_to_int = bitcast float %xxx1 to i32

]]></Node>
<StgValue><ssdm name="xxx1_to_int"/></StgValue>
</operation>

<operation id="892" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:114  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xxx1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="893" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="23" op_0_bw="32">
<![CDATA[
.reset:115  %tmp_17 = trunc i32 %xxx1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="894" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:116  %notlhs = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="895" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset:117  %notrhs = icmp eq i23 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="896" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:118  %tmp_6 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="897" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:120  %tmp_8 = and i1 %tmp_6, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="898" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
.reset:121  %yyy1_to_int = bitcast float %yyy1 to i32

]]></Node>
<StgValue><ssdm name="yyy1_to_int"/></StgValue>
</operation>

<operation id="899" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:122  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yyy1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="900" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="32">
<![CDATA[
.reset:123  %tmp_24 = trunc i32 %yyy1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="901" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:124  %notlhs1 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="902" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset:125  %notrhs1 = icmp eq i23 %tmp_24, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="903" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:126  %tmp_s = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="904" st_id="125" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:127  %tmp_1 = fcmp ogt float %yyy1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="905" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:128  %tmp_2 = and i1 %tmp_s, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="906" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64">
<![CDATA[
.reset:130  %tmp_123_i_i_to_int = bitcast double %tmp_123_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_123_i_i_to_int"/></StgValue>
</operation>

<operation id="907" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:131  %tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_123_i_i_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="908" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="52" op_0_bw="64">
<![CDATA[
.reset:132  %tmp_31 = trunc i64 %tmp_123_i_i_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="909" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:134  %notlhs2 = icmp ne i11 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="910" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.reset:135  %notrhs2 = icmp eq i52 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="911" st_id="125" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:140  %tmp_13 = fcmp ole double %tmp_123_i_i, %tmp_124_i_i

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="912" st_id="125" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
.reset:142  %tmp_131_i_i = fpext float %yyy1 to double

]]></Node>
<StgValue><ssdm name="tmp_131_i_i"/></StgValue>
</operation>

<operation id="913" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:155  %tmp237_demorgan = and i1 %tmp_2, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp237_demorgan"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="914" st_id="126" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:110  %xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="xxx2"/></StgValue>
</operation>

<operation id="915" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="yyy2"/></StgValue>
</operation>

<operation id="916" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64">
<![CDATA[
.reset:143  %tmp_131_i_i_to_int = bitcast double %tmp_131_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_131_i_i_to_int"/></StgValue>
</operation>

<operation id="917" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:144  %tmp_16 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_131_i_i_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="918" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="52" op_0_bw="64">
<![CDATA[
.reset:145  %tmp_36 = trunc i64 %tmp_131_i_i_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="919" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:147  %notlhs4 = icmp ne i11 %tmp_16, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="920" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
.reset:148  %notrhs4 = icmp eq i52 %tmp_36, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="921" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:149  %tmp_19 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="922" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:152  %tmp_21 = and i1 %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="923" st_id="126" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:153  %tmp_22 = fcmp ole double %tmp_131_i_i, %tmp_132_i_i

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="924" st_id="126" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:154  %tmp_23 = and i1 %tmp_21, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="925" st_id="127" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:110  %xxx2 = fadd float %tmp_119_i_i, %cx2_loc_read

]]></Node>
<StgValue><ssdm name="xxx2"/></StgValue>
</operation>

<operation id="926" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="yyy2"/></StgValue>
</operation>

<operation id="927" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:136  %tmp_10 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="928" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:139  %tmp_12 = and i1 %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="929" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:141  %tmp_14 = and i1 %tmp_12, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="930" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:156  %tmp238_demorgan = and i1 %tmp_14, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp238_demorgan"/></StgValue>
</operation>

<operation id="931" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:157  %or_cond83_demorgan = and i1 %tmp238_demorgan, %tmp237_demorgan

]]></Node>
<StgValue><ssdm name="or_cond83_demorgan"/></StgValue>
</operation>

<operation id="932" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:158  br i1 %or_cond83_demorgan, label %_ifconv, label %._crit_edge1506.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="127" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_137_i_i = fadd float %xxx1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_137_i_i"/></StgValue>
</operation>

<operation id="934" st_id="127" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %tmp_140_i_i = fadd float %yyy1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_140_i_i"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="935" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_Row_Loop_Col_st)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:17  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:18  %tmp_34_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_34_i_i"/></StgValue>
</operation>

<operation id="938" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:19  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:112  %yyy2 = fadd float %tmp_120_i_i, %cy2_loc_read

]]></Node>
<StgValue><ssdm name="yyy2"/></StgValue>
</operation>

<operation id="940" st_id="128" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %x_assign = call fastcc float @floor(float %yyy1)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="941" st_id="128" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_137_i_i = fadd float %xxx1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_137_i_i"/></StgValue>
</operation>

<operation id="942" st_id="128" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %tmp_140_i_i = fadd float %yyy1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_140_i_i"/></StgValue>
</operation>

<operation id="943" st_id="128" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1506.i.i:6  %tmp_39 = fcmp ogt float %xxx2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="944" st_id="128" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1506.i.i:16  %tmp_183_i_i = fpext float %xxx2 to double

]]></Node>
<StgValue><ssdm name="tmp_183_i_i"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="945" st_id="129" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %x_assign = call fastcc float @floor(float %yyy1)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="946" st_id="129" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %x_assign_1 = call fastcc float @floor(float %xxx1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="947" st_id="129" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_137_i_i = fadd float %xxx1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_137_i_i"/></StgValue>
</operation>

<operation id="948" st_id="129" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %tmp_140_i_i = fadd float %yyy1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_140_i_i"/></StgValue>
</operation>

<operation id="949" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1506.i.i:0  %op1_assign_to_int = bitcast float %xxx2 to i32

]]></Node>
<StgValue><ssdm name="op1_assign_to_int"/></StgValue>
</operation>

<operation id="950" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1506.i.i:1  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %op1_assign_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="951" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge1506.i.i:2  %tmp_93 = trunc i32 %op1_assign_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="952" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1506.i.i:3  %notlhs6 = icmp ne i8 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="953" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge1506.i.i:4  %notrhs6 = icmp eq i23 %tmp_93, 0

]]></Node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="954" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:5  %tmp_38 = or i1 %notrhs6, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="955" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:7  %tmp_40 = and i1 %tmp_38, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="956" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1506.i.i:8  %yyy2_to_int = bitcast float %yyy2 to i32

]]></Node>
<StgValue><ssdm name="yyy2_to_int"/></StgValue>
</operation>

<operation id="957" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1506.i.i:9  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %yyy2_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="958" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge1506.i.i:10  %tmp_94 = trunc i32 %yyy2_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="959" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1506.i.i:11  %notlhs7 = icmp ne i8 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="960" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge1506.i.i:12  %notrhs7 = icmp eq i23 %tmp_94, 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="961" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:13  %tmp_42 = or i1 %notrhs7, %notlhs7

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="962" st_id="129" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1506.i.i:14  %tmp_43 = fcmp ogt float %yyy2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="963" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:15  %tmp_44 = and i1 %tmp_42, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="964" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge1506.i.i:17  %tmp_183_i_i_to_int = bitcast double %tmp_183_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_183_i_i_to_int"/></StgValue>
</operation>

<operation id="965" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1506.i.i:18  %tmp_45 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_183_i_i_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="966" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge1506.i.i:19  %tmp_95 = trunc i64 %tmp_183_i_i_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="967" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge1506.i.i:20  %notlhs8 = icmp ne i11 %tmp_45, -1

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="968" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge1506.i.i:21  %notrhs8 = icmp eq i52 %tmp_95, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="969" st_id="129" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1506.i.i:24  %tmp_48 = fcmp ole double %tmp_183_i_i, %tmp_124_i_i

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="970" st_id="129" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1506.i.i:26  %tmp_186_i_i = fpext float %yyy2 to double

]]></Node>
<StgValue><ssdm name="tmp_186_i_i"/></StgValue>
</operation>

<operation id="971" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:36  %tmp235_demorgan = and i1 %tmp_44, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp235_demorgan"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="972" st_id="130" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %x_assign = call fastcc float @floor(float %yyy1)

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="973" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:1  %p_Val2_s = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="974" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="975" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="976" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:4  %tmp_V_4 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="977" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:7  %tmp_i_i_i_cast_i = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="978" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:8  %sh_assign = add i9 -127, %tmp_i_i_i_cast_i

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="979" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:9  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="980" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10  %tmp_i_i_i = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="981" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:11  %tmp_i_i_cast_i = sext i8 %tmp_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_i"/></StgValue>
</operation>

<operation id="982" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:12  %ush = select i1 %isNeg, i9 %tmp_i_i_cast_i, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="983" st_id="130" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %x_assign_1 = call fastcc float @floor(float %xxx1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="984" st_id="130" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_137_i_i = fadd float %xxx1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_137_i_i"/></StgValue>
</operation>

<operation id="985" st_id="130" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %tmp_140_i_i = fadd float %yyy1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_140_i_i"/></StgValue>
</operation>

<operation id="986" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge1506.i.i:27  %tmp_186_i_i_to_int = bitcast double %tmp_186_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_186_i_i_to_int"/></StgValue>
</operation>

<operation id="987" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1506.i.i:28  %tmp_50 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_186_i_i_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="988" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge1506.i.i:29  %tmp_96 = trunc i64 %tmp_186_i_i_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="989" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge1506.i.i:30  %notlhs9 = icmp ne i11 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="990" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge1506.i.i:31  %notrhs9 = icmp eq i52 %tmp_96, 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="991" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:32  %tmp_51 = or i1 %notrhs9, %notlhs9

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="992" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:33  %tmp_52 = and i1 %tmp_51, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="993" st_id="130" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1506.i.i:34  %tmp_53 = fcmp ole double %tmp_186_i_i, %tmp_132_i_i

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="994" st_id="130" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:35  %tmp_54 = and i1 %tmp_52, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="995" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:5  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_4, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="996" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:6  %mantissa_V_1_i_i_cas = zext i25 %mantissa_V to i79

]]></Node>
<StgValue><ssdm name="mantissa_V_1_i_i_cas"/></StgValue>
</operation>

<operation id="997" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:13  %sh_assign_2_i_i_cast = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast"/></StgValue>
</operation>

<operation id="998" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:14  %sh_assign_2_i_i_cast_1 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast_1"/></StgValue>
</operation>

<operation id="999" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:15  %tmp_i_i_i_111 = zext i32 %sh_assign_2_i_i_cast to i79

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_111"/></StgValue>
</operation>

<operation id="1000" st_id="131" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:16  %r_V = lshr i25 %mantissa_V, %sh_assign_2_i_i_cast_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1001" st_id="131" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:17  %r_V_1 = shl i79 %mantissa_V_1_i_i_cas, %tmp_i_i_i_111

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="1002" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1003" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:19  %tmp_25 = zext i1 %tmp_57 to i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1004" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20  %tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1005" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %p_Val2_30 = select i1 %isNeg, i32 %tmp_25, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="1006" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %result_V_1 = sub i32 0, %p_Val2_30

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="1007" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:23  %p_Val2_31 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_30

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="1008" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:24  %tmp_65 = trunc i32 %p_Val2_31 to i18

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1009" st_id="131" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %x_assign_1 = call fastcc float @floor(float %xxx1)

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="1010" st_id="131" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %tmp_137_i_i = fadd float %xxx1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_137_i_i"/></StgValue>
</operation>

<operation id="1011" st_id="131" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:58  %tmp_140_i_i = fadd float %yyy1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_140_i_i"/></StgValue>
</operation>

<operation id="1012" st_id="131" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66  %tmp_147_i_i = fsub float %yyy1, %x_assign

]]></Node>
<StgValue><ssdm name="tmp_147_i_i"/></StgValue>
</operation>

<operation id="1013" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:68  %tmp_81 = trunc i32 %p_Val2_31 to i18

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1014" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:22  %tmp_46 = or i1 %notrhs8, %notlhs8

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1015" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:23  %tmp_47 = and i1 %tmp_46, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1016" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:25  %tmp_49 = and i1 %tmp_47, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1017" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:37  %tmp236_demorgan = and i1 %tmp_49, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp236_demorgan"/></StgValue>
</operation>

<operation id="1018" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1506.i.i:38  %or_cond84_demorgan = and i1 %tmp236_demorgan, %tmp235_demorgan

]]></Node>
<StgValue><ssdm name="or_cond84_demorgan"/></StgValue>
</operation>

<operation id="1019" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1506.i.i:39  br i1 %or_cond84_demorgan, label %_ifconv18, label %._crit_edge1509.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="131" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:54  %tmp_191_i_i = fadd float %xxx2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_191_i_i"/></StgValue>
</operation>

<operation id="1021" st_id="131" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:57  %tmp_194_i_i = fadd float %yyy2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_194_i_i"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1022" st_id="132" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:25  %tmp_27 = mul i18 360, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1023" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:27  %p_Val2_13 = bitcast float %x_assign_1 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="1024" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_13, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="1025" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_13, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="1026" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:30  %tmp_V_6 = trunc i32 %p_Val2_13 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="1027" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:31  %mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_6, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_1"/></StgValue>
</operation>

<operation id="1028" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:32  %mantissa_V_1_i_i_cas_1 = zext i25 %mantissa_V_1 to i79

]]></Node>
<StgValue><ssdm name="mantissa_V_1_i_i_cas_1"/></StgValue>
</operation>

<operation id="1029" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:33  %tmp_i_i_i_cast_i1 = zext i8 %tmp_V_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast_i1"/></StgValue>
</operation>

<operation id="1030" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:34  %sh_assign_3 = add i9 -127, %tmp_i_i_i_cast_i1

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="1031" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:35  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="1032" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:36  %tmp_i_i_i1 = sub i8 127, %tmp_V_5

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>

<operation id="1033" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:37  %tmp_i_i_cast_i1 = sext i8 %tmp_i_i_i1 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_i1"/></StgValue>
</operation>

<operation id="1034" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:38  %ush_1 = select i1 %isNeg_1, i9 %tmp_i_i_cast_i1, i9 %sh_assign_3

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="1035" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:39  %sh_assign_2_i_i_cast_2 = sext i9 %ush_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast_2"/></StgValue>
</operation>

<operation id="1036" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:40  %sh_assign_2_i_i_cast_3 = sext i9 %ush_1 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast_3"/></StgValue>
</operation>

<operation id="1037" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:41  %tmp_i_i_i1_112 = zext i32 %sh_assign_2_i_i_cast_2 to i79

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1_112"/></StgValue>
</operation>

<operation id="1038" st_id="132" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:42  %r_V_2 = lshr i25 %mantissa_V_1, %sh_assign_2_i_i_cast_3

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="1039" st_id="132" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:43  %r_V_3 = shl i79 %mantissa_V_1_i_i_cas_1, %tmp_i_i_i1_112

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="1040" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:44  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1041" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:45  %tmp_28 = zext i1 %tmp_79 to i32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1042" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:46  %tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_3, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1043" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:47  %p_Val2_32 = select i1 %isNeg_1, i32 %tmp_28, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="1044" st_id="132" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_138_i_i = call fastcc float @floor(float %tmp_137_i_i)

]]></Node>
<StgValue><ssdm name="tmp_138_i_i"/></StgValue>
</operation>

<operation id="1045" st_id="132" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66  %tmp_147_i_i = fsub float %yyy1, %x_assign

]]></Node>
<StgValue><ssdm name="tmp_147_i_i"/></StgValue>
</operation>

<operation id="1046" st_id="132" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:69  %tmp_82 = mul i18 360, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1047" st_id="132" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:70  %tmp_32 = add i18 360, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1048" st_id="132" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79  %tmp_153_i_i = fsub float %xxx1, %x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_153_i_i"/></StgValue>
</operation>

<operation id="1049" st_id="132" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:54  %tmp_191_i_i = fadd float %xxx2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_191_i_i"/></StgValue>
</operation>

<operation id="1050" st_id="132" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:57  %tmp_194_i_i = fadd float %yyy2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_194_i_i"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1051" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="p_Result_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %result_V_3 = sub i32 0, %p_Val2_32

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="1052" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49  %p_Val2_33 = select i1 %p_Result_9, i32 %result_V_3, i32 %p_Val2_32

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="1053" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:50  %tmp_80 = trunc i32 %p_Val2_33 to i18

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1054" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:51  %tmp_30 = add i18 %tmp_80, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1055" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:52  %tmp_52_cast = sext i18 %tmp_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="1056" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:53  %leftImage_in_V_addr = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_52_cast

]]></Node>
<StgValue><ssdm name="leftImage_in_V_addr"/></StgValue>
</operation>

<operation id="1057" st_id="133" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_138_i_i = call fastcc float @floor(float %tmp_137_i_i)

]]></Node>
<StgValue><ssdm name="tmp_138_i_i"/></StgValue>
</operation>

<operation id="1058" st_id="133" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_141_i_i = call fastcc float @floor(float %tmp_140_i_i)

]]></Node>
<StgValue><ssdm name="tmp_141_i_i"/></StgValue>
</operation>

<operation id="1059" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="17">
<![CDATA[
_ifconv:62  %leftImage_in_V_load = load i8* %leftImage_in_V_addr, align 1

]]></Node>
<StgValue><ssdm name="leftImage_in_V_load"/></StgValue>
</operation>

<operation id="1060" st_id="133" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66  %tmp_147_i_i = fsub float %yyy1, %x_assign

]]></Node>
<StgValue><ssdm name="tmp_147_i_i"/></StgValue>
</operation>

<operation id="1061" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:71  %tmp_33 = add i18 %tmp_80, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1062" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:72  %tmp_60_cast = sext i18 %tmp_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_60_cast"/></StgValue>
</operation>

<operation id="1063" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:73  %leftImage_in_V_addr_2 = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_60_cast

]]></Node>
<StgValue><ssdm name="leftImage_in_V_addr_2"/></StgValue>
</operation>

<operation id="1064" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="17">
<![CDATA[
_ifconv:74  %leftImage_in_V_load_1 = load i8* %leftImage_in_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="leftImage_in_V_load_1"/></StgValue>
</operation>

<operation id="1065" st_id="133" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79  %tmp_153_i_i = fsub float %xxx1, %x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_153_i_i"/></StgValue>
</operation>

<operation id="1066" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:82  %tmp_83 = trunc i32 %p_Val2_33 to i18

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1067" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:83  %tmp_84 = add i18 1, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1068" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:84  %tmp_35 = add i18 %tmp_84, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1069" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:87  %tmp_37 = add i18 %tmp_84, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1070" st_id="133" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:54  %tmp_191_i_i = fadd float %xxx2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_191_i_i"/></StgValue>
</operation>

<operation id="1071" st_id="133" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:57  %tmp_194_i_i = fadd float %yyy2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_194_i_i"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1072" st_id="134" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %tmp_138_i_i = call fastcc float @floor(float %tmp_137_i_i)

]]></Node>
<StgValue><ssdm name="tmp_138_i_i"/></StgValue>
</operation>

<operation id="1073" st_id="134" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_141_i_i = call fastcc float @floor(float %tmp_140_i_i)

]]></Node>
<StgValue><ssdm name="tmp_141_i_i"/></StgValue>
</operation>

<operation id="1074" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="17">
<![CDATA[
_ifconv:62  %leftImage_in_V_load = load i8* %leftImage_in_V_addr, align 1

]]></Node>
<StgValue><ssdm name="leftImage_in_V_load"/></StgValue>
</operation>

<operation id="1075" st_id="134" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66  %tmp_147_i_i = fsub float %yyy1, %x_assign

]]></Node>
<StgValue><ssdm name="tmp_147_i_i"/></StgValue>
</operation>

<operation id="1076" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="17">
<![CDATA[
_ifconv:74  %leftImage_in_V_load_1 = load i8* %leftImage_in_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="leftImage_in_V_load_1"/></StgValue>
</operation>

<operation id="1077" st_id="134" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79  %tmp_153_i_i = fsub float %xxx1, %x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_153_i_i"/></StgValue>
</operation>

<operation id="1078" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:85  %tmp_61_cast = sext i18 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="1079" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86  %leftImage_in_V_addr_3 = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="leftImage_in_V_addr_3"/></StgValue>
</operation>

<operation id="1080" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:88  %tmp_63_cast = sext i18 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="1081" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:89  %leftImage_in_V_addr_4 = getelementptr [97200 x i8]* %leftImage_in_V, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="leftImage_in_V_addr_4"/></StgValue>
</operation>

<operation id="1082" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="17">
<![CDATA[
_ifconv:90  %leftImage_in_V_load_2 = load i8* %leftImage_in_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="leftImage_in_V_load_2"/></StgValue>
</operation>

<operation id="1083" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="17">
<![CDATA[
_ifconv:95  %leftImage_in_V_load_3 = load i8* %leftImage_in_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="leftImage_in_V_load_3"/></StgValue>
</operation>

<operation id="1084" st_id="134" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:0  %x_assign_2 = call fastcc float @floor(float %yyy2)

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="1085" st_id="134" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:54  %tmp_191_i_i = fadd float %xxx2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_191_i_i"/></StgValue>
</operation>

<operation id="1086" st_id="134" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:57  %tmp_194_i_i = fadd float %yyy2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_194_i_i"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1087" st_id="135" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1

]]></Node>
<StgValue><ssdm name="tmp_139_i_i"/></StgValue>
</operation>

<operation id="1088" st_id="135" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_141_i_i = call fastcc float @floor(float %tmp_140_i_i)

]]></Node>
<StgValue><ssdm name="tmp_141_i_i"/></StgValue>
</operation>

<operation id="1089" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:63  %tmp_145_i_i1 = zext i8 %leftImage_in_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_145_i_i1"/></StgValue>
</operation>

<operation id="1090" st_id="135" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:64  %tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_145_i_i"/></StgValue>
</operation>

<operation id="1091" st_id="135" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66  %tmp_147_i_i = fsub float %yyy1, %x_assign

]]></Node>
<StgValue><ssdm name="tmp_147_i_i"/></StgValue>
</operation>

<operation id="1092" st_id="135" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79  %tmp_153_i_i = fsub float %xxx1, %x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_153_i_i"/></StgValue>
</operation>

<operation id="1093" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="17">
<![CDATA[
_ifconv:90  %leftImage_in_V_load_2 = load i8* %leftImage_in_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="leftImage_in_V_load_2"/></StgValue>
</operation>

<operation id="1094" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="17">
<![CDATA[
_ifconv:95  %leftImage_in_V_load_3 = load i8* %leftImage_in_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="leftImage_in_V_load_3"/></StgValue>
</operation>

<operation id="1095" st_id="135" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:0  %x_assign_2 = call fastcc float @floor(float %yyy2)

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="1096" st_id="135" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:26  %x_assign_3 = call fastcc float @floor(float %xxx2)

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="1097" st_id="135" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:54  %tmp_191_i_i = fadd float %xxx2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_191_i_i"/></StgValue>
</operation>

<operation id="1098" st_id="135" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:57  %tmp_194_i_i = fadd float %yyy2, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_194_i_i"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1099" st_id="136" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1

]]></Node>
<StgValue><ssdm name="tmp_139_i_i"/></StgValue>
</operation>

<operation id="1100" st_id="136" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1

]]></Node>
<StgValue><ssdm name="tmp_142_i_i"/></StgValue>
</operation>

<operation id="1101" st_id="136" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:64  %tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_145_i_i"/></StgValue>
</operation>

<operation id="1102" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:75  %tmp_150_i_i1 = zext i8 %leftImage_in_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_150_i_i1"/></StgValue>
</operation>

<operation id="1103" st_id="136" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:76  %tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_150_i_i"/></StgValue>
</operation>

<operation id="1104" st_id="136" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79  %tmp_153_i_i = fsub float %xxx1, %x_assign_1

]]></Node>
<StgValue><ssdm name="tmp_153_i_i"/></StgValue>
</operation>

<operation id="1105" st_id="136" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:0  %x_assign_2 = call fastcc float @floor(float %yyy2)

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="1106" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:1  %p_Val2_19 = bitcast float %x_assign_2 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="1107" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:2  %p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_19, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="1108" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv18:3  %tmp_V_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_19, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="1109" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="23" op_0_bw="32">
<![CDATA[
_ifconv18:4  %tmp_V_8 = trunc i32 %p_Val2_19 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="1110" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="8">
<![CDATA[
_ifconv18:7  %tmp_i_i_i_cast_i2 = zext i8 %tmp_V_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast_i2"/></StgValue>
</operation>

<operation id="1111" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv18:8  %sh_assign_6 = add i9 -127, %tmp_i_i_i_cast_i2

]]></Node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="1112" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv18:9  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_6, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="1113" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18:10  %tmp_i_i_i2 = sub i8 127, %tmp_V_7

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2"/></StgValue>
</operation>

<operation id="1114" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="8">
<![CDATA[
_ifconv18:11  %tmp_i_i_cast_i2 = sext i8 %tmp_i_i_i2 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_i2"/></StgValue>
</operation>

<operation id="1115" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv18:12  %ush_2 = select i1 %isNeg_2, i9 %tmp_i_i_cast_i2, i9 %sh_assign_6

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="1116" st_id="136" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:26  %x_assign_3 = call fastcc float @floor(float %xxx2)

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="1117" st_id="136" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:55  %tmp_192_i_i = call fastcc float @floor(float %tmp_191_i_i)

]]></Node>
<StgValue><ssdm name="tmp_192_i_i"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1118" st_id="137" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1

]]></Node>
<StgValue><ssdm name="tmp_139_i_i"/></StgValue>
</operation>

<operation id="1119" st_id="137" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1

]]></Node>
<StgValue><ssdm name="tmp_142_i_i"/></StgValue>
</operation>

<operation id="1120" st_id="137" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:64  %tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_145_i_i"/></StgValue>
</operation>

<operation id="1121" st_id="137" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:76  %tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_150_i_i"/></StgValue>
</operation>

<operation id="1122" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %i_op_assign_4 = fmul float %tmp_153_i_i, %tmp_147_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="1123" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:91  %tmp_156_i_i1 = zext i8 %leftImage_in_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_156_i_i1"/></StgValue>
</operation>

<operation id="1124" st_id="137" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:92  %tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_156_i_i"/></StgValue>
</operation>

<operation id="1125" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv18:5  %mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_8, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_2"/></StgValue>
</operation>

<operation id="1126" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="79" op_0_bw="25">
<![CDATA[
_ifconv18:6  %mantissa_V_1_i_i_cas_2 = zext i25 %mantissa_V_2 to i79

]]></Node>
<StgValue><ssdm name="mantissa_V_1_i_i_cas_2"/></StgValue>
</operation>

<operation id="1127" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="9">
<![CDATA[
_ifconv18:13  %sh_assign_2_i_i_cast_4 = sext i9 %ush_2 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast_4"/></StgValue>
</operation>

<operation id="1128" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="25" op_0_bw="9">
<![CDATA[
_ifconv18:14  %sh_assign_2_i_i_cast_5 = sext i9 %ush_2 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast_5"/></StgValue>
</operation>

<operation id="1129" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="79" op_0_bw="32">
<![CDATA[
_ifconv18:15  %tmp_i_i_i2_114 = zext i32 %sh_assign_2_i_i_cast_4 to i79

]]></Node>
<StgValue><ssdm name="tmp_i_i_i2_114"/></StgValue>
</operation>

<operation id="1130" st_id="137" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv18:16  %r_V_4 = lshr i25 %mantissa_V_2, %sh_assign_2_i_i_cast_5

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="1131" st_id="137" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv18:17  %r_V_5 = shl i79 %mantissa_V_1_i_i_cas_2, %tmp_i_i_i2_114

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="1132" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv18:18  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_4, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1133" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="isNeg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="1">
<![CDATA[
_ifconv18:19  %tmp_55 = zext i1 %tmp_100 to i32

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1134" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="isNeg_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv18:20  %tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_5, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1135" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:21  %p_Val2_34 = select i1 %isNeg_2, i32 %tmp_55, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="1136" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="p_Result_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:22  %result_V_5 = sub i32 0, %p_Val2_34

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="1137" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:23  %p_Val2_35 = select i1 %p_Result_11, i32 %result_V_5, i32 %p_Val2_34

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="1138" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="18" op_0_bw="32">
<![CDATA[
_ifconv18:24  %tmp_101 = trunc i32 %p_Val2_35 to i18

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1139" st_id="137" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:26  %x_assign_3 = call fastcc float @floor(float %xxx2)

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="1140" st_id="137" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:55  %tmp_192_i_i = call fastcc float @floor(float %tmp_191_i_i)

]]></Node>
<StgValue><ssdm name="tmp_192_i_i"/></StgValue>
</operation>

<operation id="1141" st_id="137" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:58  %tmp_195_i_i = call fastcc float @floor(float %tmp_194_i_i)

]]></Node>
<StgValue><ssdm name="tmp_195_i_i"/></StgValue>
</operation>

<operation id="1142" st_id="137" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:65  %tmp_201_i_i = fsub float %yyy2, %x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_201_i_i"/></StgValue>
</operation>

<operation id="1143" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="18" op_0_bw="32">
<![CDATA[
_ifconv18:67  %tmp_107 = trunc i32 %p_Val2_35 to i18

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1144" st_id="138" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1

]]></Node>
<StgValue><ssdm name="tmp_139_i_i"/></StgValue>
</operation>

<operation id="1145" st_id="138" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1

]]></Node>
<StgValue><ssdm name="tmp_142_i_i"/></StgValue>
</operation>

<operation id="1146" st_id="138" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:64  %tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_145_i_i"/></StgValue>
</operation>

<operation id="1147" st_id="138" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:76  %tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_150_i_i"/></StgValue>
</operation>

<operation id="1148" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %i_op_assign_4 = fmul float %tmp_153_i_i, %tmp_147_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="1149" st_id="138" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:92  %tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_156_i_i"/></StgValue>
</operation>

<operation id="1150" st_id="138" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv18:25  %tmp_58 = mul i18 360, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1151" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:27  %p_Val2_24 = bitcast float %x_assign_3 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="1152" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:28  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="1153" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv18:29  %tmp_V_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_24, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="1154" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="23" op_0_bw="32">
<![CDATA[
_ifconv18:30  %tmp_V_10 = trunc i32 %p_Val2_24 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="1155" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv18:31  %mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_10, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_3"/></StgValue>
</operation>

<operation id="1156" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="79" op_0_bw="25">
<![CDATA[
_ifconv18:32  %mantissa_V_1_i_i_cas_3 = zext i25 %mantissa_V_3 to i79

]]></Node>
<StgValue><ssdm name="mantissa_V_1_i_i_cas_3"/></StgValue>
</operation>

<operation id="1157" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="8">
<![CDATA[
_ifconv18:33  %tmp_i_i_i_cast_i3 = zext i8 %tmp_V_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast_i3"/></StgValue>
</operation>

<operation id="1158" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv18:34  %sh_assign_9 = add i9 -127, %tmp_i_i_i_cast_i3

]]></Node>
<StgValue><ssdm name="sh_assign_9"/></StgValue>
</operation>

<operation id="1159" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv18:35  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_9, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="1160" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18:36  %tmp_i_i_i3 = sub i8 127, %tmp_V_9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3"/></StgValue>
</operation>

<operation id="1161" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="8">
<![CDATA[
_ifconv18:37  %tmp_i_i_cast_i3 = sext i8 %tmp_i_i_i3 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast_i3"/></StgValue>
</operation>

<operation id="1162" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv18:38  %ush_3 = select i1 %isNeg_3, i9 %tmp_i_i_cast_i3, i9 %sh_assign_9

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="1163" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="9">
<![CDATA[
_ifconv18:39  %sh_assign_2_i_i_cast_6 = sext i9 %ush_3 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast_6"/></StgValue>
</operation>

<operation id="1164" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="25" op_0_bw="9">
<![CDATA[
_ifconv18:40  %sh_assign_2_i_i_cast_7 = sext i9 %ush_3 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_cast_7"/></StgValue>
</operation>

<operation id="1165" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="79" op_0_bw="32">
<![CDATA[
_ifconv18:41  %tmp_i_i_i3_115 = zext i32 %sh_assign_2_i_i_cast_6 to i79

]]></Node>
<StgValue><ssdm name="tmp_i_i_i3_115"/></StgValue>
</operation>

<operation id="1166" st_id="138" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv18:42  %r_V_6 = lshr i25 %mantissa_V_3, %sh_assign_2_i_i_cast_7

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="1167" st_id="138" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv18:43  %r_V_7 = shl i79 %mantissa_V_1_i_i_cas_3, %tmp_i_i_i3_115

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="1168" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv18:44  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1169" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="1">
<![CDATA[
_ifconv18:45  %tmp_59 = zext i1 %tmp_105 to i32

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1170" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv18:46  %tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_7, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1171" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:47  %p_Val2_36 = select i1 %isNeg_3, i32 %tmp_59, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="1172" st_id="138" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:55  %tmp_192_i_i = call fastcc float @floor(float %tmp_191_i_i)

]]></Node>
<StgValue><ssdm name="tmp_192_i_i"/></StgValue>
</operation>

<operation id="1173" st_id="138" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:58  %tmp_195_i_i = call fastcc float @floor(float %tmp_194_i_i)

]]></Node>
<StgValue><ssdm name="tmp_195_i_i"/></StgValue>
</operation>

<operation id="1174" st_id="138" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:65  %tmp_201_i_i = fsub float %yyy2, %x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_201_i_i"/></StgValue>
</operation>

<operation id="1175" st_id="138" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv18:68  %tmp_108 = mul i18 360, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1176" st_id="138" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv18:69  %tmp_62 = add i18 360, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1177" st_id="138" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:78  %tmp_207_i_i = fsub float %xxx2, %x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_207_i_i"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1178" st_id="139" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:57  %tmp_139_i_i = fsub float %tmp_138_i_i, %xxx1

]]></Node>
<StgValue><ssdm name="tmp_139_i_i"/></StgValue>
</operation>

<operation id="1179" st_id="139" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1

]]></Node>
<StgValue><ssdm name="tmp_142_i_i"/></StgValue>
</operation>

<operation id="1180" st_id="139" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:64  %tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_145_i_i"/></StgValue>
</operation>

<operation id="1181" st_id="139" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:76  %tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_150_i_i"/></StgValue>
</operation>

<operation id="1182" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %i_op_assign_4 = fmul float %tmp_153_i_i, %tmp_147_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="1183" st_id="139" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:92  %tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_156_i_i"/></StgValue>
</operation>

<operation id="1184" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="p_Result_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:48  %result_V_7 = sub i32 0, %p_Val2_36

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>

<operation id="1185" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:49  %p_Val2_37 = select i1 %p_Result_12, i32 %result_V_7, i32 %p_Val2_36

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="1186" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="18" op_0_bw="32">
<![CDATA[
_ifconv18:50  %tmp_106 = trunc i32 %p_Val2_37 to i18

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1187" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv18:51  %tmp_61 = add i18 %tmp_106, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1188" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="18">
<![CDATA[
_ifconv18:52  %tmp_74_cast = sext i18 %tmp_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="1189" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:53  %rightImage_in_V_addr = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_74_cast

]]></Node>
<StgValue><ssdm name="rightImage_in_V_addr"/></StgValue>
</operation>

<operation id="1190" st_id="139" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:58  %tmp_195_i_i = call fastcc float @floor(float %tmp_194_i_i)

]]></Node>
<StgValue><ssdm name="tmp_195_i_i"/></StgValue>
</operation>

<operation id="1191" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="17">
<![CDATA[
_ifconv18:61  %rightImage_in_V_load = load i8* %rightImage_in_V_addr, align 1

]]></Node>
<StgValue><ssdm name="rightImage_in_V_load"/></StgValue>
</operation>

<operation id="1192" st_id="139" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:65  %tmp_201_i_i = fsub float %yyy2, %x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_201_i_i"/></StgValue>
</operation>

<operation id="1193" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv18:70  %tmp_63 = add i18 %tmp_106, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1194" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="18">
<![CDATA[
_ifconv18:71  %tmp_76_cast = sext i18 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="1195" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:72  %rightImage_in_V_addr_2 = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="rightImage_in_V_addr_2"/></StgValue>
</operation>

<operation id="1196" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="17">
<![CDATA[
_ifconv18:73  %rightImage_in_V_load_1 = load i8* %rightImage_in_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rightImage_in_V_load_1"/></StgValue>
</operation>

<operation id="1197" st_id="139" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:78  %tmp_207_i_i = fsub float %xxx2, %x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_207_i_i"/></StgValue>
</operation>

<operation id="1198" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="18" op_0_bw="32">
<![CDATA[
_ifconv18:81  %tmp_109 = trunc i32 %p_Val2_37 to i18

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1199" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv18:82  %tmp_110 = add i18 1, %tmp_109

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1200" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv18:83  %tmp_64 = add i18 %tmp_110, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1201" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv18:86  %tmp_66 = add i18 %tmp_110, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1202" st_id="140" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_142_i_i = fsub float %tmp_141_i_i, %yyy1

]]></Node>
<StgValue><ssdm name="tmp_142_i_i"/></StgValue>
</operation>

<operation id="1203" st_id="140" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:64  %tmp_145_i_i = uitofp i32 %tmp_145_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_145_i_i"/></StgValue>
</operation>

<operation id="1204" st_id="140" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67  %i_op_assign_2 = fmul float %tmp_139_i_i, %tmp_147_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="1205" st_id="140" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:76  %tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_150_i_i"/></StgValue>
</operation>

<operation id="1206" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:81  %i_op_assign_4 = fmul float %tmp_153_i_i, %tmp_147_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="1207" st_id="140" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:92  %tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_156_i_i"/></StgValue>
</operation>

<operation id="1208" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:96  %tmp_159_i_i1 = zext i8 %leftImage_in_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_159_i_i1"/></StgValue>
</operation>

<operation id="1209" st_id="140" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:97  %tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_159_i_i"/></StgValue>
</operation>

<operation id="1210" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="17">
<![CDATA[
_ifconv18:61  %rightImage_in_V_load = load i8* %rightImage_in_V_addr, align 1

]]></Node>
<StgValue><ssdm name="rightImage_in_V_load"/></StgValue>
</operation>

<operation id="1211" st_id="140" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:65  %tmp_201_i_i = fsub float %yyy2, %x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_201_i_i"/></StgValue>
</operation>

<operation id="1212" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="17">
<![CDATA[
_ifconv18:73  %rightImage_in_V_load_1 = load i8* %rightImage_in_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rightImage_in_V_load_1"/></StgValue>
</operation>

<operation id="1213" st_id="140" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:78  %tmp_207_i_i = fsub float %xxx2, %x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_207_i_i"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1214" st_id="141" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %i_op_assign = fmul float %tmp_139_i_i, %tmp_142_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="1215" st_id="141" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67  %i_op_assign_2 = fmul float %tmp_139_i_i, %tmp_147_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="1216" st_id="141" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:76  %tmp_150_i_i = uitofp i32 %tmp_150_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_150_i_i"/></StgValue>
</operation>

<operation id="1217" st_id="141" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80  %i_op_assign_3 = fmul float %tmp_153_i_i, %tmp_142_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="1218" st_id="141" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:92  %tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_156_i_i"/></StgValue>
</operation>

<operation id="1219" st_id="141" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:97  %tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_159_i_i"/></StgValue>
</operation>

<operation id="1220" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="8">
<![CDATA[
_ifconv18:62  %tmp_199_i_i1 = zext i8 %rightImage_in_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_199_i_i1"/></StgValue>
</operation>

<operation id="1221" st_id="141" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:63  %tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_199_i_i"/></StgValue>
</operation>

<operation id="1222" st_id="141" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:65  %tmp_201_i_i = fsub float %yyy2, %x_assign_2

]]></Node>
<StgValue><ssdm name="tmp_201_i_i"/></StgValue>
</operation>

<operation id="1223" st_id="141" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:78  %tmp_207_i_i = fsub float %xxx2, %x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_207_i_i"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1224" st_id="142" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %i_op_assign = fmul float %tmp_139_i_i, %tmp_142_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="1225" st_id="142" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67  %i_op_assign_2 = fmul float %tmp_139_i_i, %tmp_147_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="1226" st_id="142" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80  %i_op_assign_3 = fmul float %tmp_153_i_i, %tmp_142_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="1227" st_id="142" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:92  %tmp_156_i_i = uitofp i32 %tmp_156_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_156_i_i"/></StgValue>
</operation>

<operation id="1228" st_id="142" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:97  %tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_159_i_i"/></StgValue>
</operation>

<operation id="1229" st_id="142" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:56  %tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2

]]></Node>
<StgValue><ssdm name="tmp_193_i_i"/></StgValue>
</operation>

<operation id="1230" st_id="142" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:59  %tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2

]]></Node>
<StgValue><ssdm name="tmp_196_i_i"/></StgValue>
</operation>

<operation id="1231" st_id="142" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:63  %tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_199_i_i"/></StgValue>
</operation>

<operation id="1232" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="8">
<![CDATA[
_ifconv18:74  %tmp_204_i_i1 = zext i8 %rightImage_in_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_204_i_i1"/></StgValue>
</operation>

<operation id="1233" st_id="142" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:75  %tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_204_i_i"/></StgValue>
</operation>

<operation id="1234" st_id="142" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:78  %tmp_207_i_i = fsub float %xxx2, %x_assign_3

]]></Node>
<StgValue><ssdm name="tmp_207_i_i"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1235" st_id="143" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %i_op_assign = fmul float %tmp_139_i_i, %tmp_142_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="1236" st_id="143" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67  %i_op_assign_2 = fmul float %tmp_139_i_i, %tmp_147_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="1237" st_id="143" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80  %i_op_assign_3 = fmul float %tmp_153_i_i, %tmp_142_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="1238" st_id="143" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:97  %tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_159_i_i"/></StgValue>
</operation>

<operation id="1239" st_id="143" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:56  %tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2

]]></Node>
<StgValue><ssdm name="tmp_193_i_i"/></StgValue>
</operation>

<operation id="1240" st_id="143" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:59  %tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2

]]></Node>
<StgValue><ssdm name="tmp_196_i_i"/></StgValue>
</operation>

<operation id="1241" st_id="143" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:63  %tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_199_i_i"/></StgValue>
</operation>

<operation id="1242" st_id="143" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:75  %tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_204_i_i"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1243" st_id="144" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61  %i_op_assign = fmul float %tmp_139_i_i, %tmp_142_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="1244" st_id="144" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:77  %tmp_151_i_i = fmul float %i_op_assign_2, %tmp_150_i_i

]]></Node>
<StgValue><ssdm name="tmp_151_i_i"/></StgValue>
</operation>

<operation id="1245" st_id="144" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80  %i_op_assign_3 = fmul float %tmp_153_i_i, %tmp_142_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="1246" st_id="144" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:97  %tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_159_i_i"/></StgValue>
</operation>

<operation id="1247" st_id="144" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:56  %tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2

]]></Node>
<StgValue><ssdm name="tmp_193_i_i"/></StgValue>
</operation>

<operation id="1248" st_id="144" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:59  %tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2

]]></Node>
<StgValue><ssdm name="tmp_196_i_i"/></StgValue>
</operation>

<operation id="1249" st_id="144" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:63  %tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_199_i_i"/></StgValue>
</operation>

<operation id="1250" st_id="144" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:75  %tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_204_i_i"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1251" st_id="145" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:77  %tmp_151_i_i = fmul float %i_op_assign_2, %tmp_150_i_i

]]></Node>
<StgValue><ssdm name="tmp_151_i_i"/></StgValue>
</operation>

<operation id="1252" st_id="145" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:97  %tmp_159_i_i = uitofp i32 %tmp_159_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_159_i_i"/></StgValue>
</operation>

<operation id="1253" st_id="145" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:56  %tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2

]]></Node>
<StgValue><ssdm name="tmp_193_i_i"/></StgValue>
</operation>

<operation id="1254" st_id="145" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:59  %tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2

]]></Node>
<StgValue><ssdm name="tmp_196_i_i"/></StgValue>
</operation>

<operation id="1255" st_id="145" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:63  %tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_199_i_i"/></StgValue>
</operation>

<operation id="1256" st_id="145" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:75  %tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_204_i_i"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1257" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:65  %tmp_146_i_i = fmul float %i_op_assign, %tmp_145_i_i

]]></Node>
<StgValue><ssdm name="tmp_146_i_i"/></StgValue>
</operation>

<operation id="1258" st_id="146" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:77  %tmp_151_i_i = fmul float %i_op_assign_2, %tmp_150_i_i

]]></Node>
<StgValue><ssdm name="tmp_151_i_i"/></StgValue>
</operation>

<operation id="1259" st_id="146" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %tmp_157_i_i = fmul float %i_op_assign_3, %tmp_156_i_i

]]></Node>
<StgValue><ssdm name="tmp_157_i_i"/></StgValue>
</operation>

<operation id="1260" st_id="146" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:56  %tmp_193_i_i = fsub float %tmp_192_i_i, %xxx2

]]></Node>
<StgValue><ssdm name="tmp_193_i_i"/></StgValue>
</operation>

<operation id="1261" st_id="146" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:59  %tmp_196_i_i = fsub float %tmp_195_i_i, %yyy2

]]></Node>
<StgValue><ssdm name="tmp_196_i_i"/></StgValue>
</operation>

<operation id="1262" st_id="146" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:63  %tmp_199_i_i = uitofp i32 %tmp_199_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_199_i_i"/></StgValue>
</operation>

<operation id="1263" st_id="146" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:75  %tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_204_i_i"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1264" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:65  %tmp_146_i_i = fmul float %i_op_assign, %tmp_145_i_i

]]></Node>
<StgValue><ssdm name="tmp_146_i_i"/></StgValue>
</operation>

<operation id="1265" st_id="147" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:77  %tmp_151_i_i = fmul float %i_op_assign_2, %tmp_150_i_i

]]></Node>
<StgValue><ssdm name="tmp_151_i_i"/></StgValue>
</operation>

<operation id="1266" st_id="147" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %tmp_157_i_i = fmul float %i_op_assign_3, %tmp_156_i_i

]]></Node>
<StgValue><ssdm name="tmp_157_i_i"/></StgValue>
</operation>

<operation id="1267" st_id="147" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:75  %tmp_204_i_i = uitofp i32 %tmp_204_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_204_i_i"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1268" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:65  %tmp_146_i_i = fmul float %i_op_assign, %tmp_145_i_i

]]></Node>
<StgValue><ssdm name="tmp_146_i_i"/></StgValue>
</operation>

<operation id="1269" st_id="148" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %tmp_157_i_i = fmul float %i_op_assign_3, %tmp_156_i_i

]]></Node>
<StgValue><ssdm name="tmp_157_i_i"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1270" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:65  %tmp_146_i_i = fmul float %i_op_assign, %tmp_145_i_i

]]></Node>
<StgValue><ssdm name="tmp_146_i_i"/></StgValue>
</operation>

<operation id="1271" st_id="149" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %tmp_157_i_i = fmul float %i_op_assign_3, %tmp_156_i_i

]]></Node>
<StgValue><ssdm name="tmp_157_i_i"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1272" st_id="150" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i

]]></Node>
<StgValue><ssdm name="tmp_152_i_i"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1273" st_id="151" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i

]]></Node>
<StgValue><ssdm name="tmp_152_i_i"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1274" st_id="152" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i

]]></Node>
<StgValue><ssdm name="tmp_152_i_i"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1275" st_id="153" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i

]]></Node>
<StgValue><ssdm name="tmp_152_i_i"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1276" st_id="154" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:78  %tmp_152_i_i = fadd float %tmp_146_i_i, %tmp_151_i_i

]]></Node>
<StgValue><ssdm name="tmp_152_i_i"/></StgValue>
</operation>

<operation id="1277" st_id="154" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:60  %i_op_assign_5 = fmul float %tmp_193_i_i, %tmp_196_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1278" st_id="155" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i

]]></Node>
<StgValue><ssdm name="tmp_158_i_i"/></StgValue>
</operation>

<operation id="1279" st_id="155" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:60  %i_op_assign_5 = fmul float %tmp_193_i_i, %tmp_196_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="1280" st_id="155" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:66  %i_op_assign_6 = fmul float %tmp_193_i_i, %tmp_201_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1281" st_id="156" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i

]]></Node>
<StgValue><ssdm name="tmp_158_i_i"/></StgValue>
</operation>

<operation id="1282" st_id="156" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98  %tmp_160_i_i = fmul float %i_op_assign_4, %tmp_159_i_i

]]></Node>
<StgValue><ssdm name="tmp_160_i_i"/></StgValue>
</operation>

<operation id="1283" st_id="156" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:60  %i_op_assign_5 = fmul float %tmp_193_i_i, %tmp_196_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="1284" st_id="156" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:66  %i_op_assign_6 = fmul float %tmp_193_i_i, %tmp_201_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="1285" st_id="156" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:79  %i_op_assign_7 = fmul float %tmp_207_i_i, %tmp_196_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1286" st_id="157" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i

]]></Node>
<StgValue><ssdm name="tmp_158_i_i"/></StgValue>
</operation>

<operation id="1287" st_id="157" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98  %tmp_160_i_i = fmul float %i_op_assign_4, %tmp_159_i_i

]]></Node>
<StgValue><ssdm name="tmp_160_i_i"/></StgValue>
</operation>

<operation id="1288" st_id="157" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:60  %i_op_assign_5 = fmul float %tmp_193_i_i, %tmp_196_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_5"/></StgValue>
</operation>

<operation id="1289" st_id="157" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:66  %i_op_assign_6 = fmul float %tmp_193_i_i, %tmp_201_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="1290" st_id="157" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:79  %i_op_assign_7 = fmul float %tmp_207_i_i, %tmp_196_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="1291" st_id="157" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:80  %i_op_assign_8 = fmul float %tmp_207_i_i, %tmp_201_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1292" st_id="158" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i

]]></Node>
<StgValue><ssdm name="tmp_158_i_i"/></StgValue>
</operation>

<operation id="1293" st_id="158" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98  %tmp_160_i_i = fmul float %i_op_assign_4, %tmp_159_i_i

]]></Node>
<StgValue><ssdm name="tmp_160_i_i"/></StgValue>
</operation>

<operation id="1294" st_id="158" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:64  %tmp_200_i_i = fmul float %i_op_assign_5, %tmp_199_i_i

]]></Node>
<StgValue><ssdm name="tmp_200_i_i"/></StgValue>
</operation>

<operation id="1295" st_id="158" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:66  %i_op_assign_6 = fmul float %tmp_193_i_i, %tmp_201_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_6"/></StgValue>
</operation>

<operation id="1296" st_id="158" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:79  %i_op_assign_7 = fmul float %tmp_207_i_i, %tmp_196_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="1297" st_id="158" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:80  %i_op_assign_8 = fmul float %tmp_207_i_i, %tmp_201_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>

<operation id="1298" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="18">
<![CDATA[
_ifconv18:84  %tmp_77_cast = sext i18 %tmp_64 to i64

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="1299" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:85  %rightImage_in_V_addr_3 = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="rightImage_in_V_addr_3"/></StgValue>
</operation>

<operation id="1300" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="18">
<![CDATA[
_ifconv18:87  %tmp_78_cast = sext i18 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="1301" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:88  %rightImage_in_V_addr_4 = getelementptr [97200 x i8]* %rightImage_in_V, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="rightImage_in_V_addr_4"/></StgValue>
</operation>

<operation id="1302" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="17">
<![CDATA[
_ifconv18:89  %rightImage_in_V_load_2 = load i8* %rightImage_in_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="rightImage_in_V_load_2"/></StgValue>
</operation>

<operation id="1303" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="17">
<![CDATA[
_ifconv18:94  %rightImage_in_V_load_3 = load i8* %rightImage_in_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="rightImage_in_V_load_3"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1304" st_id="159" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_158_i_i = fadd float %tmp_152_i_i, %tmp_157_i_i

]]></Node>
<StgValue><ssdm name="tmp_158_i_i"/></StgValue>
</operation>

<operation id="1305" st_id="159" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98  %tmp_160_i_i = fmul float %i_op_assign_4, %tmp_159_i_i

]]></Node>
<StgValue><ssdm name="tmp_160_i_i"/></StgValue>
</operation>

<operation id="1306" st_id="159" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:64  %tmp_200_i_i = fmul float %i_op_assign_5, %tmp_199_i_i

]]></Node>
<StgValue><ssdm name="tmp_200_i_i"/></StgValue>
</operation>

<operation id="1307" st_id="159" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:79  %i_op_assign_7 = fmul float %tmp_207_i_i, %tmp_196_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_7"/></StgValue>
</operation>

<operation id="1308" st_id="159" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:80  %i_op_assign_8 = fmul float %tmp_207_i_i, %tmp_201_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>

<operation id="1309" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="17">
<![CDATA[
_ifconv18:89  %rightImage_in_V_load_2 = load i8* %rightImage_in_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="rightImage_in_V_load_2"/></StgValue>
</operation>

<operation id="1310" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="17">
<![CDATA[
_ifconv18:94  %rightImage_in_V_load_3 = load i8* %rightImage_in_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="rightImage_in_V_load_3"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1311" st_id="160" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="1312" st_id="160" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:64  %tmp_200_i_i = fmul float %i_op_assign_5, %tmp_199_i_i

]]></Node>
<StgValue><ssdm name="tmp_200_i_i"/></StgValue>
</operation>

<operation id="1313" st_id="160" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:80  %i_op_assign_8 = fmul float %tmp_207_i_i, %tmp_201_i_i

]]></Node>
<StgValue><ssdm name="i_op_assign_8"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1314" st_id="161" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="1315" st_id="161" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:64  %tmp_200_i_i = fmul float %i_op_assign_5, %tmp_199_i_i

]]></Node>
<StgValue><ssdm name="tmp_200_i_i"/></StgValue>
</operation>

<operation id="1316" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="8">
<![CDATA[
_ifconv18:90  %tmp_210_i_i1 = zext i8 %rightImage_in_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_210_i_i1"/></StgValue>
</operation>

<operation id="1317" st_id="161" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:91  %tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_210_i_i"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1318" st_id="162" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="1319" st_id="162" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:91  %tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_210_i_i"/></StgValue>
</operation>

<operation id="1320" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="8">
<![CDATA[
_ifconv18:95  %tmp_213_i_i1 = zext i8 %rightImage_in_V_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_213_i_i1"/></StgValue>
</operation>

<operation id="1321" st_id="162" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:96  %tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_213_i_i"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1322" st_id="163" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="1323" st_id="163" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:91  %tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_210_i_i"/></StgValue>
</operation>

<operation id="1324" st_id="163" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:96  %tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_213_i_i"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1325" st_id="164" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %val_assign_5 = fadd float %tmp_158_i_i, %tmp_160_i_i

]]></Node>
<StgValue><ssdm name="val_assign_5"/></StgValue>
</operation>

<operation id="1326" st_id="164" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:76  %tmp_205_i_i = fmul float %i_op_assign_6, %tmp_204_i_i

]]></Node>
<StgValue><ssdm name="tmp_205_i_i"/></StgValue>
</operation>

<operation id="1327" st_id="164" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:91  %tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_210_i_i"/></StgValue>
</operation>

<operation id="1328" st_id="164" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:96  %tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_213_i_i"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1329" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:100  %reg_V = bitcast float %val_assign_5 to i32

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="1330" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:101  %tmp_85 = trunc i32 %reg_V to i31

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1331" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:102  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="1332" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:103  %p_Result_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="1333" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:104  %exp_V = zext i8 %p_Result_i_i to i9

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="1334" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:105  %tmp_87 = trunc i32 %reg_V to i23

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1335" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:106  %tmp_88 = trunc i32 %reg_V to i8

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1336" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:107  %tmp_163_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %tmp_87)

]]></Node>
<StgValue><ssdm name="tmp_163_i_i"/></StgValue>
</operation>

<operation id="1337" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:108  %tmp_165_i_i = icmp eq i31 %tmp_85, 0

]]></Node>
<StgValue><ssdm name="tmp_165_i_i"/></StgValue>
</operation>

<operation id="1338" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:109  %sh_amt = sub i9 150, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="1339" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:110  %sh_amt_cast_i_i = sext i9 %sh_amt to i24

]]></Node>
<StgValue><ssdm name="sh_amt_cast_i_i"/></StgValue>
</operation>

<operation id="1340" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:111  %tmp_167_i_i = icmp eq i8 %p_Result_i_i, -106

]]></Node>
<StgValue><ssdm name="tmp_167_i_i"/></StgValue>
</operation>

<operation id="1341" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:112  %tmp_168_i_i = icmp sgt i9 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="tmp_168_i_i"/></StgValue>
</operation>

<operation id="1342" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:113  %tmp_169_i_i = icmp slt i9 %sh_amt, 25

]]></Node>
<StgValue><ssdm name="tmp_169_i_i"/></StgValue>
</operation>

<operation id="1343" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:114  %tmp_89 = trunc i9 %sh_amt to i8

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1344" st_id="165" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:120  %tmp_172_i_i = lshr i24 %tmp_163_i_i, %sh_amt_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_172_i_i"/></StgValue>
</operation>

<operation id="1345" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="24">
<![CDATA[
_ifconv:121  %tmp_91 = trunc i24 %tmp_172_i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1346" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:122  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1347" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:123  %tmp_176_i_i = select i1 %tmp_92, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_176_i_i"/></StgValue>
</operation>

<operation id="1348" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %sel_tmp4_demorgan = or i1 %tmp_165_i_i, %tmp_167_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp4_demorgan"/></StgValue>
</operation>

<operation id="1349" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %sel_tmp4 = xor i1 %sel_tmp4_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="1350" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %tmp38 = and i1 %tmp_169_i_i, %sel_tmp4

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1351" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %sel_tmp6 = and i1 %tmp38, %tmp_168_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="1352" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:128  %sel_tmp7 = select i1 %sel_tmp6, i8 %tmp_91, i8 %tmp_176_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="1353" st_id="165" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:76  %tmp_205_i_i = fmul float %i_op_assign_6, %tmp_204_i_i

]]></Node>
<StgValue><ssdm name="tmp_205_i_i"/></StgValue>
</operation>

<operation id="1354" st_id="165" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:91  %tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_210_i_i"/></StgValue>
</operation>

<operation id="1355" st_id="165" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:96  %tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_213_i_i"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1356" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:115  %sh_amt_1_cast_i_i = sub i8 0, %tmp_89

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast_i_i"/></StgValue>
</operation>

<operation id="1357" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:116  %tmp_90 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sh_amt_1_cast_i_i, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1358" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:117  %icmp = icmp slt i5 %tmp_90, 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="1359" st_id="166" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:118  %tmp_178_i_i = shl i8 %tmp_88, %sh_amt_1_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_178_i_i"/></StgValue>
</operation>

<operation id="1360" st_id="166" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:119  %tmp_178_i_i_113 = select i1 %icmp, i8 %tmp_178_i_i, i8 0

]]></Node>
<StgValue><ssdm name="tmp_178_i_i_113"/></StgValue>
</operation>

<operation id="1361" st_id="166" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:129  %sel_tmp8 = select i1 %tmp_165_i_i, i8 0, i8 %sel_tmp7

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="1362" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %sel_tmp9 = xor i1 %tmp_165_i_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="1363" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:131  %sel_tmp = and i1 %tmp_167_i_i, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="1364" st_id="166" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:132  %sel_tmp1 = select i1 %sel_tmp, i8 %tmp_88, i8 %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="1365" st_id="166" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %sel_tmp16_demorgan = or i1 %sel_tmp4_demorgan, %tmp_168_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp16_demorgan"/></StgValue>
</operation>

<operation id="1366" st_id="166" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:134  %this_assign_i_i = select i1 %sel_tmp16_demorgan, i8 %sel_tmp1, i8 %tmp_178_i_i_113

]]></Node>
<StgValue><ssdm name="this_assign_i_i"/></StgValue>
</operation>

<operation id="1367" st_id="166" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:76  %tmp_205_i_i = fmul float %i_op_assign_6, %tmp_204_i_i

]]></Node>
<StgValue><ssdm name="tmp_205_i_i"/></StgValue>
</operation>

<operation id="1368" st_id="166" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:91  %tmp_210_i_i = uitofp i32 %tmp_210_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_210_i_i"/></StgValue>
</operation>

<operation id="1369" st_id="166" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:96  %tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_213_i_i"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1370" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:54  %tmp_136_i_i = sext i32 %i_op_assign_29_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_136_i_i"/></StgValue>
</operation>

<operation id="1371" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
<literal name="p_Result_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:135  %tmp_180_i_i = sub i8 0, %this_assign_i_i

]]></Node>
<StgValue><ssdm name="tmp_180_i_i"/></StgValue>
</operation>

<operation id="1372" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:136  %this_assign_1_i_i = select i1 %p_Result_10, i8 %tmp_180_i_i, i8 %this_assign_i_i

]]></Node>
<StgValue><ssdm name="this_assign_1_i_i"/></StgValue>
</operation>

<operation id="1373" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:137  %pixel_values_left_V_2 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_136_i_i

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_2"/></StgValue>
</operation>

<operation id="1374" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
_ifconv:138  store i8 %this_assign_1_i_i, i8* %pixel_values_left_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1375" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond83_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:139  br label %._crit_edge1506.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1376" st_id="167" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:76  %tmp_205_i_i = fmul float %i_op_assign_6, %tmp_204_i_i

]]></Node>
<StgValue><ssdm name="tmp_205_i_i"/></StgValue>
</operation>

<operation id="1377" st_id="167" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:96  %tmp_213_i_i = uitofp i32 %tmp_213_i_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_213_i_i"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1378" st_id="168" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:77  %tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i

]]></Node>
<StgValue><ssdm name="tmp_206_i_i"/></StgValue>
</operation>

<operation id="1379" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1509.i.i:31  %tmp_235_i_i = icmp sgt i32 %i_op_assign_29_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_235_i_i"/></StgValue>
</operation>

<operation id="1380" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_237_i_i = add nsw i32 %i_op_assign_29_mid2, -1

]]></Node>
<StgValue><ssdm name="tmp_237_i_i"/></StgValue>
</operation>

<operation id="1381" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_238_i_i = zext i32 %tmp_237_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_238_i_i"/></StgValue>
</operation>

<operation id="1382" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %pixel_values_left_V_5 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_238_i_i

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_5"/></StgValue>
</operation>

<operation id="1383" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="9">
<![CDATA[
:6  %pixel_values_left_V_6 = load i8* %pixel_values_left_V_5, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_6"/></StgValue>
</operation>

<operation id="1384" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_242_i_i = add nsw i32 %i_op_assign_29_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_242_i_i"/></StgValue>
</operation>

<operation id="1385" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_243_i_i = sext i32 %tmp_242_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_243_i_i"/></StgValue>
</operation>

<operation id="1386" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %pixel_values_left_V_9 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_243_i_i

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_9"/></StgValue>
</operation>

<operation id="1387" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="9">
<![CDATA[
:6  %pixel_values_left_V_10 = load i8* %pixel_values_left_V_9, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_10"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1388" st_id="169" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:77  %tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i

]]></Node>
<StgValue><ssdm name="tmp_206_i_i"/></StgValue>
</operation>

<operation id="1389" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_236_i_i = zext i32 %i_op_assign_29_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_236_i_i"/></StgValue>
</operation>

<operation id="1390" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pixel_values_left_V_3 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_236_i_i

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_3"/></StgValue>
</operation>

<operation id="1391" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="9">
<![CDATA[
:2  %pixel_values_left_V_4 = load i8* %pixel_values_left_V_3, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_4"/></StgValue>
</operation>

<operation id="1392" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="9">
<![CDATA[
:6  %pixel_values_left_V_6 = load i8* %pixel_values_left_V_5, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_6"/></StgValue>
</operation>

<operation id="1393" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_241_i_i = sext i32 %i_op_assign_29_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_241_i_i"/></StgValue>
</operation>

<operation id="1394" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pixel_values_left_V_7 = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_241_i_i

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_7"/></StgValue>
</operation>

<operation id="1395" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="9">
<![CDATA[
:2  %pixel_values_left_V_8 = load i8* %pixel_values_left_V_7, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_8"/></StgValue>
</operation>

<operation id="1396" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="9">
<![CDATA[
:6  %pixel_values_left_V_10 = load i8* %pixel_values_left_V_9, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_10"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1397" st_id="170" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:77  %tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i

]]></Node>
<StgValue><ssdm name="tmp_206_i_i"/></StgValue>
</operation>

<operation id="1398" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="9">
<![CDATA[
:2  %pixel_values_left_V_4 = load i8* %pixel_values_left_V_3, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_4"/></StgValue>
</operation>

<operation id="1399" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="9">
<![CDATA[
:2  %pixel_values_left_V_8 = load i8* %pixel_values_left_V_7, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_8"/></StgValue>
</operation>

<operation id="1400" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1513.i.i:5  %tmp_245_i_i = sext i32 %i_op_assign_29_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_245_i_i"/></StgValue>
</operation>

<operation id="1401" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1513.i.i:6  %pixel_values_left_V_s = getelementptr [360 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_s"/></StgValue>
</operation>

<operation id="1402" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge1513.i.i:7  %pixel_values_left_V_1 = load i8* %pixel_values_left_V_s, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1403" st_id="171" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:77  %tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i

]]></Node>
<StgValue><ssdm name="tmp_206_i_i"/></StgValue>
</operation>

<operation id="1404" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_i_i = icmp ult i8 %pixel_values_left_V_4, %pixel_values_left_V_6

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="1405" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_250_i_i1 = sub i8 %pixel_values_left_V_4, %pixel_values_left_V_6

]]></Node>
<StgValue><ssdm name="tmp_250_i_i1"/></StgValue>
</operation>

<operation id="1406" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_i_i_118 = sub i8 %pixel_values_left_V_6, %pixel_values_left_V_4

]]></Node>
<StgValue><ssdm name="tmp_i_i_118"/></StgValue>
</operation>

<operation id="1407" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:10  %agg_result_V_i_i = select i1 %tmp_i_i, i8 %tmp_i_i_118, i8 %tmp_250_i_i1

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i"/></StgValue>
</operation>

<operation id="1408" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="8">
<![CDATA[
:11  %tmp_i = zext i8 %agg_result_V_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="1409" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %exponentials_V_addr = getelementptr [256 x i10]* @exponentials_V, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="exponentials_V_addr"/></StgValue>
</operation>

<operation id="1410" st_id="171" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="8">
<![CDATA[
:13  %mu_right_V = load i10* %exponentials_V_addr, align 2

]]></Node>
<StgValue><ssdm name="mu_right_V"/></StgValue>
</operation>

<operation id="1411" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge1513.i.i:7  %pixel_values_left_V_1 = load i8* %pixel_values_left_V_s, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_left_V_1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1412" st_id="172" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:77  %tmp_206_i_i = fadd float %tmp_200_i_i, %tmp_205_i_i

]]></Node>
<StgValue><ssdm name="tmp_206_i_i"/></StgValue>
</operation>

<operation id="1413" st_id="172" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="8">
<![CDATA[
:13  %mu_right_V = load i10* %exponentials_V_addr, align 2

]]></Node>
<StgValue><ssdm name="mu_right_V"/></StgValue>
</operation>

<operation id="1414" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  store i10 %mu_right_V, i10* %mu_right_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge1512.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1416" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_i_i1 = icmp ult i8 %pixel_values_left_V_8, %pixel_values_left_V_10

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="1417" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_250_i_i2 = sub i8 %pixel_values_left_V_8, %pixel_values_left_V_10

]]></Node>
<StgValue><ssdm name="tmp_250_i_i2"/></StgValue>
</operation>

<operation id="1418" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_i_i1_119 = sub i8 %pixel_values_left_V_10, %pixel_values_left_V_8

]]></Node>
<StgValue><ssdm name="tmp_i_i1_119"/></StgValue>
</operation>

<operation id="1419" st_id="172" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:10  %agg_result_V_i_i1 = select i1 %tmp_i_i1, i8 %tmp_i_i1_119, i8 %tmp_250_i_i2

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i1"/></StgValue>
</operation>

<operation id="1420" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="8">
<![CDATA[
:11  %tmp_i1 = zext i8 %agg_result_V_i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1421" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %exponentials_V_addr_1 = getelementptr [256 x i10]* @exponentials_V, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="exponentials_V_addr_1"/></StgValue>
</operation>

<operation id="1422" st_id="172" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="8">
<![CDATA[
:13  %mu_diagonal_V = load i10* %exponentials_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mu_diagonal_V"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1423" st_id="173" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="10" op_0_bw="8">
<![CDATA[
:13  %mu_diagonal_V = load i10* %exponentials_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="mu_diagonal_V"/></StgValue>
</operation>

<operation id="1424" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  store i10 %mu_diagonal_V, i10* %mu_diagonal_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_30_i_i_mid2" val="1"/>
<literal name="tmp_240_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge1513.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1426" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:5  %tmp_288_1_i_i = add i32 %i_op_assign_29_mid2, -2

]]></Node>
<StgValue><ssdm name="tmp_288_1_i_i"/></StgValue>
</operation>

<operation id="1427" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:6  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_1_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1428" st_id="175" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:92  %tmp_211_i_i = fmul float %i_op_assign_7, %tmp_210_i_i

]]></Node>
<StgValue><ssdm name="tmp_211_i_i"/></StgValue>
</operation>

<operation id="1429" st_id="175" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:97  %tmp_214_i_i = fmul float %i_op_assign_8, %tmp_213_i_i

]]></Node>
<StgValue><ssdm name="tmp_214_i_i"/></StgValue>
</operation>

<operation id="1430" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge1513.i.i:1  %mu_right_V_1_load = load i10* %mu_right_V_1

]]></Node>
<StgValue><ssdm name="mu_right_V_1_load"/></StgValue>
</operation>

<operation id="1431" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1513.i.i:4  %tmp_244_i_i = sext i32 %col to i64

]]></Node>
<StgValue><ssdm name="tmp_244_i_i"/></StgValue>
</operation>

<operation id="1432" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge1513.i.i:8  %tmp_246_i_i = zext i10 %mu_right_V_1_load to i18

]]></Node>
<StgValue><ssdm name="tmp_246_i_i"/></StgValue>
</operation>

<operation id="1433" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1513.i.i:10  %cost_last_line_0_V_1 = getelementptr [360 x i9]* %cost_last_line_0_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V_1"/></StgValue>
</operation>

<operation id="1434" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1513.i.i:11  %cost_last_line_0_V_2 = load i9* %cost_last_line_0_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V_2"/></StgValue>
</operation>

<operation id="1435" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1513.i.i:13  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_op_assign_29_mid2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1436" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="9">
<![CDATA[
_ifconv35:9  %cost_d_temp_right_V_17 = load i9* @cost_d_temp_right_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_17"/></StgValue>
</operation>

<operation id="1437" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="9">
<![CDATA[
_ifconv35:10  %extLd553_i_i = zext i9 %cost_d_temp_right_V_17 to i18

]]></Node>
<StgValue><ssdm name="extLd553_i_i"/></StgValue>
</operation>

<operation id="1438" st_id="175" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv35:11  %cost_d_right_V_i_i = mul i18 %tmp_246_i_i, %extLd553_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_i_i"/></StgValue>
</operation>

<operation id="1439" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="9">
<![CDATA[
_ifconv38:7  %cost_d_temp_right_V_18 = load i9* @cost_d_temp_right_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_18"/></StgValue>
</operation>

<operation id="1440" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="18" op_0_bw="9">
<![CDATA[
_ifconv38:8  %extLd557_i_i = zext i9 %cost_d_temp_right_V_18 to i18

]]></Node>
<StgValue><ssdm name="extLd557_i_i"/></StgValue>
</operation>

<operation id="1441" st_id="175" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
<literal name="tmp_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv38:9  %cost_d_right_V_1_i_i = mul i18 %tmp_246_i_i, %extLd557_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_1_i_i"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1442" st_id="176" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:92  %tmp_211_i_i = fmul float %i_op_assign_7, %tmp_210_i_i

]]></Node>
<StgValue><ssdm name="tmp_211_i_i"/></StgValue>
</operation>

<operation id="1443" st_id="176" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:97  %tmp_214_i_i = fmul float %i_op_assign_8, %tmp_213_i_i

]]></Node>
<StgValue><ssdm name="tmp_214_i_i"/></StgValue>
</operation>

<operation id="1444" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1513.i.i:11  %cost_last_line_0_V_2 = load i9* %cost_last_line_0_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V_2"/></StgValue>
</operation>

<operation id="1445" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.0.i.i:6  %cost_last_line_1_V_1 = getelementptr [360 x i9]* %cost_last_line_1_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V_1"/></StgValue>
</operation>

<operation id="1446" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.0.i.i:7  %cost_last_line_1_V_2 = load i9* %cost_last_line_1_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V_2"/></StgValue>
</operation>

<operation id="1447" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.1.i.i:11  %tmp_285_2_i_i = add nsw i32 %i_op_assign_29_mid2, -2

]]></Node>
<StgValue><ssdm name="tmp_285_2_i_i"/></StgValue>
</operation>

<operation id="1448" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.1.i.i:12  %tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_2_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1449" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="9">
<![CDATA[
_ifconv41:9  %cost_d_temp_right_V_19 = load i9* @cost_d_temp_right_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_19"/></StgValue>
</operation>

<operation id="1450" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="18" op_0_bw="9">
<![CDATA[
_ifconv41:10  %extLd561_i_i = zext i9 %cost_d_temp_right_V_19 to i18

]]></Node>
<StgValue><ssdm name="extLd561_i_i"/></StgValue>
</operation>

<operation id="1451" st_id="176" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv41:11  %cost_d_right_V_2_i_i = mul i18 %tmp_246_i_i, %extLd561_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_2_i_i"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1452" st_id="177" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:92  %tmp_211_i_i = fmul float %i_op_assign_7, %tmp_210_i_i

]]></Node>
<StgValue><ssdm name="tmp_211_i_i"/></StgValue>
</operation>

<operation id="1453" st_id="177" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:97  %tmp_214_i_i = fmul float %i_op_assign_8, %tmp_213_i_i

]]></Node>
<StgValue><ssdm name="tmp_214_i_i"/></StgValue>
</operation>

<operation id="1454" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge1513.i.i:0  %mu_diagonal_V_1_load = load i10* %mu_diagonal_V_1

]]></Node>
<StgValue><ssdm name="mu_diagonal_V_1_load"/></StgValue>
</operation>

<operation id="1455" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="18" op_0_bw="10">
<![CDATA[
._crit_edge1513.i.i:2  %tmp_248_i_i = zext i10 %mu_diagonal_V_1_load to i18

]]></Node>
<StgValue><ssdm name="tmp_248_i_i"/></StgValue>
</operation>

<operation id="1456" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1513.i.i:12  %extLd632_i_i = zext i9 %cost_last_line_0_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd632_i_i"/></StgValue>
</operation>

<operation id="1457" st_id="177" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv35:20  %cost_d_diagonal_V_i_s = mul i18 %tmp_248_i_i, %extLd632_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_i_s"/></StgValue>
</operation>

<operation id="1458" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.0.i.i:7  %cost_last_line_1_V_2 = load i9* %cost_last_line_1_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V_2"/></StgValue>
</operation>

<operation id="1459" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.1.i.i:8  %cost_last_line_2_V_1 = getelementptr [360 x i9]* %cost_last_line_2_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V_1"/></StgValue>
</operation>

<operation id="1460" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.1.i.i:9  %cost_last_line_2_V_2 = load i9* %cost_last_line_2_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V_2"/></StgValue>
</operation>

<operation id="1461" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.2.i.i:10  %tmp_285_3_i_i = add nsw i32 %i_op_assign_29_mid2, -3

]]></Node>
<StgValue><ssdm name="tmp_285_3_i_i"/></StgValue>
</operation>

<operation id="1462" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.2.i.i:11  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_3_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1463" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="9">
<![CDATA[
_ifconv44:9  %cost_d_temp_right_V_20 = load i9* @cost_d_temp_right_V_3, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_20"/></StgValue>
</operation>

<operation id="1464" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="18" op_0_bw="9">
<![CDATA[
_ifconv44:10  %extLd565_i_i = zext i9 %cost_d_temp_right_V_20 to i18

]]></Node>
<StgValue><ssdm name="extLd565_i_i"/></StgValue>
</operation>

<operation id="1465" st_id="177" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv44:11  %cost_d_right_V_3_i_i = mul i18 %tmp_246_i_i, %extLd565_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_3_i_i"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1466" st_id="178" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:92  %tmp_211_i_i = fmul float %i_op_assign_7, %tmp_210_i_i

]]></Node>
<StgValue><ssdm name="tmp_211_i_i"/></StgValue>
</operation>

<operation id="1467" st_id="178" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:97  %tmp_214_i_i = fmul float %i_op_assign_8, %tmp_213_i_i

]]></Node>
<StgValue><ssdm name="tmp_214_i_i"/></StgValue>
</operation>

<operation id="1468" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.0.i.i:8  %extLd636_i_i = zext i9 %cost_last_line_1_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd636_i_i"/></StgValue>
</operation>

<operation id="1469" st_id="178" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv38:18  %cost_d_diagonal_V_1_s = mul i18 %tmp_248_i_i, %extLd636_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_1_s"/></StgValue>
</operation>

<operation id="1470" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.1.i.i:9  %cost_last_line_2_V_2 = load i9* %cost_last_line_2_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V_2"/></StgValue>
</operation>

<operation id="1471" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.2.i.i:7  %cost_last_line_3_V_1 = getelementptr [360 x i9]* %cost_last_line_3_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V_1"/></StgValue>
</operation>

<operation id="1472" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.2.i.i:8  %cost_last_line_3_V_2 = load i9* %cost_last_line_3_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V_2"/></StgValue>
</operation>

<operation id="1473" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.3.i.i:11  %tmp_285_4_i_i = add nsw i32 %i_op_assign_29_mid2, -4

]]></Node>
<StgValue><ssdm name="tmp_285_4_i_i"/></StgValue>
</operation>

<operation id="1474" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.3.i.i:12  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_4_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1475" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="9" op_0_bw="9">
<![CDATA[
_ifconv47:9  %cost_d_temp_right_V_21 = load i9* @cost_d_temp_right_V_4, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_21"/></StgValue>
</operation>

<operation id="1476" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="18" op_0_bw="9">
<![CDATA[
_ifconv47:10  %extLd569_i_i = zext i9 %cost_d_temp_right_V_21 to i18

]]></Node>
<StgValue><ssdm name="extLd569_i_i"/></StgValue>
</operation>

<operation id="1477" st_id="178" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv47:11  %cost_d_right_V_4_i_i = mul i18 %tmp_246_i_i, %extLd569_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_4_i_i"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1478" st_id="179" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:93  %tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i

]]></Node>
<StgValue><ssdm name="tmp_212_i_i"/></StgValue>
</operation>

<operation id="1479" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.1.i.i:10  %extLd640_i_i = zext i9 %cost_last_line_2_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd640_i_i"/></StgValue>
</operation>

<operation id="1480" st_id="179" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv41:20  %cost_d_diagonal_V_2_s = mul i18 %tmp_248_i_i, %extLd640_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_2_s"/></StgValue>
</operation>

<operation id="1481" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.2.i.i:8  %cost_last_line_3_V_2 = load i9* %cost_last_line_3_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V_2"/></StgValue>
</operation>

<operation id="1482" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.3.i.i:8  %cost_last_line_4_V_1 = getelementptr [360 x i9]* %cost_last_line_4_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V_1"/></StgValue>
</operation>

<operation id="1483" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.3.i.i:9  %cost_last_line_4_V_2 = load i9* %cost_last_line_4_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V_2"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1484" st_id="180" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:93  %tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i

]]></Node>
<StgValue><ssdm name="tmp_212_i_i"/></StgValue>
</operation>

<operation id="1485" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.2.i.i:9  %extLd644_i_i = zext i9 %cost_last_line_3_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd644_i_i"/></StgValue>
</operation>

<operation id="1486" st_id="180" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv44:20  %cost_d_diagonal_V_3_s = mul i18 %tmp_248_i_i, %extLd644_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_3_s"/></StgValue>
</operation>

<operation id="1487" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.3.i.i:9  %cost_last_line_4_V_2 = load i9* %cost_last_line_4_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V_2"/></StgValue>
</operation>

<operation id="1488" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.4.i.i:10  %tmp_285_5_i_i = add nsw i32 %i_op_assign_29_mid2, -5

]]></Node>
<StgValue><ssdm name="tmp_285_5_i_i"/></StgValue>
</operation>

<operation id="1489" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.4.i.i:11  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_5_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1490" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="9" op_0_bw="9">
<![CDATA[
_ifconv50:9  %cost_d_temp_right_V_22 = load i9* @cost_d_temp_right_V_5, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_22"/></StgValue>
</operation>

<operation id="1491" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="18" op_0_bw="9">
<![CDATA[
_ifconv50:10  %extLd573_i_i = zext i9 %cost_d_temp_right_V_22 to i18

]]></Node>
<StgValue><ssdm name="extLd573_i_i"/></StgValue>
</operation>

<operation id="1492" st_id="180" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv50:11  %cost_d_right_V_5_i_i = mul i18 %tmp_246_i_i, %extLd573_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_5_i_i"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1493" st_id="181" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:93  %tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i

]]></Node>
<StgValue><ssdm name="tmp_212_i_i"/></StgValue>
</operation>

<operation id="1494" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.3.i.i:10  %extLd648_i_i = zext i9 %cost_last_line_4_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd648_i_i"/></StgValue>
</operation>

<operation id="1495" st_id="181" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv47:20  %cost_d_diagonal_V_4_s = mul i18 %tmp_248_i_i, %extLd648_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_4_s"/></StgValue>
</operation>

<operation id="1496" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.4.i.i:7  %cost_last_line_5_V_1 = getelementptr [360 x i9]* %cost_last_line_5_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V_1"/></StgValue>
</operation>

<operation id="1497" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.4.i.i:8  %cost_last_line_5_V_2 = load i9* %cost_last_line_5_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V_2"/></StgValue>
</operation>

<operation id="1498" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.5.i.i:10  %tmp_285_6_i_i = add nsw i32 %i_op_assign_29_mid2, -6

]]></Node>
<StgValue><ssdm name="tmp_285_6_i_i"/></StgValue>
</operation>

<operation id="1499" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.5.i.i:11  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_6_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1500" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="9">
<![CDATA[
_ifconv53:9  %cost_d_temp_right_V_23 = load i9* @cost_d_temp_right_V_6, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_23"/></StgValue>
</operation>

<operation id="1501" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="18" op_0_bw="9">
<![CDATA[
_ifconv53:10  %extLd577_i_i = zext i9 %cost_d_temp_right_V_23 to i18

]]></Node>
<StgValue><ssdm name="extLd577_i_i"/></StgValue>
</operation>

<operation id="1502" st_id="181" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv53:11  %cost_d_right_V_6_i_i = mul i18 %tmp_246_i_i, %extLd577_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_6_i_i"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1503" st_id="182" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:93  %tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i

]]></Node>
<StgValue><ssdm name="tmp_212_i_i"/></StgValue>
</operation>

<operation id="1504" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.4.i.i:8  %cost_last_line_5_V_2 = load i9* %cost_last_line_5_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V_2"/></StgValue>
</operation>

<operation id="1505" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.5.i.i:7  %cost_last_line_6_V_1 = getelementptr [360 x i9]* %cost_last_line_6_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V_1"/></StgValue>
</operation>

<operation id="1506" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.5.i.i:8  %cost_last_line_6_V_2 = load i9* %cost_last_line_6_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V_2"/></StgValue>
</operation>

<operation id="1507" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.6.i.i:10  %tmp_285_7_i_i = add nsw i32 %i_op_assign_29_mid2, -7

]]></Node>
<StgValue><ssdm name="tmp_285_7_i_i"/></StgValue>
</operation>

<operation id="1508" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.6.i.i:11  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_7_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1509" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="9" op_0_bw="9">
<![CDATA[
_ifconv56:9  %cost_d_temp_right_V_24 = load i9* @cost_d_temp_right_V_7, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_24"/></StgValue>
</operation>

<operation id="1510" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="18" op_0_bw="9">
<![CDATA[
_ifconv56:10  %extLd581_i_i = zext i9 %cost_d_temp_right_V_24 to i18

]]></Node>
<StgValue><ssdm name="extLd581_i_i"/></StgValue>
</operation>

<operation id="1511" st_id="182" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv56:11  %cost_d_right_V_7_i_i = mul i18 %tmp_246_i_i, %extLd581_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_7_i_i"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1512" st_id="183" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:93  %tmp_212_i_i = fadd float %tmp_206_i_i, %tmp_211_i_i

]]></Node>
<StgValue><ssdm name="tmp_212_i_i"/></StgValue>
</operation>

<operation id="1513" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.4.i.i:9  %extLd652_i_i = zext i9 %cost_last_line_5_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd652_i_i"/></StgValue>
</operation>

<operation id="1514" st_id="183" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv50:20  %cost_d_diagonal_V_5_s = mul i18 %tmp_248_i_i, %extLd652_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_5_s"/></StgValue>
</operation>

<operation id="1515" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.5.i.i:8  %cost_last_line_6_V_2 = load i9* %cost_last_line_6_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V_2"/></StgValue>
</operation>

<operation id="1516" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.6.i.i:7  %cost_last_line_7_V_1 = getelementptr [360 x i9]* %cost_last_line_7_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V_1"/></StgValue>
</operation>

<operation id="1517" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.6.i.i:8  %cost_last_line_7_V_2 = load i9* %cost_last_line_7_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V_2"/></StgValue>
</operation>

<operation id="1518" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.7.i.i:11  %tmp_285_8_i_i = add nsw i32 %i_op_assign_29_mid2, -8

]]></Node>
<StgValue><ssdm name="tmp_285_8_i_i"/></StgValue>
</operation>

<operation id="1519" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.7.i.i:12  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_8_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1520" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="9" op_0_bw="9">
<![CDATA[
_ifconv59:9  %cost_d_temp_right_V_25 = load i9* @cost_d_temp_right_V_8, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_25"/></StgValue>
</operation>

<operation id="1521" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="18" op_0_bw="9">
<![CDATA[
_ifconv59:10  %extLd585_i_i = zext i9 %cost_d_temp_right_V_25 to i18

]]></Node>
<StgValue><ssdm name="extLd585_i_i"/></StgValue>
</operation>

<operation id="1522" st_id="183" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv59:11  %cost_d_right_V_8_i_i = mul i18 %tmp_246_i_i, %extLd585_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_8_i_i"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1523" st_id="184" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:98  %val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>

<operation id="1524" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.5.i.i:9  %extLd656_i_i = zext i9 %cost_last_line_6_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd656_i_i"/></StgValue>
</operation>

<operation id="1525" st_id="184" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv53:20  %cost_d_diagonal_V_6_s = mul i18 %tmp_248_i_i, %extLd656_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_6_s"/></StgValue>
</operation>

<operation id="1526" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.6.i.i:8  %cost_last_line_7_V_2 = load i9* %cost_last_line_7_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V_2"/></StgValue>
</operation>

<operation id="1527" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.7.i.i:8  %cost_last_line_8_V_1 = getelementptr [360 x i9]* %cost_last_line_8_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V_1"/></StgValue>
</operation>

<operation id="1528" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.7.i.i:9  %cost_last_line_8_V_2 = load i9* %cost_last_line_8_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V_2"/></StgValue>
</operation>

<operation id="1529" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.8.i.i:10  %tmp_285_9_i_i = add nsw i32 %i_op_assign_29_mid2, -9

]]></Node>
<StgValue><ssdm name="tmp_285_9_i_i"/></StgValue>
</operation>

<operation id="1530" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.8.i.i:11  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_9_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1531" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="9" op_0_bw="9">
<![CDATA[
_ifconv62:9  %cost_d_temp_right_V_26 = load i9* @cost_d_temp_right_V_9, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_26"/></StgValue>
</operation>

<operation id="1532" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="18" op_0_bw="9">
<![CDATA[
_ifconv62:10  %extLd589_i_i = zext i9 %cost_d_temp_right_V_26 to i18

]]></Node>
<StgValue><ssdm name="extLd589_i_i"/></StgValue>
</operation>

<operation id="1533" st_id="184" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv62:11  %cost_d_right_V_9_i_i = mul i18 %tmp_246_i_i, %extLd589_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_9_i_i"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1534" st_id="185" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:98  %val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>

<operation id="1535" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.6.i.i:9  %extLd660_i_i = zext i9 %cost_last_line_7_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd660_i_i"/></StgValue>
</operation>

<operation id="1536" st_id="185" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv56:20  %cost_d_diagonal_V_7_s = mul i18 %tmp_248_i_i, %extLd660_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_7_s"/></StgValue>
</operation>

<operation id="1537" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.7.i.i:9  %cost_last_line_8_V_2 = load i9* %cost_last_line_8_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V_2"/></StgValue>
</operation>

<operation id="1538" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.8.i.i:7  %cost_last_line_9_V_1 = getelementptr [360 x i9]* %cost_last_line_9_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V_1"/></StgValue>
</operation>

<operation id="1539" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.8.i.i:8  %cost_last_line_9_V_2 = load i9* %cost_last_line_9_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V_2"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1540" st_id="186" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:98  %val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>

<operation id="1541" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.8.i.i:8  %cost_last_line_9_V_2 = load i9* %cost_last_line_9_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V_2"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1542" st_id="187" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:98  %val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>

<operation id="1543" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.7.i.i:10  %extLd664_i_i = zext i9 %cost_last_line_8_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd664_i_i"/></StgValue>
</operation>

<operation id="1544" st_id="187" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv59:20  %cost_d_diagonal_V_8_s = mul i18 %tmp_248_i_i, %extLd664_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_8_s"/></StgValue>
</operation>

<operation id="1545" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.8.i.i:9  %extLd668_i_i = zext i9 %cost_last_line_9_V_2 to i18

]]></Node>
<StgValue><ssdm name="extLd668_i_i"/></StgValue>
</operation>

<operation id="1546" st_id="187" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv62:20  %cost_d_diagonal_V_9_s = mul i18 %tmp_248_i_i, %extLd668_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_9_s"/></StgValue>
</operation>

<operation id="1547" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.9.i.i:7  %cost_last_line_10_V_2 = getelementptr [360 x i9]* %cost_last_line_10_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V_2"/></StgValue>
</operation>

<operation id="1548" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.9.i.i:8  %cost_last_line_10_V_3 = load i9* %cost_last_line_10_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V_3"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1549" st_id="188" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv18:98  %val_assign_8 = fadd float %tmp_212_i_i, %tmp_214_i_i

]]></Node>
<StgValue><ssdm name="val_assign_8"/></StgValue>
</operation>

<operation id="1550" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.9.i.i:8  %cost_last_line_10_V_3 = load i9* %cost_last_line_10_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V_3"/></StgValue>
</operation>

<operation id="1551" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.9.i.i:10  %tmp_285_i_i = add nsw i32 %i_op_assign_29_mid2, -10

]]></Node>
<StgValue><ssdm name="tmp_285_i_i"/></StgValue>
</operation>

<operation id="1552" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.9.i.i:11  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1553" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="9" op_0_bw="9">
<![CDATA[
_ifconv65:9  %cost_d_temp_right_V_27 = load i9* @cost_d_temp_right_V_10, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_27"/></StgValue>
</operation>

<operation id="1554" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="18" op_0_bw="9">
<![CDATA[
_ifconv65:10  %extLd593_i_i = zext i9 %cost_d_temp_right_V_27 to i18

]]></Node>
<StgValue><ssdm name="extLd593_i_i"/></StgValue>
</operation>

<operation id="1555" st_id="188" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv65:11  %cost_d_right_V_i_i_139 = mul i18 %tmp_246_i_i, %extLd593_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_i_i_139"/></StgValue>
</operation>

<operation id="1556" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.10.i.i:7  %cost_last_line_11_V_2 = getelementptr [360 x i9]* %cost_last_line_11_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V_2"/></StgValue>
</operation>

<operation id="1557" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.10.i.i:8  %cost_last_line_11_V_3 = load i9* %cost_last_line_11_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V_3"/></StgValue>
</operation>

<operation id="1558" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.10.i.i:10  %tmp_285_1_i_i = add nsw i32 %i_op_assign_29_mid2, -11

]]></Node>
<StgValue><ssdm name="tmp_285_1_i_i"/></StgValue>
</operation>

<operation id="1559" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.10.i.i:11  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_1_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1560" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="9" op_0_bw="9">
<![CDATA[
_ifconv68:9  %cost_d_temp_right_V_28 = load i9* @cost_d_temp_right_V_11, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_28"/></StgValue>
</operation>

<operation id="1561" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="18" op_0_bw="9">
<![CDATA[
_ifconv68:10  %extLd597_i_i = zext i9 %cost_d_temp_right_V_28 to i18

]]></Node>
<StgValue><ssdm name="extLd597_i_i"/></StgValue>
</operation>

<operation id="1562" st_id="188" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv68:11  %cost_d_right_V_10_i_s = mul i18 %tmp_246_i_i, %extLd597_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_10_i_s"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1563" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32">
<![CDATA[
_ifconv18:99  %reg_V_1 = bitcast float %val_assign_8 to i32

]]></Node>
<StgValue><ssdm name="reg_V_1"/></StgValue>
</operation>

<operation id="1564" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="31" op_0_bw="32">
<![CDATA[
_ifconv18:100  %tmp_111 = trunc i32 %reg_V_1 to i31

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1565" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:101  %p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="1566" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv18:102  %p_Result_8_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_8_i_i"/></StgValue>
</operation>

<operation id="1567" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="8">
<![CDATA[
_ifconv18:103  %exp_V_1 = zext i8 %p_Result_8_i_i to i9

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="1568" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="23" op_0_bw="32">
<![CDATA[
_ifconv18:104  %tmp_113 = trunc i32 %reg_V_1 to i23

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1569" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="32">
<![CDATA[
_ifconv18:105  %tmp_114 = trunc i32 %reg_V_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1570" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv18:106  %tmp_217_i_i = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %tmp_113)

]]></Node>
<StgValue><ssdm name="tmp_217_i_i"/></StgValue>
</operation>

<operation id="1571" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv18:107  %tmp_219_i_i = icmp eq i31 %tmp_111, 0

]]></Node>
<StgValue><ssdm name="tmp_219_i_i"/></StgValue>
</operation>

<operation id="1572" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv18:108  %sh_amt_1 = sub i9 150, %exp_V_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="1573" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="9">
<![CDATA[
_ifconv18:109  %sh_amt_2_cast_i_i = sext i9 %sh_amt_1 to i24

]]></Node>
<StgValue><ssdm name="sh_amt_2_cast_i_i"/></StgValue>
</operation>

<operation id="1574" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18:110  %tmp_221_i_i = icmp eq i8 %p_Result_8_i_i, -106

]]></Node>
<StgValue><ssdm name="tmp_221_i_i"/></StgValue>
</operation>

<operation id="1575" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv18:111  %tmp_222_i_i = icmp sgt i9 %sh_amt_1, 0

]]></Node>
<StgValue><ssdm name="tmp_222_i_i"/></StgValue>
</operation>

<operation id="1576" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv18:112  %tmp_223_i_i = icmp slt i9 %sh_amt_1, 25

]]></Node>
<StgValue><ssdm name="tmp_223_i_i"/></StgValue>
</operation>

<operation id="1577" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="9">
<![CDATA[
_ifconv18:113  %tmp_115 = trunc i9 %sh_amt_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1578" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18:114  %sh_amt_3_cast_i_i = sub i8 0, %tmp_115

]]></Node>
<StgValue><ssdm name="sh_amt_3_cast_i_i"/></StgValue>
</operation>

<operation id="1579" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv18:115  %tmp_116 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sh_amt_3_cast_i_i, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1580" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv18:116  %icmp1 = icmp slt i5 %tmp_116, 1

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="1581" st_id="189" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv18:119  %tmp_226_i_i = lshr i24 %tmp_217_i_i, %sh_amt_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_226_i_i"/></StgValue>
</operation>

<operation id="1582" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="24">
<![CDATA[
_ifconv18:120  %tmp_117 = trunc i24 %tmp_226_i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1583" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:121  %tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1584" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:122  %tmp_230_i_i = select i1 %tmp_118, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_230_i_i"/></StgValue>
</operation>

<operation id="1585" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv18:123  %sel_tmp21_demorgan = or i1 %tmp_219_i_i, %tmp_221_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="1586" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv18:124  %sel_tmp2 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="1587" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv18:125  %tmp73 = and i1 %tmp_223_i_i, %sel_tmp2

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1588" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv18:126  %sel_tmp3 = and i1 %tmp73, %tmp_222_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="1589" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:127  %sel_tmp5 = select i1 %sel_tmp3, i8 %tmp_117, i8 %tmp_230_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="1590" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.9.i.i:9  %extLd672_i_i = zext i9 %cost_last_line_10_V_3 to i18

]]></Node>
<StgValue><ssdm name="extLd672_i_i"/></StgValue>
</operation>

<operation id="1591" st_id="189" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv65:20  %cost_d_diagonal_V_i = mul i18 %tmp_248_i_i, %extLd672_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_i"/></StgValue>
</operation>

<operation id="1592" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.10.i.i:8  %cost_last_line_11_V_3 = load i9* %cost_last_line_11_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V_3"/></StgValue>
</operation>

<operation id="1593" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.11.i.i:7  %cost_last_line_12_V_2 = getelementptr [360 x i9]* %cost_last_line_12_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V_2"/></StgValue>
</operation>

<operation id="1594" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.11.i.i:8  %cost_last_line_12_V_3 = load i9* %cost_last_line_12_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V_3"/></StgValue>
</operation>

<operation id="1595" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.11.i.i:10  %tmp_285_10_i_i = add nsw i32 %i_op_assign_29_mid2, -12

]]></Node>
<StgValue><ssdm name="tmp_285_10_i_i"/></StgValue>
</operation>

<operation id="1596" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.11.i.i:11  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_10_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1597" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="9" op_0_bw="9">
<![CDATA[
_ifconv71:9  %cost_d_temp_right_V_29 = load i9* @cost_d_temp_right_V_12, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_29"/></StgValue>
</operation>

<operation id="1598" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="18" op_0_bw="9">
<![CDATA[
_ifconv71:10  %extLd601_i_i = zext i9 %cost_d_temp_right_V_29 to i18

]]></Node>
<StgValue><ssdm name="extLd601_i_i"/></StgValue>
</operation>

<operation id="1599" st_id="189" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv71:11  %cost_d_right_V_11_i_s = mul i18 %tmp_246_i_i, %extLd601_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_11_i_s"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1600" st_id="190" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18:117  %tmp_232_i_i = shl i8 %tmp_114, %sh_amt_3_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp_232_i_i"/></StgValue>
</operation>

<operation id="1601" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:118  %tmp_232_i_i_116 = select i1 %icmp1, i8 %tmp_232_i_i, i8 0

]]></Node>
<StgValue><ssdm name="tmp_232_i_i_116"/></StgValue>
</operation>

<operation id="1602" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:128  %sel_tmp10 = select i1 %tmp_219_i_i, i8 0, i8 %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="1603" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv18:129  %sel_tmp11 = xor i1 %tmp_219_i_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="1604" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv18:130  %sel_tmp12 = and i1 %tmp_221_i_i, %sel_tmp11

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="1605" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:131  %sel_tmp13 = select i1 %sel_tmp12, i8 %tmp_114, i8 %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="1606" st_id="190" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv18:132  %sel_tmp33_demorgan = or i1 %sel_tmp21_demorgan, %tmp_222_i_i

]]></Node>
<StgValue><ssdm name="sel_tmp33_demorgan"/></StgValue>
</operation>

<operation id="1607" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:133  %this_assign_i_i_117 = select i1 %sel_tmp33_demorgan, i8 %sel_tmp13, i8 %tmp_232_i_i_116

]]></Node>
<StgValue><ssdm name="this_assign_i_i_117"/></StgValue>
</operation>

<operation id="1608" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
<literal name="p_Result_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18:134  %tmp_234_i_i = sub i8 0, %this_assign_i_i_117

]]></Node>
<StgValue><ssdm name="tmp_234_i_i"/></StgValue>
</operation>

<operation id="1609" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:135  %right_value_V = select i1 %p_Result_13, i8 %tmp_234_i_i, i8 %this_assign_i_i_117

]]></Node>
<StgValue><ssdm name="right_value_V"/></StgValue>
</operation>

<operation id="1610" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18:136  store i8 %right_value_V, i8* %right_value_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond84_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
_ifconv18:137  br label %._crit_edge1509.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:5  %tmp_287_i_i = add i32 %i_op_assign_29_mid2, -1

]]></Node>
<StgValue><ssdm name="tmp_287_i_i"/></StgValue>
</operation>

<operation id="1613" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.10.i.i:9  %extLd676_i_i = zext i9 %cost_last_line_11_V_3 to i18

]]></Node>
<StgValue><ssdm name="extLd676_i_i"/></StgValue>
</operation>

<operation id="1614" st_id="190" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv68:20  %cost_d_diagonal_V_s = mul i18 %tmp_248_i_i, %extLd676_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_s"/></StgValue>
</operation>

<operation id="1615" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.11.i.i:8  %cost_last_line_12_V_3 = load i9* %cost_last_line_12_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V_3"/></StgValue>
</operation>

<operation id="1616" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.12.i.i:7  %cost_last_line_13_V_2 = getelementptr [360 x i9]* %cost_last_line_13_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V_2"/></StgValue>
</operation>

<operation id="1617" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.12.i.i:8  %cost_last_line_13_V_3 = load i9* %cost_last_line_13_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V_3"/></StgValue>
</operation>

<operation id="1618" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.12.i.i:10  %tmp_285_11_i_i = add nsw i32 %i_op_assign_29_mid2, -13

]]></Node>
<StgValue><ssdm name="tmp_285_11_i_i"/></StgValue>
</operation>

<operation id="1619" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.12.i.i:11  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_11_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1620" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="9" op_0_bw="9">
<![CDATA[
_ifconv74:9  %cost_d_temp_right_V_30 = load i9* @cost_d_temp_right_V_13, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_30"/></StgValue>
</operation>

<operation id="1621" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="18" op_0_bw="9">
<![CDATA[
_ifconv74:10  %extLd605_i_i = zext i9 %cost_d_temp_right_V_30 to i18

]]></Node>
<StgValue><ssdm name="extLd605_i_i"/></StgValue>
</operation>

<operation id="1622" st_id="190" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv74:11  %cost_d_right_V_12_i_s = mul i18 %tmp_246_i_i, %extLd605_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_12_i_s"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1623" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:2  %p_0914_1_i_i = phi i18 [ undef, %entry ], [ %p_0914_4_14_i_i, %._crit_edge1515.15.i.i ]

]]></Node>
<StgValue><ssdm name="p_0914_1_i_i"/></StgValue>
</operation>

<operation id="1624" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:3  %p_0820_1_i_i = phi i18 [ undef, %entry ], [ %p_0820_4_14_i_i, %._crit_edge1515.15.i.i ]

]]></Node>
<StgValue><ssdm name="p_0820_1_i_i"/></StgValue>
</operation>

<operation id="1625" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten, label %.exit, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1626" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:0  %right_value_V_1_load = load i8* %right_value_V_1

]]></Node>
<StgValue><ssdm name="right_value_V_1_load"/></StgValue>
</operation>

<operation id="1627" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1513.i.i:9  %tmp_247_cast_i_i = sext i32 %i_op_assign_29_mid2 to i33

]]></Node>
<StgValue><ssdm name="tmp_247_cast_i_i"/></StgValue>
</operation>

<operation id="1628" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1513.i.i:14  br i1 %tmp_119, label %._crit_edge1515.0.i.i, label %_ifconv35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1629" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:0  %tmp_i_i2 = icmp ult i8 %pixel_values_left_V_1, %right_value_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="1630" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:1  %tmp_250_i_i3 = sub i8 %pixel_values_left_V_1, %right_value_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_250_i_i3"/></StgValue>
</operation>

<operation id="1631" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:2  %tmp_i_i2_120 = sub i8 %right_value_V_1_load, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i2_120"/></StgValue>
</operation>

<operation id="1632" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv35:3  %agg_result_V_i_i2 = select i1 %tmp_i_i2, i8 %tmp_i_i2_120, i8 %tmp_250_i_i3

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i2"/></StgValue>
</operation>

<operation id="1633" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="9" op_0_bw="8">
<![CDATA[
_ifconv35:4  %cost_d_actual_V_cast = zext i8 %agg_result_V_i_i2 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_cast"/></StgValue>
</operation>

<operation id="1634" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:6  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_287_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1635" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:7  %rev = xor i1 %tmp_120, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="1636" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:8  %or_cond2_i_i = and i1 %tmp_235_i_i, %rev

]]></Node>
<StgValue><ssdm name="or_cond2_i_i"/></StgValue>
</operation>

<operation id="1637" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv35:12  %p_Val2_21_i_i = select i1 %or_cond2_i_i, i18 %cost_d_right_V_i_i, i18 %p_0820_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_i_i"/></StgValue>
</operation>

<operation id="1638" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:13  %p_Result_65_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_i_i"/></StgValue>
</operation>

<operation id="1639" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="9" op_0_bw="8">
<![CDATA[
_ifconv35:14  %p_6_cast_i_i = zext i8 %p_Result_65_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_cast_i_i"/></StgValue>
</operation>

<operation id="1640" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv35:15  %cost_d_actual_V_1_i_s = add i9 %cost_d_actual_V_cast, %p_6_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_i_s"/></StgValue>
</operation>

<operation id="1641" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="9">
<![CDATA[
_ifconv35:16  %cost_d_actual_V_1_ca = zext i9 %cost_d_actual_V_1_i_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_ca"/></StgValue>
</operation>

<operation id="1642" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv35:17  store i9 %cost_d_actual_V_1_i_s, i9* @cost_d_temp_right_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv35:18  %tmp_291_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_i_i"/></StgValue>
</operation>

<operation id="1644" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:19  %or_cond2 = and i1 %tmp_30_i_i_mid2, %tmp_291_i_i

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="1645" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv35:21  %p_Val2_22_i_i = select i1 %or_cond2, i18 %cost_d_diagonal_V_i_s, i18 %p_0914_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_i_i"/></StgValue>
</operation>

<operation id="1646" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:22  %p_Result_66_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_i_i"/></StgValue>
</operation>

<operation id="1647" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="8">
<![CDATA[
_ifconv35:23  %p_7_cast_i_i = zext i8 %p_Result_66_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_cast_i_i"/></StgValue>
</operation>

<operation id="1648" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv35:24  %cost_d_actual_V_2_i_s = add i10 %cost_d_actual_V_1_ca, %p_7_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_i_s"/></StgValue>
</operation>

<operation id="1649" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="10">
<![CDATA[
_ifconv35:25  %min_cost_V_cast_cast = zext i10 %cost_d_actual_V_2_i_s to i11

]]></Node>
<StgValue><ssdm name="min_cost_V_cast_cast"/></StgValue>
</operation>

<operation id="1650" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
_ifconv35:26  br label %._crit_edge1515.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1651" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv38:16  %tmp_291_1_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_1_i_i"/></StgValue>
</operation>

<operation id="1652" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv41:18  %tmp_291_2_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_2_i_i"/></StgValue>
</operation>

<operation id="1653" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv44:18  %tmp_291_3_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_3_i_i"/></StgValue>
</operation>

<operation id="1654" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv47:18  %tmp_291_4_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_4_i_i"/></StgValue>
</operation>

<operation id="1655" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv50:18  %tmp_291_5_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_5_i_i"/></StgValue>
</operation>

<operation id="1656" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv53:18  %tmp_291_6_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_6_i_i"/></StgValue>
</operation>

<operation id="1657" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv56:18  %tmp_291_7_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_7_i_i"/></StgValue>
</operation>

<operation id="1658" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv59:18  %tmp_291_8_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_8_i_i"/></StgValue>
</operation>

<operation id="1659" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv62:18  %tmp_291_9_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_9_i_i"/></StgValue>
</operation>

<operation id="1660" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv65:18  %tmp_291_i_i_143 = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_i_i_143"/></StgValue>
</operation>

<operation id="1661" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv68:18  %tmp_291_10_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_10_i_i"/></StgValue>
</operation>

<operation id="1662" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.11.i.i:9  %extLd680_i_i = zext i9 %cost_last_line_12_V_3 to i18

]]></Node>
<StgValue><ssdm name="extLd680_i_i"/></StgValue>
</operation>

<operation id="1663" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv71:18  %tmp_291_11_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_11_i_i"/></StgValue>
</operation>

<operation id="1664" st_id="191" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv71:20  %cost_d_diagonal_V_1 = mul i18 %tmp_248_i_i, %extLd680_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_1"/></StgValue>
</operation>

<operation id="1665" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.12.i.i:8  %cost_last_line_13_V_3 = load i9* %cost_last_line_13_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V_3"/></StgValue>
</operation>

<operation id="1666" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv74:18  %tmp_291_12_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_12_i_i"/></StgValue>
</operation>

<operation id="1667" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.13.i.i:7  %cost_last_line_14_V_2 = getelementptr [360 x i9]* %cost_last_line_14_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V_2"/></StgValue>
</operation>

<operation id="1668" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.13.i.i:8  %cost_last_line_14_V_3 = load i9* %cost_last_line_14_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V_3"/></StgValue>
</operation>

<operation id="1669" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.13.i.i:10  %tmp_285_12_i_i = add nsw i32 %i_op_assign_29_mid2, -14

]]></Node>
<StgValue><ssdm name="tmp_285_12_i_i"/></StgValue>
</operation>

<operation id="1670" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.13.i.i:11  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_12_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1671" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="9" op_0_bw="9">
<![CDATA[
_ifconv77:9  %cost_d_temp_right_V_31 = load i9* @cost_d_temp_right_V_14, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_31"/></StgValue>
</operation>

<operation id="1672" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="18" op_0_bw="9">
<![CDATA[
_ifconv77:10  %extLd609_i_i = zext i9 %cost_d_temp_right_V_31 to i18

]]></Node>
<StgValue><ssdm name="extLd609_i_i"/></StgValue>
</operation>

<operation id="1673" st_id="191" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv77:11  %cost_d_right_V_13_i_s = mul i18 %tmp_246_i_i, %extLd609_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_13_i_s"/></StgValue>
</operation>

<operation id="1674" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv77:18  %tmp_291_13_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_13_i_i"/></StgValue>
</operation>

<operation id="1675" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1515.14.i.i:10  %tmp_285_13_i_i = add nsw i32 %i_op_assign_29_mid2, -15

]]></Node>
<StgValue><ssdm name="tmp_285_13_i_i"/></StgValue>
</operation>

<operation id="1676" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1515.14.i.i:11  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_285_13_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1677" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv80:18  %tmp_291_14_i_i = icmp slt i33 %tmp_247_cast_i_i, %ret_V

]]></Node>
<StgValue><ssdm name="tmp_291_14_i_i"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1678" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:28  %pixel_values_right_V_29 = load i8* @pixel_values_right_V, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_29"/></StgValue>
</operation>

<operation id="1679" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:30  store i8 %right_value_V_1_load, i8* @pixel_values_right_V, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.0.i.i:0  %p_0914_4_i_i_108 = phi i18 [ %p_Val2_22_i_i, %_ifconv35 ], [ %p_0914_1_i_i, %._crit_edge1513.i.i ]

]]></Node>
<StgValue><ssdm name="p_0914_4_i_i_108"/></StgValue>
</operation>

<operation id="1681" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.0.i.i:1  %p_0820_4_i_i_109 = phi i18 [ %p_Val2_21_i_i, %_ifconv35 ], [ %p_0820_1_i_i, %._crit_edge1513.i.i ]

]]></Node>
<StgValue><ssdm name="p_0820_4_i_i_109"/></StgValue>
</operation>

<operation id="1682" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.0.i.i:2  %p_01063_2_i_i_110 = phi i11 [ %min_cost_V_cast_cast, %_ifconv35 ], [ -1, %._crit_edge1513.i.i ]

]]></Node>
<StgValue><ssdm name="p_01063_2_i_i_110"/></StgValue>
</operation>

<operation id="1683" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.0.i.i:3  %cost_d_temp_right_V_16 = load i9* @cost_d_temp_right_V_s, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_16"/></StgValue>
</operation>

<operation id="1684" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.0.i.i:4  %cost_last_line_0_V_s = getelementptr [360 x i9]* %cost_last_line_0_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_0_V_s"/></StgValue>
</operation>

<operation id="1685" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.0.i.i:5  store i9 %cost_d_temp_right_V_16, i9* %cost_last_line_0_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.0.i.i:9  br i1 %tmp_235_i_i, label %_ifconv38, label %._crit_edge1515.1.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1687" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv38:0  %tmp_i_i3 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_29

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="1688" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv38:1  %tmp_250_i_i4 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_29

]]></Node>
<StgValue><ssdm name="tmp_250_i_i4"/></StgValue>
</operation>

<operation id="1689" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv38:2  %tmp_i_i3_121 = sub i8 %pixel_values_right_V_29, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i3_121"/></StgValue>
</operation>

<operation id="1690" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv38:3  %agg_result_V_i_i3 = select i1 %tmp_i_i3, i8 %tmp_i_i3_121, i8 %tmp_250_i_i4

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i3"/></StgValue>
</operation>

<operation id="1691" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="8">
<![CDATA[
_ifconv38:4  %cost_d_actual_V_cas = zext i8 %agg_result_V_i_i3 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_cas"/></StgValue>
</operation>

<operation id="1692" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv38:10  %p_Val2_21_1_i_i = select i1 %tmp_121, i18 %p_0820_4_i_i_109, i18 %cost_d_right_V_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_1_i_i"/></StgValue>
</operation>

<operation id="1693" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:11  %p_Result_65_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_1_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_1_i_i"/></StgValue>
</operation>

<operation id="1694" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="8">
<![CDATA[
_ifconv38:12  %p_6_1_cast_i_i = zext i8 %p_Result_65_1_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_1_cast_i_i"/></StgValue>
</operation>

<operation id="1695" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv38:13  %cost_d_actual_V_1_1_s = add i9 %cost_d_actual_V_cas, %p_6_1_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_1_s"/></StgValue>
</operation>

<operation id="1696" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="10" op_0_bw="9">
<![CDATA[
_ifconv38:14  %cost_d_actual_V_1_1_1 = zext i9 %cost_d_actual_V_1_1_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_1_1"/></StgValue>
</operation>

<operation id="1697" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv38:15  store i9 %cost_d_actual_V_1_1_s, i9* @cost_d_temp_right_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1698" st_id="192" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv38:17  %or_cond3 = and i1 %tmp_30_i_i_mid2, %tmp_291_1_i_i

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="1699" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv38:19  %p_Val2_22_1_i_i = select i1 %or_cond3, i18 %cost_d_diagonal_V_1_s, i18 %p_0914_4_i_i_108

]]></Node>
<StgValue><ssdm name="p_Val2_22_1_i_i"/></StgValue>
</operation>

<operation id="1700" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:20  %p_Result_66_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_1_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_1_i_i"/></StgValue>
</operation>

<operation id="1701" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="10" op_0_bw="8">
<![CDATA[
_ifconv38:21  %p_7_1_cast_i_i = zext i8 %p_Result_66_1_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_1_cast_i_i"/></StgValue>
</operation>

<operation id="1702" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv38:22  %cost_d_actual_V_2_1_s = add i10 %cost_d_actual_V_1_1_1, %p_7_1_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_1_s"/></StgValue>
</operation>

<operation id="1703" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="11" op_0_bw="10">
<![CDATA[
_ifconv38:23  %cost_d_actual_V_2_1_1 = zext i10 %cost_d_actual_V_2_1_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_1_1"/></StgValue>
</operation>

<operation id="1704" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv38:24  %tmp_294_1_i_i = icmp ult i11 %cost_d_actual_V_2_1_1, %p_01063_2_i_i_110

]]></Node>
<StgValue><ssdm name="tmp_294_1_i_i"/></StgValue>
</operation>

<operation id="1705" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv38:25  %cost_d_actual_V_2_1_2 = select i1 %tmp_294_1_i_i, i11 %cost_d_actual_V_2_1_1, i11 %p_01063_2_i_i_110

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_1_2"/></StgValue>
</operation>

<operation id="1706" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv41:5  %tmp_288_2_i_i = add i32 %i_op_assign_29_mid2, -3

]]></Node>
<StgValue><ssdm name="tmp_288_2_i_i"/></StgValue>
</operation>

<operation id="1707" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.13.i.i:8  %cost_last_line_14_V_3 = load i9* %cost_last_line_14_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V_3"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1708" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:26  %pixel_values_right_V_28 = load i8* @pixel_values_right_V_1, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_28"/></StgValue>
</operation>

<operation id="1709" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:29  store i8 %pixel_values_right_V_29, i8* @pixel_values_right_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1710" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_235_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
_ifconv38:26  br label %._crit_edge1515.1.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1711" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.1.i.i:0  %p_0914_4_1_i_i = phi i18 [ %p_0914_4_i_i_108, %._crit_edge1515.0.i.i ], [ %p_Val2_22_1_i_i, %_ifconv38 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_1_i_i"/></StgValue>
</operation>

<operation id="1712" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.1.i.i:1  %p_0820_4_1_i_i = phi i18 [ %p_0820_4_i_i_109, %._crit_edge1515.0.i.i ], [ %p_Val2_21_1_i_i, %_ifconv38 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_1_i_i"/></StgValue>
</operation>

<operation id="1713" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.1.i.i:2  %p_01063_2_1_i_i = phi i11 [ %p_01063_2_i_i_110, %._crit_edge1515.0.i.i ], [ %cost_d_actual_V_2_1_2, %_ifconv38 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_1_i_i"/></StgValue>
</operation>

<operation id="1714" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.1.i.i:5  %cost_d_temp_right_V_15 = load i9* @cost_d_temp_right_V_1, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_15"/></StgValue>
</operation>

<operation id="1715" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.1.i.i:6  %cost_last_line_1_V_s = getelementptr [360 x i9]* %cost_last_line_1_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_1_V_s"/></StgValue>
</operation>

<operation id="1716" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.1.i.i:7  store i9 %cost_d_temp_right_V_15, i9* %cost_last_line_1_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1717" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv41:0  %tmp_i_i4 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_28

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="1718" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv41:1  %tmp_250_i_i5 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_28

]]></Node>
<StgValue><ssdm name="tmp_250_i_i5"/></StgValue>
</operation>

<operation id="1719" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv41:2  %tmp_i_i4_122 = sub i8 %pixel_values_right_V_28, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i4_122"/></StgValue>
</operation>

<operation id="1720" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv41:3  %agg_result_V_i_i4 = select i1 %tmp_i_i4, i8 %tmp_i_i4_122, i8 %tmp_250_i_i5

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i4"/></StgValue>
</operation>

<operation id="1721" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="8">
<![CDATA[
_ifconv41:4  %cost_d_actual_V_16_c = zext i8 %agg_result_V_i_i4 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_16_c"/></StgValue>
</operation>

<operation id="1722" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv41:6  %tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_2_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1723" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv41:7  %rev1 = xor i1 %tmp_123, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="1724" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv41:8  %or_cond3_i_i = and i1 %tmp_235_i_i, %rev1

]]></Node>
<StgValue><ssdm name="or_cond3_i_i"/></StgValue>
</operation>

<operation id="1725" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv41:12  %p_Val2_21_2_i_i = select i1 %or_cond3_i_i, i18 %cost_d_right_V_2_i_i, i18 %p_0820_4_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_2_i_i"/></StgValue>
</operation>

<operation id="1726" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:13  %p_Result_65_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_2_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_2_i_i"/></StgValue>
</operation>

<operation id="1727" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="8">
<![CDATA[
_ifconv41:14  %p_6_2_cast_i_i = zext i8 %p_Result_65_2_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_2_cast_i_i"/></StgValue>
</operation>

<operation id="1728" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv41:15  %cost_d_actual_V_1_2_s = add i9 %cost_d_actual_V_16_c, %p_6_2_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_2_s"/></StgValue>
</operation>

<operation id="1729" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="10" op_0_bw="9">
<![CDATA[
_ifconv41:16  %cost_d_actual_V_1_2_1 = zext i9 %cost_d_actual_V_1_2_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_2_1"/></StgValue>
</operation>

<operation id="1730" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv41:17  store i9 %cost_d_actual_V_1_2_s, i9* @cost_d_temp_right_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1731" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv41:19  %or_cond4 = and i1 %tmp_30_i_i_mid2, %tmp_291_2_i_i

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="1732" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv41:21  %p_Val2_22_2_i_i = select i1 %or_cond4, i18 %cost_d_diagonal_V_2_s, i18 %p_0914_4_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_2_i_i"/></StgValue>
</operation>

<operation id="1733" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv41:22  %p_Result_66_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_2_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_2_i_i"/></StgValue>
</operation>

<operation id="1734" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="10" op_0_bw="8">
<![CDATA[
_ifconv41:23  %p_7_2_cast_i_i = zext i8 %p_Result_66_2_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_2_cast_i_i"/></StgValue>
</operation>

<operation id="1735" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv41:24  %cost_d_actual_V_2_2_s = add i10 %cost_d_actual_V_1_2_1, %p_7_2_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_2_s"/></StgValue>
</operation>

<operation id="1736" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="10">
<![CDATA[
_ifconv41:25  %cost_d_actual_V_2_2_1 = zext i10 %cost_d_actual_V_2_2_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_2_1"/></StgValue>
</operation>

<operation id="1737" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv41:26  %tmp_294_2_i_i = icmp ult i11 %cost_d_actual_V_2_2_1, %p_01063_2_1_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_2_i_i"/></StgValue>
</operation>

<operation id="1738" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.14.i.i:7  %cost_last_line_15_V_2 = getelementptr [360 x i9]* %cost_last_line_15_V, i64 0, i64 %tmp_244_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V_2"/></StgValue>
</operation>

<operation id="1739" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.14.i.i:8  %cost_last_line_15_V_3 = load i9* %cost_last_line_15_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V_3"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1740" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:24  %pixel_values_right_V_27 = load i8* @pixel_values_right_V_2, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_27"/></StgValue>
</operation>

<operation id="1741" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:27  store i8 %pixel_values_right_V_28, i8* @pixel_values_right_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1742" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge1515.1.i.i:3  %p_01055_2_1_i_i = phi i1 [ false, %._crit_edge1515.0.i.i ], [ %tmp_294_1_i_i, %_ifconv38 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_1_i_i"/></StgValue>
</operation>

<operation id="1743" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge1515.1.i.i:4  %p_01055_2_1_cast_i_i = zext i1 %p_01055_2_1_i_i to i2

]]></Node>
<StgValue><ssdm name="p_01055_2_1_cast_i_i"/></StgValue>
</operation>

<operation id="1744" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.1.i.i:13  br i1 %tmp_122, label %._crit_edge1515.2.i.i, label %_ifconv41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1745" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv41:27  %cost_d_actual_V_2_2_2 = select i1 %tmp_294_2_i_i, i11 %cost_d_actual_V_2_2_1, i11 %p_01063_2_1_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_2_2"/></StgValue>
</operation>

<operation id="1746" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv41:28  %p_01055_2_1_cast_i_i_123 = select i1 %tmp_294_2_i_i, i2 -2, i2 %p_01055_2_1_cast_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_1_cast_i_i_123"/></StgValue>
</operation>

<operation id="1747" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
_ifconv41:29  br label %._crit_edge1515.2.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.2.i.i:0  %p_0914_4_2_i_i = phi i18 [ %p_0914_4_1_i_i, %._crit_edge1515.1.i.i ], [ %p_Val2_22_2_i_i, %_ifconv41 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_2_i_i"/></StgValue>
</operation>

<operation id="1749" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.2.i.i:1  %p_0820_4_2_i_i = phi i18 [ %p_0820_4_1_i_i, %._crit_edge1515.1.i.i ], [ %p_Val2_21_2_i_i, %_ifconv41 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_2_i_i"/></StgValue>
</operation>

<operation id="1750" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.2.i.i:4  %cost_d_temp_right_V_14 = load i9* @cost_d_temp_right_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_14"/></StgValue>
</operation>

<operation id="1751" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.2.i.i:5  %cost_last_line_2_V_s = getelementptr [360 x i9]* %cost_last_line_2_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_2_V_s"/></StgValue>
</operation>

<operation id="1752" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.2.i.i:6  store i9 %cost_d_temp_right_V_14, i9* %cost_last_line_2_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1753" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv44:0  %tmp_i_i5 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_27

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="1754" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv44:1  %tmp_250_i_i6 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_27

]]></Node>
<StgValue><ssdm name="tmp_250_i_i6"/></StgValue>
</operation>

<operation id="1755" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv44:2  %tmp_i_i5_124 = sub i8 %pixel_values_right_V_27, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i5_124"/></StgValue>
</operation>

<operation id="1756" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv44:3  %agg_result_V_i_i5 = select i1 %tmp_i_i5, i8 %tmp_i_i5_124, i8 %tmp_250_i_i6

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i5"/></StgValue>
</operation>

<operation id="1757" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="8">
<![CDATA[
_ifconv44:4  %cost_d_actual_V_3_ca = zext i8 %agg_result_V_i_i5 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_3_ca"/></StgValue>
</operation>

<operation id="1758" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:5  %tmp_288_3_i_i = add i32 %i_op_assign_29_mid2, -4

]]></Node>
<StgValue><ssdm name="tmp_288_3_i_i"/></StgValue>
</operation>

<operation id="1759" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:6  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_3_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1760" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:7  %rev2 = xor i1 %tmp_125, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="1761" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:8  %or_cond4_i_i = and i1 %tmp_235_i_i, %rev2

]]></Node>
<StgValue><ssdm name="or_cond4_i_i"/></StgValue>
</operation>

<operation id="1762" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv44:12  %p_Val2_21_3_i_i = select i1 %or_cond4_i_i, i18 %cost_d_right_V_3_i_i, i18 %p_0820_4_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_3_i_i"/></StgValue>
</operation>

<operation id="1763" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv44:13  %p_Result_65_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_3_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_3_i_i"/></StgValue>
</operation>

<operation id="1764" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="8">
<![CDATA[
_ifconv44:14  %p_6_3_cast_i_i = zext i8 %p_Result_65_3_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_3_cast_i_i"/></StgValue>
</operation>

<operation id="1765" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv44:15  %cost_d_actual_V_1_3_s = add i9 %cost_d_actual_V_3_ca, %p_6_3_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_3_s"/></StgValue>
</operation>

<operation id="1766" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="9">
<![CDATA[
_ifconv44:16  %cost_d_actual_V_1_3_1 = zext i9 %cost_d_actual_V_1_3_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_3_1"/></StgValue>
</operation>

<operation id="1767" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv44:17  store i9 %cost_d_actual_V_1_3_s, i9* @cost_d_temp_right_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1768" st_id="194" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:19  %or_cond5 = and i1 %tmp_30_i_i_mid2, %tmp_291_3_i_i

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="1769" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv44:21  %p_Val2_22_3_i_i = select i1 %or_cond5, i18 %cost_d_diagonal_V_3_s, i18 %p_0914_4_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_3_i_i"/></StgValue>
</operation>

<operation id="1770" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv44:22  %p_Result_66_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_3_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_3_i_i"/></StgValue>
</operation>

<operation id="1771" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="10" op_0_bw="8">
<![CDATA[
_ifconv44:23  %p_7_3_cast_i_i = zext i8 %p_Result_66_3_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_3_cast_i_i"/></StgValue>
</operation>

<operation id="1772" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv44:24  %cost_d_actual_V_2_3_s = add i10 %cost_d_actual_V_1_3_1, %p_7_3_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_3_s"/></StgValue>
</operation>

<operation id="1773" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.12.i.i:9  %extLd684_i_i = zext i9 %cost_last_line_13_V_3 to i18

]]></Node>
<StgValue><ssdm name="extLd684_i_i"/></StgValue>
</operation>

<operation id="1774" st_id="194" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv74:20  %cost_d_diagonal_V_2 = mul i18 %tmp_248_i_i, %extLd684_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_2"/></StgValue>
</operation>

<operation id="1775" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.14.i.i:8  %cost_last_line_15_V_3 = load i9* %cost_last_line_15_V_2, align 2

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V_3"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1776" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:22  %pixel_values_right_V_26 = load i8* @pixel_values_right_V_3, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_26"/></StgValue>
</operation>

<operation id="1777" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:25  store i8 %pixel_values_right_V_27, i8* @pixel_values_right_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1778" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.2.i.i:2  %p_01063_2_2_i_i = phi i11 [ %p_01063_2_1_i_i, %._crit_edge1515.1.i.i ], [ %cost_d_actual_V_2_2_2, %_ifconv41 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_2_i_i"/></StgValue>
</operation>

<operation id="1779" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge1515.2.i.i:3  %p_01055_2_2_i_i = phi i2 [ %p_01055_2_1_cast_i_i, %._crit_edge1515.1.i.i ], [ %p_01055_2_1_cast_i_i_123, %_ifconv41 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_2_i_i"/></StgValue>
</operation>

<operation id="1780" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.2.i.i:12  br i1 %tmp_124, label %._crit_edge1515.3.i.i, label %_ifconv44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1781" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="11" op_0_bw="10">
<![CDATA[
_ifconv44:25  %cost_d_actual_V_2_3_1 = zext i10 %cost_d_actual_V_2_3_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_3_1"/></StgValue>
</operation>

<operation id="1782" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv44:26  %tmp_294_3_i_i = icmp ult i11 %cost_d_actual_V_2_3_1, %p_01063_2_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_3_i_i"/></StgValue>
</operation>

<operation id="1783" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv44:27  %cost_d_actual_V_2_3_2 = select i1 %tmp_294_3_i_i, i11 %cost_d_actual_V_2_3_1, i11 %p_01063_2_2_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_3_2"/></StgValue>
</operation>

<operation id="1784" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv44:28  %p_01055_2_2_i_i_125 = select i1 %tmp_294_3_i_i, i2 -1, i2 %p_01055_2_2_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_2_i_i_125"/></StgValue>
</operation>

<operation id="1785" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
_ifconv44:29  br label %._crit_edge1515.3.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1786" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.3.i.i:1  %p_0820_4_3_i_i = phi i18 [ %p_0820_4_2_i_i, %._crit_edge1515.2.i.i ], [ %p_Val2_21_3_i_i, %_ifconv44 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_3_i_i"/></StgValue>
</operation>

<operation id="1787" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.3.i.i:5  %cost_d_temp_right_V_13 = load i9* @cost_d_temp_right_V_3, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_13"/></StgValue>
</operation>

<operation id="1788" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.3.i.i:6  %cost_last_line_3_V_s = getelementptr [360 x i9]* %cost_last_line_3_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_3_V_s"/></StgValue>
</operation>

<operation id="1789" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.3.i.i:7  store i9 %cost_d_temp_right_V_13, i9* %cost_last_line_3_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1790" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv47:0  %tmp_i_i6 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_26

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="1791" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv47:1  %tmp_250_i_i7 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_26

]]></Node>
<StgValue><ssdm name="tmp_250_i_i7"/></StgValue>
</operation>

<operation id="1792" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv47:2  %tmp_i_i6_126 = sub i8 %pixel_values_right_V_26, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i6_126"/></StgValue>
</operation>

<operation id="1793" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv47:3  %agg_result_V_i_i6 = select i1 %tmp_i_i6, i8 %tmp_i_i6_126, i8 %tmp_250_i_i7

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i6"/></StgValue>
</operation>

<operation id="1794" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="9" op_0_bw="8">
<![CDATA[
_ifconv47:4  %cost_d_actual_V_4_ca = zext i8 %agg_result_V_i_i6 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_4_ca"/></StgValue>
</operation>

<operation id="1795" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv47:5  %tmp_288_4_i_i = add i32 %i_op_assign_29_mid2, -5

]]></Node>
<StgValue><ssdm name="tmp_288_4_i_i"/></StgValue>
</operation>

<operation id="1796" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv47:6  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_4_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1797" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv47:7  %rev3 = xor i1 %tmp_127, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="1798" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv47:8  %or_cond5_i_i = and i1 %tmp_235_i_i, %rev3

]]></Node>
<StgValue><ssdm name="or_cond5_i_i"/></StgValue>
</operation>

<operation id="1799" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv47:12  %p_Val2_21_4_i_i = select i1 %or_cond5_i_i, i18 %cost_d_right_V_4_i_i, i18 %p_0820_4_3_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_4_i_i"/></StgValue>
</operation>

<operation id="1800" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv47:13  %p_Result_65_4_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_4_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_4_i_i"/></StgValue>
</operation>

<operation id="1801" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="9" op_0_bw="8">
<![CDATA[
_ifconv47:14  %p_6_4_cast_i_i = zext i8 %p_Result_65_4_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_4_cast_i_i"/></StgValue>
</operation>

<operation id="1802" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv47:15  %cost_d_actual_V_1_4_s = add i9 %cost_d_actual_V_4_ca, %p_6_4_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_4_s"/></StgValue>
</operation>

<operation id="1803" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv47:17  store i9 %cost_d_actual_V_1_4_s, i9* @cost_d_temp_right_V_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1804" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:20  %pixel_values_right_V_25 = load i8* @pixel_values_right_V_4, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_25"/></StgValue>
</operation>

<operation id="1805" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:23  store i8 %pixel_values_right_V_26, i8* @pixel_values_right_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1806" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.3.i.i:0  %p_0914_4_3_i_i = phi i18 [ %p_0914_4_2_i_i, %._crit_edge1515.2.i.i ], [ %p_Val2_22_3_i_i, %_ifconv44 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_3_i_i"/></StgValue>
</operation>

<operation id="1807" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.3.i.i:2  %p_01063_2_3_i_i = phi i11 [ %p_01063_2_2_i_i, %._crit_edge1515.2.i.i ], [ %cost_d_actual_V_2_3_2, %_ifconv44 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_3_i_i"/></StgValue>
</operation>

<operation id="1808" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
._crit_edge1515.3.i.i:3  %p_01055_2_3_i_i = phi i2 [ %p_01055_2_2_i_i, %._crit_edge1515.2.i.i ], [ %p_01055_2_2_i_i_125, %_ifconv44 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_3_i_i"/></StgValue>
</operation>

<operation id="1809" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge1515.3.i.i:4  %p_01055_2_3_cast_i_i = zext i2 %p_01055_2_3_i_i to i3

]]></Node>
<StgValue><ssdm name="p_01055_2_3_cast_i_i"/></StgValue>
</operation>

<operation id="1810" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.3.i.i:13  br i1 %tmp_126, label %._crit_edge1515.4.i.i, label %_ifconv47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1811" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="10" op_0_bw="9">
<![CDATA[
_ifconv47:16  %cost_d_actual_V_1_4_1 = zext i9 %cost_d_actual_V_1_4_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_4_1"/></StgValue>
</operation>

<operation id="1812" st_id="196" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv47:19  %or_cond6 = and i1 %tmp_30_i_i_mid2, %tmp_291_4_i_i

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="1813" st_id="196" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv47:21  %p_Val2_22_4_i_i = select i1 %or_cond6, i18 %cost_d_diagonal_V_4_s, i18 %p_0914_4_3_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_4_i_i"/></StgValue>
</operation>

<operation id="1814" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv47:22  %p_Result_66_4_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_4_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_4_i_i"/></StgValue>
</operation>

<operation id="1815" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="8">
<![CDATA[
_ifconv47:23  %p_7_4_cast_i_i = zext i8 %p_Result_66_4_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_4_cast_i_i"/></StgValue>
</operation>

<operation id="1816" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv47:24  %cost_d_actual_V_2_4_s = add i10 %cost_d_actual_V_1_4_1, %p_7_4_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_4_s"/></StgValue>
</operation>

<operation id="1817" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="11" op_0_bw="10">
<![CDATA[
_ifconv47:25  %cost_d_actual_V_2_4_1 = zext i10 %cost_d_actual_V_2_4_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_4_1"/></StgValue>
</operation>

<operation id="1818" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv47:26  %tmp_294_4_i_i = icmp ult i11 %cost_d_actual_V_2_4_1, %p_01063_2_3_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_4_i_i"/></StgValue>
</operation>

<operation id="1819" st_id="196" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv47:27  %cost_d_actual_V_2_4_2 = select i1 %tmp_294_4_i_i, i11 %cost_d_actual_V_2_4_1, i11 %p_01063_2_3_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_4_2"/></StgValue>
</operation>

<operation id="1820" st_id="196" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv47:28  %p_01055_2_3_cast_i_i_127 = select i1 %tmp_294_4_i_i, i3 -4, i3 %p_01055_2_3_cast_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_3_cast_i_i_127"/></StgValue>
</operation>

<operation id="1821" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
_ifconv47:29  br label %._crit_edge1515.4.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1822" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.4.i.i:1  %p_0820_4_4_i_i = phi i18 [ %p_0820_4_3_i_i, %._crit_edge1515.3.i.i ], [ %p_Val2_21_4_i_i, %_ifconv47 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_4_i_i"/></StgValue>
</operation>

<operation id="1823" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.4.i.i:4  %cost_d_temp_right_V_12 = load i9* @cost_d_temp_right_V_4, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_12"/></StgValue>
</operation>

<operation id="1824" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.4.i.i:5  %cost_last_line_4_V_s = getelementptr [360 x i9]* %cost_last_line_4_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_4_V_s"/></StgValue>
</operation>

<operation id="1825" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.4.i.i:6  store i9 %cost_d_temp_right_V_12, i9* %cost_last_line_4_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1826" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv50:0  %tmp_i_i7 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_25

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="1827" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv50:1  %tmp_250_i_i8 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_25

]]></Node>
<StgValue><ssdm name="tmp_250_i_i8"/></StgValue>
</operation>

<operation id="1828" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv50:2  %tmp_i_i7_128 = sub i8 %pixel_values_right_V_25, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i7_128"/></StgValue>
</operation>

<operation id="1829" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv50:5  %tmp_288_5_i_i = add i32 %i_op_assign_29_mid2, -6

]]></Node>
<StgValue><ssdm name="tmp_288_5_i_i"/></StgValue>
</operation>

<operation id="1830" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv50:6  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_5_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1831" st_id="196" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv50:7  %rev4 = xor i1 %tmp_129, true

]]></Node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="1832" st_id="196" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv50:8  %or_cond6_i_i = and i1 %tmp_235_i_i, %rev4

]]></Node>
<StgValue><ssdm name="or_cond6_i_i"/></StgValue>
</operation>

<operation id="1833" st_id="196" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv50:12  %p_Val2_21_5_i_i = select i1 %or_cond6_i_i, i18 %cost_d_right_V_5_i_i, i18 %p_0820_4_4_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_5_i_i"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1834" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.4.i.i:0  %p_0914_4_4_i_i = phi i18 [ %p_0914_4_3_i_i, %._crit_edge1515.3.i.i ], [ %p_Val2_22_4_i_i, %_ifconv47 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_4_i_i"/></StgValue>
</operation>

<operation id="1835" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.4.i.i:2  %p_01063_2_4_i_i = phi i11 [ %p_01063_2_3_i_i, %._crit_edge1515.3.i.i ], [ %cost_d_actual_V_2_4_2, %_ifconv47 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_4_i_i"/></StgValue>
</operation>

<operation id="1836" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1515.4.i.i:3  %p_01055_2_4_i_i = phi i3 [ %p_01055_2_3_cast_i_i, %._crit_edge1515.3.i.i ], [ %p_01055_2_3_cast_i_i_127, %_ifconv47 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_4_i_i"/></StgValue>
</operation>

<operation id="1837" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.4.i.i:12  br i1 %tmp_128, label %._crit_edge1515.5.i.i, label %_ifconv50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1838" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv50:3  %agg_result_V_i_i7 = select i1 %tmp_i_i7, i8 %tmp_i_i7_128, i8 %tmp_250_i_i8

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i7"/></StgValue>
</operation>

<operation id="1839" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="9" op_0_bw="8">
<![CDATA[
_ifconv50:4  %cost_d_actual_V_5_ca = zext i8 %agg_result_V_i_i7 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_5_ca"/></StgValue>
</operation>

<operation id="1840" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv50:13  %p_Result_65_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_5_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_5_i_i"/></StgValue>
</operation>

<operation id="1841" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="9" op_0_bw="8">
<![CDATA[
_ifconv50:14  %p_6_5_cast_i_i = zext i8 %p_Result_65_5_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_5_cast_i_i"/></StgValue>
</operation>

<operation id="1842" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv50:15  %cost_d_actual_V_1_5_s = add i9 %cost_d_actual_V_5_ca, %p_6_5_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_5_s"/></StgValue>
</operation>

<operation id="1843" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="10" op_0_bw="9">
<![CDATA[
_ifconv50:16  %cost_d_actual_V_1_5_1 = zext i9 %cost_d_actual_V_1_5_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_5_1"/></StgValue>
</operation>

<operation id="1844" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv50:17  store i9 %cost_d_actual_V_1_5_s, i9* @cost_d_temp_right_V_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="197" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv50:19  %or_cond7 = and i1 %tmp_30_i_i_mid2, %tmp_291_5_i_i

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="1846" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv50:21  %p_Val2_22_5_i_i = select i1 %or_cond7, i18 %cost_d_diagonal_V_5_s, i18 %p_0914_4_4_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_5_i_i"/></StgValue>
</operation>

<operation id="1847" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv50:22  %p_Result_66_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_5_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_5_i_i"/></StgValue>
</operation>

<operation id="1848" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="10" op_0_bw="8">
<![CDATA[
_ifconv50:23  %p_7_5_cast_i_i = zext i8 %p_Result_66_5_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_5_cast_i_i"/></StgValue>
</operation>

<operation id="1849" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv50:24  %cost_d_actual_V_2_5_s = add i10 %cost_d_actual_V_1_5_1, %p_7_5_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_5_s"/></StgValue>
</operation>

<operation id="1850" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="11" op_0_bw="10">
<![CDATA[
_ifconv50:25  %cost_d_actual_V_2_5_1 = zext i10 %cost_d_actual_V_2_5_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_5_1"/></StgValue>
</operation>

<operation id="1851" st_id="197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv50:26  %tmp_294_5_i_i = icmp ult i11 %cost_d_actual_V_2_5_1, %p_01063_2_4_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_5_i_i"/></StgValue>
</operation>

<operation id="1852" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv50:27  %cost_d_actual_V_2_5_2 = select i1 %tmp_294_5_i_i, i11 %cost_d_actual_V_2_5_1, i11 %p_01063_2_4_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_5_2"/></StgValue>
</operation>

<operation id="1853" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv50:28  %p_01055_2_4_i_i_129 = select i1 %tmp_294_5_i_i, i3 -3, i3 %p_01055_2_4_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_4_i_i_129"/></StgValue>
</operation>

<operation id="1854" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
_ifconv50:29  br label %._crit_edge1515.5.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1855" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:5  %tmp_288_6_i_i = add i32 %i_op_assign_29_mid2, -7

]]></Node>
<StgValue><ssdm name="tmp_288_6_i_i"/></StgValue>
</operation>

<operation id="1856" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.13.i.i:9  %extLd688_i_i = zext i9 %cost_last_line_14_V_3 to i18

]]></Node>
<StgValue><ssdm name="extLd688_i_i"/></StgValue>
</operation>

<operation id="1857" st_id="197" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv77:20  %cost_d_diagonal_V_3 = mul i18 %tmp_248_i_i, %extLd688_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_3"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1858" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:18  %pixel_values_right_V_24 = load i8* @pixel_values_right_V_5, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_24"/></StgValue>
</operation>

<operation id="1859" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:21  store i8 %pixel_values_right_V_25, i8* @pixel_values_right_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1860" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.5.i.i:0  %p_0914_4_5_i_i = phi i18 [ %p_0914_4_4_i_i, %._crit_edge1515.4.i.i ], [ %p_Val2_22_5_i_i, %_ifconv50 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_5_i_i"/></StgValue>
</operation>

<operation id="1861" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.5.i.i:1  %p_0820_4_5_i_i = phi i18 [ %p_0820_4_4_i_i, %._crit_edge1515.4.i.i ], [ %p_Val2_21_5_i_i, %_ifconv50 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_5_i_i"/></StgValue>
</operation>

<operation id="1862" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.5.i.i:2  %p_01063_2_5_i_i = phi i11 [ %p_01063_2_4_i_i, %._crit_edge1515.4.i.i ], [ %cost_d_actual_V_2_5_2, %_ifconv50 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_5_i_i"/></StgValue>
</operation>

<operation id="1863" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1515.5.i.i:3  %p_01055_2_5_i_i = phi i3 [ %p_01055_2_4_i_i, %._crit_edge1515.4.i.i ], [ %p_01055_2_4_i_i_129, %_ifconv50 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_5_i_i"/></StgValue>
</operation>

<operation id="1864" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.5.i.i:4  %cost_d_temp_right_V_11 = load i9* @cost_d_temp_right_V_5, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_11"/></StgValue>
</operation>

<operation id="1865" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.5.i.i:5  %cost_last_line_5_V_s = getelementptr [360 x i9]* %cost_last_line_5_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_5_V_s"/></StgValue>
</operation>

<operation id="1866" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.5.i.i:6  store i9 %cost_d_temp_right_V_11, i9* %cost_last_line_5_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1867" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.5.i.i:12  br i1 %tmp_130, label %._crit_edge1515.6.i.i, label %_ifconv53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1868" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv53:0  %tmp_i_i8 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_24

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="1869" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv53:1  %tmp_250_i_i9 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_24

]]></Node>
<StgValue><ssdm name="tmp_250_i_i9"/></StgValue>
</operation>

<operation id="1870" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv53:2  %tmp_i_i8_130 = sub i8 %pixel_values_right_V_24, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i8_130"/></StgValue>
</operation>

<operation id="1871" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv53:3  %agg_result_V_i_i8 = select i1 %tmp_i_i8, i8 %tmp_i_i8_130, i8 %tmp_250_i_i9

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i8"/></StgValue>
</operation>

<operation id="1872" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="9" op_0_bw="8">
<![CDATA[
_ifconv53:4  %cost_d_actual_V_6_ca = zext i8 %agg_result_V_i_i8 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_6_ca"/></StgValue>
</operation>

<operation id="1873" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:6  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_6_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1874" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:7  %rev5 = xor i1 %tmp_131, true

]]></Node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="1875" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:8  %or_cond7_i_i = and i1 %tmp_235_i_i, %rev5

]]></Node>
<StgValue><ssdm name="or_cond7_i_i"/></StgValue>
</operation>

<operation id="1876" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv53:12  %p_Val2_21_6_i_i = select i1 %or_cond7_i_i, i18 %cost_d_right_V_6_i_i, i18 %p_0820_4_5_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_6_i_i"/></StgValue>
</operation>

<operation id="1877" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv53:13  %p_Result_65_6_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_6_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_6_i_i"/></StgValue>
</operation>

<operation id="1878" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="9" op_0_bw="8">
<![CDATA[
_ifconv53:14  %p_6_6_cast_i_i = zext i8 %p_Result_65_6_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_6_cast_i_i"/></StgValue>
</operation>

<operation id="1879" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv53:15  %cost_d_actual_V_1_6_s = add i9 %cost_d_actual_V_6_ca, %p_6_6_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_6_s"/></StgValue>
</operation>

<operation id="1880" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="9">
<![CDATA[
_ifconv53:16  %cost_d_actual_V_1_6_1 = zext i9 %cost_d_actual_V_1_6_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_6_1"/></StgValue>
</operation>

<operation id="1881" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv53:17  store i9 %cost_d_actual_V_1_6_s, i9* @cost_d_temp_right_V_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1882" st_id="198" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:19  %or_cond8 = and i1 %tmp_30_i_i_mid2, %tmp_291_6_i_i

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="1883" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv53:21  %p_Val2_22_6_i_i = select i1 %or_cond8, i18 %cost_d_diagonal_V_6_s, i18 %p_0914_4_5_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_6_i_i"/></StgValue>
</operation>

<operation id="1884" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv53:22  %p_Result_66_6_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_6_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_6_i_i"/></StgValue>
</operation>

<operation id="1885" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="10" op_0_bw="8">
<![CDATA[
_ifconv53:23  %p_7_6_cast_i_i = zext i8 %p_Result_66_6_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_6_cast_i_i"/></StgValue>
</operation>

<operation id="1886" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv53:24  %cost_d_actual_V_2_6_s = add i10 %cost_d_actual_V_1_6_1, %p_7_6_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_6_s"/></StgValue>
</operation>

<operation id="1887" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="11" op_0_bw="10">
<![CDATA[
_ifconv53:25  %cost_d_actual_V_2_6_1 = zext i10 %cost_d_actual_V_2_6_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_6_1"/></StgValue>
</operation>

<operation id="1888" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv53:26  %tmp_294_6_i_i = icmp ult i11 %cost_d_actual_V_2_6_1, %p_01063_2_5_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_6_i_i"/></StgValue>
</operation>

<operation id="1889" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv53:27  %cost_d_actual_V_2_6_2 = select i1 %tmp_294_6_i_i, i11 %cost_d_actual_V_2_6_1, i11 %p_01063_2_5_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_6_2"/></StgValue>
</operation>

<operation id="1890" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv53:28  %p_01055_2_5_i_i_131 = select i1 %tmp_294_6_i_i, i3 -2, i3 %p_01055_2_5_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_5_i_i_131"/></StgValue>
</operation>

<operation id="1891" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv56:5  %tmp_288_7_i_i = add i32 %i_op_assign_29_mid2, -8

]]></Node>
<StgValue><ssdm name="tmp_288_7_i_i"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1892" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:16  %pixel_values_right_V_23 = load i8* @pixel_values_right_V_6, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_23"/></StgValue>
</operation>

<operation id="1893" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:19  store i8 %pixel_values_right_V_24, i8* @pixel_values_right_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1894" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
_ifconv53:29  br label %._crit_edge1515.6.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1895" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.6.i.i:0  %p_0914_4_6_i_i = phi i18 [ %p_0914_4_5_i_i, %._crit_edge1515.5.i.i ], [ %p_Val2_22_6_i_i, %_ifconv53 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_6_i_i"/></StgValue>
</operation>

<operation id="1896" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.6.i.i:1  %p_0820_4_6_i_i = phi i18 [ %p_0820_4_5_i_i, %._crit_edge1515.5.i.i ], [ %p_Val2_21_6_i_i, %_ifconv53 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_6_i_i"/></StgValue>
</operation>

<operation id="1897" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.6.i.i:2  %p_01063_2_6_i_i = phi i11 [ %p_01063_2_5_i_i, %._crit_edge1515.5.i.i ], [ %cost_d_actual_V_2_6_2, %_ifconv53 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_6_i_i"/></StgValue>
</operation>

<operation id="1898" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.6.i.i:4  %cost_d_temp_right_V_10 = load i9* @cost_d_temp_right_V_6, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_10"/></StgValue>
</operation>

<operation id="1899" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.6.i.i:5  %cost_last_line_6_V_s = getelementptr [360 x i9]* %cost_last_line_6_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_6_V_s"/></StgValue>
</operation>

<operation id="1900" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.6.i.i:6  store i9 %cost_d_temp_right_V_10, i9* %cost_last_line_6_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1901" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv56:0  %tmp_i_i9 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_23

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="1902" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv56:1  %tmp_250_i_i10 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_23

]]></Node>
<StgValue><ssdm name="tmp_250_i_i10"/></StgValue>
</operation>

<operation id="1903" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv56:2  %tmp_i_i9_132 = sub i8 %pixel_values_right_V_23, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i9_132"/></StgValue>
</operation>

<operation id="1904" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv56:3  %agg_result_V_i_i9 = select i1 %tmp_i_i9, i8 %tmp_i_i9_132, i8 %tmp_250_i_i10

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i9"/></StgValue>
</operation>

<operation id="1905" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="9" op_0_bw="8">
<![CDATA[
_ifconv56:4  %cost_d_actual_V_7_ca = zext i8 %agg_result_V_i_i9 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_7_ca"/></StgValue>
</operation>

<operation id="1906" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv56:6  %tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_7_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1907" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv56:7  %rev6 = xor i1 %tmp_133, true

]]></Node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="1908" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv56:8  %or_cond8_i_i = and i1 %tmp_235_i_i, %rev6

]]></Node>
<StgValue><ssdm name="or_cond8_i_i"/></StgValue>
</operation>

<operation id="1909" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv56:12  %p_Val2_21_7_i_i = select i1 %or_cond8_i_i, i18 %cost_d_right_V_7_i_i, i18 %p_0820_4_6_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_7_i_i"/></StgValue>
</operation>

<operation id="1910" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv56:13  %p_Result_65_7_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_7_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_7_i_i"/></StgValue>
</operation>

<operation id="1911" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="8">
<![CDATA[
_ifconv56:14  %p_6_7_cast_i_i = zext i8 %p_Result_65_7_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_7_cast_i_i"/></StgValue>
</operation>

<operation id="1912" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv56:15  %cost_d_actual_V_1_7_s = add i9 %cost_d_actual_V_7_ca, %p_6_7_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_7_s"/></StgValue>
</operation>

<operation id="1913" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="10" op_0_bw="9">
<![CDATA[
_ifconv56:16  %cost_d_actual_V_1_7_1 = zext i9 %cost_d_actual_V_1_7_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_7_1"/></StgValue>
</operation>

<operation id="1914" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv56:17  store i9 %cost_d_actual_V_1_7_s, i9* @cost_d_temp_right_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1915" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv56:19  %or_cond9 = and i1 %tmp_30_i_i_mid2, %tmp_291_7_i_i

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="1916" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv56:21  %p_Val2_22_7_i_i = select i1 %or_cond9, i18 %cost_d_diagonal_V_7_s, i18 %p_0914_4_6_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_7_i_i"/></StgValue>
</operation>

<operation id="1917" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv56:22  %p_Result_66_7_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_7_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_7_i_i"/></StgValue>
</operation>

<operation id="1918" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="8">
<![CDATA[
_ifconv56:23  %p_7_7_cast_i_i = zext i8 %p_Result_66_7_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_7_cast_i_i"/></StgValue>
</operation>

<operation id="1919" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv56:24  %cost_d_actual_V_2_7_s = add i10 %cost_d_actual_V_1_7_1, %p_7_7_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_7_s"/></StgValue>
</operation>

<operation id="1920" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="11" op_0_bw="10">
<![CDATA[
_ifconv56:25  %cost_d_actual_V_2_7_1 = zext i10 %cost_d_actual_V_2_7_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_7_1"/></StgValue>
</operation>

<operation id="1921" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv56:26  %tmp_294_7_i_i = icmp ult i11 %cost_d_actual_V_2_7_1, %p_01063_2_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_7_i_i"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1922" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:14  %pixel_values_right_V_22 = load i8* @pixel_values_right_V_7, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_22"/></StgValue>
</operation>

<operation id="1923" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:17  store i8 %pixel_values_right_V_23, i8* @pixel_values_right_V_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1924" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1515.6.i.i:3  %p_01055_2_6_i_i = phi i3 [ %p_01055_2_5_i_i, %._crit_edge1515.5.i.i ], [ %p_01055_2_5_i_i_131, %_ifconv53 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_6_i_i"/></StgValue>
</operation>

<operation id="1925" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.6.i.i:12  br i1 %tmp_132, label %._crit_edge1515.7.i.i, label %_ifconv56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1926" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv56:27  %cost_d_actual_V_2_7_2 = select i1 %tmp_294_7_i_i, i11 %cost_d_actual_V_2_7_1, i11 %p_01063_2_6_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_7_2"/></StgValue>
</operation>

<operation id="1927" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv56:28  %p_01055_2_6_i_i_133 = select i1 %tmp_294_7_i_i, i3 -1, i3 %p_01055_2_6_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_6_i_i_133"/></StgValue>
</operation>

<operation id="1928" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
_ifconv56:29  br label %._crit_edge1515.7.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1929" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.7.i.i:0  %p_0914_4_7_i_i = phi i18 [ %p_0914_4_6_i_i, %._crit_edge1515.6.i.i ], [ %p_Val2_22_7_i_i, %_ifconv56 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_7_i_i"/></StgValue>
</operation>

<operation id="1930" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.7.i.i:1  %p_0820_4_7_i_i = phi i18 [ %p_0820_4_6_i_i, %._crit_edge1515.6.i.i ], [ %p_Val2_21_7_i_i, %_ifconv56 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_7_i_i"/></StgValue>
</operation>

<operation id="1931" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.7.i.i:5  %cost_d_temp_right_V_9 = load i9* @cost_d_temp_right_V_7, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_9"/></StgValue>
</operation>

<operation id="1932" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.7.i.i:6  %cost_last_line_7_V_s = getelementptr [360 x i9]* %cost_last_line_7_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_7_V_s"/></StgValue>
</operation>

<operation id="1933" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.7.i.i:7  store i9 %cost_d_temp_right_V_9, i9* %cost_last_line_7_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1934" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv59:0  %tmp_i_i10 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_22

]]></Node>
<StgValue><ssdm name="tmp_i_i10"/></StgValue>
</operation>

<operation id="1935" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv59:1  %tmp_250_i_i11 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_22

]]></Node>
<StgValue><ssdm name="tmp_250_i_i11"/></StgValue>
</operation>

<operation id="1936" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv59:2  %tmp_i_i10_134 = sub i8 %pixel_values_right_V_22, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i10_134"/></StgValue>
</operation>

<operation id="1937" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv59:3  %agg_result_V_i_i10 = select i1 %tmp_i_i10, i8 %tmp_i_i10_134, i8 %tmp_250_i_i11

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i10"/></StgValue>
</operation>

<operation id="1938" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="9" op_0_bw="8">
<![CDATA[
_ifconv59:4  %cost_d_actual_V_8_ca = zext i8 %agg_result_V_i_i10 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_8_ca"/></StgValue>
</operation>

<operation id="1939" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv59:5  %tmp_288_8_i_i = add i32 %i_op_assign_29_mid2, -9

]]></Node>
<StgValue><ssdm name="tmp_288_8_i_i"/></StgValue>
</operation>

<operation id="1940" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv59:6  %tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_8_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1941" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv59:7  %rev7 = xor i1 %tmp_135, true

]]></Node>
<StgValue><ssdm name="rev7"/></StgValue>
</operation>

<operation id="1942" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv59:8  %or_cond9_i_i = and i1 %tmp_235_i_i, %rev7

]]></Node>
<StgValue><ssdm name="or_cond9_i_i"/></StgValue>
</operation>

<operation id="1943" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv59:12  %p_Val2_21_8_i_i = select i1 %or_cond9_i_i, i18 %cost_d_right_V_8_i_i, i18 %p_0820_4_7_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_8_i_i"/></StgValue>
</operation>

<operation id="1944" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv59:13  %p_Result_65_8_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_8_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_8_i_i"/></StgValue>
</operation>

<operation id="1945" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="9" op_0_bw="8">
<![CDATA[
_ifconv59:14  %p_6_8_cast_i_i = zext i8 %p_Result_65_8_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_8_cast_i_i"/></StgValue>
</operation>

<operation id="1946" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv59:15  %cost_d_actual_V_1_8_s = add i9 %cost_d_actual_V_8_ca, %p_6_8_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_8_s"/></StgValue>
</operation>

<operation id="1947" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="10" op_0_bw="9">
<![CDATA[
_ifconv59:16  %cost_d_actual_V_1_8_1 = zext i9 %cost_d_actual_V_1_8_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_8_1"/></StgValue>
</operation>

<operation id="1948" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv59:17  store i9 %cost_d_actual_V_1_8_s, i9* @cost_d_temp_right_V_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1949" st_id="200" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv59:19  %or_cond = and i1 %tmp_30_i_i_mid2, %tmp_291_8_i_i

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="1950" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv59:21  %p_Val2_22_8_i_i = select i1 %or_cond, i18 %cost_d_diagonal_V_8_s, i18 %p_0914_4_7_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_8_i_i"/></StgValue>
</operation>

<operation id="1951" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv59:22  %p_Result_66_8_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_8_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_8_i_i"/></StgValue>
</operation>

<operation id="1952" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="10" op_0_bw="8">
<![CDATA[
_ifconv59:23  %p_7_8_cast_i_i = zext i8 %p_Result_66_8_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_8_cast_i_i"/></StgValue>
</operation>

<operation id="1953" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv59:24  %cost_d_actual_V_2_8_s = add i10 %cost_d_actual_V_1_8_1, %p_7_8_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_8_s"/></StgValue>
</operation>

<operation id="1954" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="9" op_0_bw="9">
<![CDATA[
_ifconv80:9  %cost_d_temp_right_V_32 = load i9* @cost_d_temp_right_V_15, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_32"/></StgValue>
</operation>

<operation id="1955" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="18" op_0_bw="9">
<![CDATA[
_ifconv80:10  %extLd613_i_i = zext i9 %cost_d_temp_right_V_32 to i18

]]></Node>
<StgValue><ssdm name="extLd613_i_i"/></StgValue>
</operation>

<operation id="1956" st_id="200" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv80:11  %cost_d_right_V_14_i_s = mul i18 %tmp_246_i_i, %extLd613_i_i

]]></Node>
<StgValue><ssdm name="cost_d_right_V_14_i_s"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1957" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:12  %pixel_values_right_V_21 = load i8* @pixel_values_right_V_8, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_21"/></StgValue>
</operation>

<operation id="1958" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:15  store i8 %pixel_values_right_V_22, i8* @pixel_values_right_V_8, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1959" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.7.i.i:2  %p_01063_2_7_i_i = phi i11 [ %p_01063_2_6_i_i, %._crit_edge1515.6.i.i ], [ %cost_d_actual_V_2_7_2, %_ifconv56 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_7_i_i"/></StgValue>
</operation>

<operation id="1960" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge1515.7.i.i:3  %p_01055_2_7_i_i = phi i3 [ %p_01055_2_6_i_i, %._crit_edge1515.6.i.i ], [ %p_01055_2_6_i_i_133, %_ifconv56 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_7_i_i"/></StgValue>
</operation>

<operation id="1961" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge1515.7.i.i:4  %p_01055_2_7_cast_i_i = zext i3 %p_01055_2_7_i_i to i4

]]></Node>
<StgValue><ssdm name="p_01055_2_7_cast_i_i"/></StgValue>
</operation>

<operation id="1962" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.7.i.i:13  br i1 %tmp_134, label %._crit_edge1515.8.i.i, label %_ifconv59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1963" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="11" op_0_bw="10">
<![CDATA[
_ifconv59:25  %cost_d_actual_V_2_8_1 = zext i10 %cost_d_actual_V_2_8_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_8_1"/></StgValue>
</operation>

<operation id="1964" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv59:26  %tmp_294_8_i_i = icmp ult i11 %cost_d_actual_V_2_8_1, %p_01063_2_7_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_8_i_i"/></StgValue>
</operation>

<operation id="1965" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv59:27  %cost_d_actual_V_2_8_2 = select i1 %tmp_294_8_i_i, i11 %cost_d_actual_V_2_8_1, i11 %p_01063_2_7_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_8_2"/></StgValue>
</operation>

<operation id="1966" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv59:28  %p_01055_2_7_cast_i_i_135 = select i1 %tmp_294_8_i_i, i4 -8, i4 %p_01055_2_7_cast_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_7_cast_i_i_135"/></StgValue>
</operation>

<operation id="1967" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0">
<![CDATA[
_ifconv59:29  br label %._crit_edge1515.8.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.8.i.i:1  %p_0820_4_8_i_i = phi i18 [ %p_0820_4_7_i_i, %._crit_edge1515.7.i.i ], [ %p_Val2_21_8_i_i, %_ifconv59 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_8_i_i"/></StgValue>
</operation>

<operation id="1969" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.8.i.i:4  %cost_d_temp_right_V_8 = load i9* @cost_d_temp_right_V_8, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_8"/></StgValue>
</operation>

<operation id="1970" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.8.i.i:5  %cost_last_line_8_V_s = getelementptr [360 x i9]* %cost_last_line_8_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_8_V_s"/></StgValue>
</operation>

<operation id="1971" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.8.i.i:6  store i9 %cost_d_temp_right_V_8, i9* %cost_last_line_8_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1972" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv62:0  %tmp_i_i11 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_21

]]></Node>
<StgValue><ssdm name="tmp_i_i11"/></StgValue>
</operation>

<operation id="1973" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv62:1  %tmp_250_i_i12 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_21

]]></Node>
<StgValue><ssdm name="tmp_250_i_i12"/></StgValue>
</operation>

<operation id="1974" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv62:2  %tmp_i_i11_136 = sub i8 %pixel_values_right_V_21, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i11_136"/></StgValue>
</operation>

<operation id="1975" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv62:3  %agg_result_V_i_i11 = select i1 %tmp_i_i11, i8 %tmp_i_i11_136, i8 %tmp_250_i_i12

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i11"/></StgValue>
</operation>

<operation id="1976" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="9" op_0_bw="8">
<![CDATA[
_ifconv62:4  %cost_d_actual_V_9_ca = zext i8 %agg_result_V_i_i11 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_9_ca"/></StgValue>
</operation>

<operation id="1977" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:5  %tmp_288_9_i_i = add i32 %i_op_assign_29_mid2, -10

]]></Node>
<StgValue><ssdm name="tmp_288_9_i_i"/></StgValue>
</operation>

<operation id="1978" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:6  %tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_9_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1979" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:7  %rev8 = xor i1 %tmp_137, true

]]></Node>
<StgValue><ssdm name="rev8"/></StgValue>
</operation>

<operation id="1980" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:8  %or_cond10_i_i = and i1 %tmp_235_i_i, %rev8

]]></Node>
<StgValue><ssdm name="or_cond10_i_i"/></StgValue>
</operation>

<operation id="1981" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv62:12  %p_Val2_21_9_i_i = select i1 %or_cond10_i_i, i18 %cost_d_right_V_9_i_i, i18 %p_0820_4_8_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_9_i_i"/></StgValue>
</operation>

<operation id="1982" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv62:13  %p_Result_65_9_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_9_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_9_i_i"/></StgValue>
</operation>

<operation id="1983" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="9" op_0_bw="8">
<![CDATA[
_ifconv62:14  %p_6_9_cast_i_i = zext i8 %p_Result_65_9_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_9_cast_i_i"/></StgValue>
</operation>

<operation id="1984" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv62:15  %cost_d_actual_V_1_9_s = add i9 %cost_d_actual_V_9_ca, %p_6_9_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_9_s"/></StgValue>
</operation>

<operation id="1985" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv62:17  store i9 %cost_d_actual_V_1_9_s, i9* @cost_d_temp_right_V_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1986" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:10  %pixel_values_right_V_20 = load i8* @pixel_values_right_V_9, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_20"/></StgValue>
</operation>

<operation id="1987" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:13  store i8 %pixel_values_right_V_21, i8* @pixel_values_right_V_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1988" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.8.i.i:0  %p_0914_4_8_i_i = phi i18 [ %p_0914_4_7_i_i, %._crit_edge1515.7.i.i ], [ %p_Val2_22_8_i_i, %_ifconv59 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_8_i_i"/></StgValue>
</operation>

<operation id="1989" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.8.i.i:2  %p_01063_2_8_i_i = phi i11 [ %p_01063_2_7_i_i, %._crit_edge1515.7.i.i ], [ %cost_d_actual_V_2_8_2, %_ifconv59 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_8_i_i"/></StgValue>
</operation>

<operation id="1990" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1515.8.i.i:3  %p_01055_2_8_i_i = phi i4 [ %p_01055_2_7_cast_i_i, %._crit_edge1515.7.i.i ], [ %p_01055_2_7_cast_i_i_135, %_ifconv59 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_8_i_i"/></StgValue>
</operation>

<operation id="1991" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.8.i.i:12  br i1 %tmp_136, label %._crit_edge1515.9.i.i, label %_ifconv62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="10" op_0_bw="9">
<![CDATA[
_ifconv62:16  %cost_d_actual_V_1_9_1 = zext i9 %cost_d_actual_V_1_9_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_9_1"/></StgValue>
</operation>

<operation id="1993" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:19  %or_cond1 = and i1 %tmp_30_i_i_mid2, %tmp_291_9_i_i

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="1994" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv62:21  %p_Val2_22_9_i_i = select i1 %or_cond1, i18 %cost_d_diagonal_V_9_s, i18 %p_0914_4_8_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_9_i_i"/></StgValue>
</operation>

<operation id="1995" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv62:22  %p_Result_66_9_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_9_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_9_i_i"/></StgValue>
</operation>

<operation id="1996" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="8">
<![CDATA[
_ifconv62:23  %p_7_9_cast_i_i = zext i8 %p_Result_66_9_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_9_cast_i_i"/></StgValue>
</operation>

<operation id="1997" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv62:24  %cost_d_actual_V_2_9_s = add i10 %cost_d_actual_V_1_9_1, %p_7_9_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_9_s"/></StgValue>
</operation>

<operation id="1998" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="11" op_0_bw="10">
<![CDATA[
_ifconv62:25  %cost_d_actual_V_2_9_1 = zext i10 %cost_d_actual_V_2_9_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_9_1"/></StgValue>
</operation>

<operation id="1999" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv62:26  %tmp_294_9_i_i = icmp ult i11 %cost_d_actual_V_2_9_1, %p_01063_2_8_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_9_i_i"/></StgValue>
</operation>

<operation id="2000" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv62:27  %cost_d_actual_V_2_9_2 = select i1 %tmp_294_9_i_i, i11 %cost_d_actual_V_2_9_1, i11 %p_01063_2_8_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_9_2"/></StgValue>
</operation>

<operation id="2001" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv62:28  %p_01055_2_8_i_i_137 = select i1 %tmp_294_9_i_i, i4 -7, i4 %p_01055_2_8_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_8_i_i_137"/></StgValue>
</operation>

<operation id="2002" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
_ifconv62:29  br label %._crit_edge1515.9.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2003" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.9.i.i:1  %p_0820_4_9_i_i = phi i18 [ %p_0820_4_8_i_i, %._crit_edge1515.8.i.i ], [ %p_Val2_21_9_i_i, %_ifconv62 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_9_i_i"/></StgValue>
</operation>

<operation id="2004" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.9.i.i:4  %cost_d_temp_right_V_7 = load i9* @cost_d_temp_right_V_9, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_7"/></StgValue>
</operation>

<operation id="2005" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.9.i.i:5  %cost_last_line_9_V_s = getelementptr [360 x i9]* %cost_last_line_9_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_9_V_s"/></StgValue>
</operation>

<operation id="2006" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.9.i.i:6  store i9 %cost_d_temp_right_V_7, i9* %cost_last_line_9_V_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2007" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv65:0  %tmp_i_i12 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_20

]]></Node>
<StgValue><ssdm name="tmp_i_i12"/></StgValue>
</operation>

<operation id="2008" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv65:1  %tmp_250_i_i13 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_20

]]></Node>
<StgValue><ssdm name="tmp_250_i_i13"/></StgValue>
</operation>

<operation id="2009" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv65:2  %tmp_i_i12_138 = sub i8 %pixel_values_right_V_20, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i12_138"/></StgValue>
</operation>

<operation id="2010" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv65:5  %tmp_288_i_i = add i32 %i_op_assign_29_mid2, -11

]]></Node>
<StgValue><ssdm name="tmp_288_i_i"/></StgValue>
</operation>

<operation id="2011" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv65:6  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2012" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv65:7  %rev9 = xor i1 %tmp_139, true

]]></Node>
<StgValue><ssdm name="rev9"/></StgValue>
</operation>

<operation id="2013" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv65:8  %or_cond11_i_i = and i1 %tmp_235_i_i, %rev9

]]></Node>
<StgValue><ssdm name="or_cond11_i_i"/></StgValue>
</operation>

<operation id="2014" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv65:12  %p_Val2_21_i_i_140 = select i1 %or_cond11_i_i, i18 %cost_d_right_V_i_i_139, i18 %p_0820_4_9_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_i_i_140"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2015" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.9.i.i:0  %p_0914_4_9_i_i = phi i18 [ %p_0914_4_8_i_i, %._crit_edge1515.8.i.i ], [ %p_Val2_22_9_i_i, %_ifconv62 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_9_i_i"/></StgValue>
</operation>

<operation id="2016" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.9.i.i:2  %p_01063_2_9_i_i = phi i11 [ %p_01063_2_8_i_i, %._crit_edge1515.8.i.i ], [ %cost_d_actual_V_2_9_2, %_ifconv62 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_9_i_i"/></StgValue>
</operation>

<operation id="2017" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1515.9.i.i:3  %p_01055_2_9_i_i = phi i4 [ %p_01055_2_8_i_i, %._crit_edge1515.8.i.i ], [ %p_01055_2_8_i_i_137, %_ifconv62 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_9_i_i"/></StgValue>
</operation>

<operation id="2018" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.9.i.i:12  br i1 %tmp_138, label %._crit_edge1515.10.i.i, label %_ifconv65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2019" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv65:3  %agg_result_V_i_i12 = select i1 %tmp_i_i12, i8 %tmp_i_i12_138, i8 %tmp_250_i_i13

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i12"/></StgValue>
</operation>

<operation id="2020" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="9" op_0_bw="8">
<![CDATA[
_ifconv65:4  %cost_d_actual_V_10_c = zext i8 %agg_result_V_i_i12 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_10_c"/></StgValue>
</operation>

<operation id="2021" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv65:13  %p_Result_65_i_i_141 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_i_i_140, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_i_i_141"/></StgValue>
</operation>

<operation id="2022" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="9" op_0_bw="8">
<![CDATA[
_ifconv65:14  %p_6_cast_i_i_142 = zext i8 %p_Result_65_i_i_141 to i9

]]></Node>
<StgValue><ssdm name="p_6_cast_i_i_142"/></StgValue>
</operation>

<operation id="2023" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv65:15  %cost_d_actual_V_1_i = add i9 %cost_d_actual_V_10_c, %p_6_cast_i_i_142

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_i"/></StgValue>
</operation>

<operation id="2024" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="9">
<![CDATA[
_ifconv65:16  %cost_d_actual_V_1_c = zext i9 %cost_d_actual_V_1_i to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_c"/></StgValue>
</operation>

<operation id="2025" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv65:17  store i9 %cost_d_actual_V_1_i, i9* @cost_d_temp_right_V_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2026" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv65:19  %or_cond10 = and i1 %tmp_30_i_i_mid2, %tmp_291_i_i_143

]]></Node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="2027" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv65:21  %p_Val2_22_i_i_144 = select i1 %or_cond10, i18 %cost_d_diagonal_V_i, i18 %p_0914_4_9_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_i_i_144"/></StgValue>
</operation>

<operation id="2028" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv65:22  %p_Result_66_i_i_145 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_i_i_144, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_i_i_145"/></StgValue>
</operation>

<operation id="2029" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="10" op_0_bw="8">
<![CDATA[
_ifconv65:23  %p_7_cast_i_i_146 = zext i8 %p_Result_66_i_i_145 to i10

]]></Node>
<StgValue><ssdm name="p_7_cast_i_i_146"/></StgValue>
</operation>

<operation id="2030" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv65:24  %cost_d_actual_V_2_i = add i10 %cost_d_actual_V_1_c, %p_7_cast_i_i_146

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_i"/></StgValue>
</operation>

<operation id="2031" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="11" op_0_bw="10">
<![CDATA[
_ifconv65:25  %cost_d_actual_V_2_c = zext i10 %cost_d_actual_V_2_i to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_c"/></StgValue>
</operation>

<operation id="2032" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv65:26  %tmp_294_i_i = icmp ult i11 %cost_d_actual_V_2_c, %p_01063_2_9_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_i_i"/></StgValue>
</operation>

<operation id="2033" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv65:27  %cost_d_actual_V_2_c_1 = select i1 %tmp_294_i_i, i11 %cost_d_actual_V_2_c, i11 %p_01063_2_9_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_c_1"/></StgValue>
</operation>

<operation id="2034" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv65:28  %p_01055_2_9_i_i_147 = select i1 %tmp_294_i_i, i4 -6, i4 %p_01055_2_9_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_9_i_i_147"/></StgValue>
</operation>

<operation id="2035" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
_ifconv65:29  br label %._crit_edge1515.10.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2036" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv68:5  %tmp_288_10_i_i = add i32 %i_op_assign_29_mid2, -12

]]></Node>
<StgValue><ssdm name="tmp_288_10_i_i"/></StgValue>
</operation>

<operation id="2037" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="18" op_0_bw="9">
<![CDATA[
._crit_edge1515.14.i.i:9  %extLd692_i_i = zext i9 %cost_last_line_15_V_3 to i18

]]></Node>
<StgValue><ssdm name="extLd692_i_i"/></StgValue>
</operation>

<operation id="2038" st_id="203" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv80:20  %cost_d_diagonal_V_4 = mul i18 %tmp_248_i_i, %extLd692_i_i

]]></Node>
<StgValue><ssdm name="cost_d_diagonal_V_4"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2039" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:8  %pixel_values_right_V_19 = load i8* @pixel_values_right_V_10, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_19"/></StgValue>
</operation>

<operation id="2040" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:11  store i8 %pixel_values_right_V_20, i8* @pixel_values_right_V_10, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2041" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.10.i.i:0  %p_0914_4_i_i = phi i18 [ %p_0914_4_9_i_i, %._crit_edge1515.9.i.i ], [ %p_Val2_22_i_i_144, %_ifconv65 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_i_i"/></StgValue>
</operation>

<operation id="2042" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.10.i.i:1  %p_0820_4_i_i = phi i18 [ %p_0820_4_9_i_i, %._crit_edge1515.9.i.i ], [ %p_Val2_21_i_i_140, %_ifconv65 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_i_i"/></StgValue>
</operation>

<operation id="2043" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.10.i.i:2  %p_01063_2_i_i = phi i11 [ %p_01063_2_9_i_i, %._crit_edge1515.9.i.i ], [ %cost_d_actual_V_2_c_1, %_ifconv65 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_i_i"/></StgValue>
</operation>

<operation id="2044" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1515.10.i.i:3  %p_01055_2_i_i = phi i4 [ %p_01055_2_9_i_i, %._crit_edge1515.9.i.i ], [ %p_01055_2_9_i_i_147, %_ifconv65 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_i_i"/></StgValue>
</operation>

<operation id="2045" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.10.i.i:4  %cost_d_temp_right_V_6 = load i9* @cost_d_temp_right_V_10, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_6"/></StgValue>
</operation>

<operation id="2046" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.10.i.i:5  %cost_last_line_10_V_1 = getelementptr [360 x i9]* %cost_last_line_10_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_10_V_1"/></StgValue>
</operation>

<operation id="2047" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.10.i.i:6  store i9 %cost_d_temp_right_V_6, i9* %cost_last_line_10_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2048" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.10.i.i:12  br i1 %tmp_140, label %._crit_edge1515.11.i.i, label %_ifconv68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2049" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv68:0  %tmp_i_i13 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_19

]]></Node>
<StgValue><ssdm name="tmp_i_i13"/></StgValue>
</operation>

<operation id="2050" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv68:1  %tmp_250_i_i14 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_19

]]></Node>
<StgValue><ssdm name="tmp_250_i_i14"/></StgValue>
</operation>

<operation id="2051" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv68:2  %tmp_i_i13_148 = sub i8 %pixel_values_right_V_19, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i13_148"/></StgValue>
</operation>

<operation id="2052" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv68:3  %agg_result_V_i_i13 = select i1 %tmp_i_i13, i8 %tmp_i_i13_148, i8 %tmp_250_i_i14

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i13"/></StgValue>
</operation>

<operation id="2053" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="9" op_0_bw="8">
<![CDATA[
_ifconv68:4  %cost_d_actual_V_11_c = zext i8 %agg_result_V_i_i13 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_11_c"/></StgValue>
</operation>

<operation id="2054" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv68:6  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_10_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2055" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:7  %rev10 = xor i1 %tmp_141, true

]]></Node>
<StgValue><ssdm name="rev10"/></StgValue>
</operation>

<operation id="2056" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:8  %or_cond12_i_i = and i1 %tmp_235_i_i, %rev10

]]></Node>
<StgValue><ssdm name="or_cond12_i_i"/></StgValue>
</operation>

<operation id="2057" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv68:12  %p_Val2_21_10_i_i = select i1 %or_cond12_i_i, i18 %cost_d_right_V_10_i_s, i18 %p_0820_4_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_10_i_i"/></StgValue>
</operation>

<operation id="2058" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv68:13  %p_Result_65_10_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_10_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_10_i_i"/></StgValue>
</operation>

<operation id="2059" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="8">
<![CDATA[
_ifconv68:14  %p_6_10_cast_i_i = zext i8 %p_Result_65_10_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_10_cast_i_i"/></StgValue>
</operation>

<operation id="2060" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv68:15  %cost_d_actual_V_1_s = add i9 %cost_d_actual_V_11_c, %p_6_10_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_s"/></StgValue>
</operation>

<operation id="2061" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="10" op_0_bw="9">
<![CDATA[
_ifconv68:16  %cost_d_actual_V_1_10_1 = zext i9 %cost_d_actual_V_1_s to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_10_1"/></StgValue>
</operation>

<operation id="2062" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv68:17  store i9 %cost_d_actual_V_1_s, i9* @cost_d_temp_right_V_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2063" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv68:19  %or_cond11 = and i1 %tmp_30_i_i_mid2, %tmp_291_10_i_i

]]></Node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="2064" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv68:21  %p_Val2_22_10_i_i = select i1 %or_cond11, i18 %cost_d_diagonal_V_s, i18 %p_0914_4_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_10_i_i"/></StgValue>
</operation>

<operation id="2065" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv68:22  %p_Result_66_10_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_10_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_10_i_i"/></StgValue>
</operation>

<operation id="2066" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="10" op_0_bw="8">
<![CDATA[
_ifconv68:23  %p_7_10_cast_i_i = zext i8 %p_Result_66_10_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_10_cast_i_i"/></StgValue>
</operation>

<operation id="2067" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv68:24  %cost_d_actual_V_2_s = add i10 %cost_d_actual_V_1_10_1, %p_7_10_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_s"/></StgValue>
</operation>

<operation id="2068" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="11" op_0_bw="10">
<![CDATA[
_ifconv68:25  %cost_d_actual_V_2_10_1 = zext i10 %cost_d_actual_V_2_s to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_10_1"/></StgValue>
</operation>

<operation id="2069" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv68:26  %tmp_294_10_i_i = icmp ult i11 %cost_d_actual_V_2_10_1, %p_01063_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_10_i_i"/></StgValue>
</operation>

<operation id="2070" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv68:27  %cost_d_actual_V_2_10_2 = select i1 %tmp_294_10_i_i, i11 %cost_d_actual_V_2_10_1, i11 %p_01063_2_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_10_2"/></StgValue>
</operation>

<operation id="2071" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv68:28  %p_01055_2_i_i1 = select i1 %tmp_294_10_i_i, i4 -5, i4 %p_01055_2_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_i_i1"/></StgValue>
</operation>

<operation id="2072" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv71:5  %tmp_288_11_i_i = add i32 %i_op_assign_29_mid2, -13

]]></Node>
<StgValue><ssdm name="tmp_288_11_i_i"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2073" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:6  %pixel_values_right_V_18 = load i8* @pixel_values_right_V_11, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_18"/></StgValue>
</operation>

<operation id="2074" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:9  store i8 %pixel_values_right_V_19, i8* @pixel_values_right_V_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0">
<![CDATA[
_ifconv68:29  br label %._crit_edge1515.11.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2076" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.11.i.i:0  %p_0914_4_10_i_i = phi i18 [ %p_0914_4_i_i, %._crit_edge1515.10.i.i ], [ %p_Val2_22_10_i_i, %_ifconv68 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_10_i_i"/></StgValue>
</operation>

<operation id="2077" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.11.i.i:1  %p_0820_4_10_i_i = phi i18 [ %p_0820_4_i_i, %._crit_edge1515.10.i.i ], [ %p_Val2_21_10_i_i, %_ifconv68 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_10_i_i"/></StgValue>
</operation>

<operation id="2078" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.11.i.i:2  %p_01063_2_10_i_i = phi i11 [ %p_01063_2_i_i, %._crit_edge1515.10.i.i ], [ %cost_d_actual_V_2_10_2, %_ifconv68 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_10_i_i"/></StgValue>
</operation>

<operation id="2079" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.11.i.i:4  %cost_d_temp_right_V_5 = load i9* @cost_d_temp_right_V_11, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_5"/></StgValue>
</operation>

<operation id="2080" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.11.i.i:5  %cost_last_line_11_V_1 = getelementptr [360 x i9]* %cost_last_line_11_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_11_V_1"/></StgValue>
</operation>

<operation id="2081" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.11.i.i:6  store i9 %cost_d_temp_right_V_5, i9* %cost_last_line_11_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2082" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv71:0  %tmp_i_i14 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_18

]]></Node>
<StgValue><ssdm name="tmp_i_i14"/></StgValue>
</operation>

<operation id="2083" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv71:1  %tmp_250_i_i15 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_18

]]></Node>
<StgValue><ssdm name="tmp_250_i_i15"/></StgValue>
</operation>

<operation id="2084" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv71:2  %tmp_i_i14_149 = sub i8 %pixel_values_right_V_18, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i14_149"/></StgValue>
</operation>

<operation id="2085" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv71:3  %agg_result_V_i_i14 = select i1 %tmp_i_i14, i8 %tmp_i_i14_149, i8 %tmp_250_i_i15

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i14"/></StgValue>
</operation>

<operation id="2086" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="9" op_0_bw="8">
<![CDATA[
_ifconv71:4  %cost_d_actual_V_12_c = zext i8 %agg_result_V_i_i14 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_12_c"/></StgValue>
</operation>

<operation id="2087" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv71:6  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_11_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2088" st_id="205" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv71:7  %rev11 = xor i1 %tmp_143, true

]]></Node>
<StgValue><ssdm name="rev11"/></StgValue>
</operation>

<operation id="2089" st_id="205" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv71:8  %or_cond13_i_i = and i1 %tmp_235_i_i, %rev11

]]></Node>
<StgValue><ssdm name="or_cond13_i_i"/></StgValue>
</operation>

<operation id="2090" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv71:12  %p_Val2_21_11_i_i = select i1 %or_cond13_i_i, i18 %cost_d_right_V_11_i_s, i18 %p_0820_4_10_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_11_i_i"/></StgValue>
</operation>

<operation id="2091" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv71:13  %p_Result_65_11_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_11_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_11_i_i"/></StgValue>
</operation>

<operation id="2092" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="9" op_0_bw="8">
<![CDATA[
_ifconv71:14  %p_6_11_cast_i_i = zext i8 %p_Result_65_11_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_11_cast_i_i"/></StgValue>
</operation>

<operation id="2093" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv71:15  %cost_d_actual_V_1_1 = add i9 %cost_d_actual_V_12_c, %p_6_11_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_1"/></StgValue>
</operation>

<operation id="2094" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="10" op_0_bw="9">
<![CDATA[
_ifconv71:16  %cost_d_actual_V_1_11_1 = zext i9 %cost_d_actual_V_1_1 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_11_1"/></StgValue>
</operation>

<operation id="2095" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv71:17  store i9 %cost_d_actual_V_1_1, i9* @cost_d_temp_right_V_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2096" st_id="205" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv71:19  %or_cond12 = and i1 %tmp_30_i_i_mid2, %tmp_291_11_i_i

]]></Node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="2097" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv71:21  %p_Val2_22_11_i_i = select i1 %or_cond12, i18 %cost_d_diagonal_V_1, i18 %p_0914_4_10_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_11_i_i"/></StgValue>
</operation>

<operation id="2098" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv71:22  %p_Result_66_11_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_11_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_11_i_i"/></StgValue>
</operation>

<operation id="2099" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="10" op_0_bw="8">
<![CDATA[
_ifconv71:23  %p_7_11_cast_i_i = zext i8 %p_Result_66_11_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_11_cast_i_i"/></StgValue>
</operation>

<operation id="2100" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv71:24  %cost_d_actual_V_2_1 = add i10 %cost_d_actual_V_1_11_1, %p_7_11_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_1"/></StgValue>
</operation>

<operation id="2101" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="11" op_0_bw="10">
<![CDATA[
_ifconv71:25  %cost_d_actual_V_2_11_1 = zext i10 %cost_d_actual_V_2_1 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_11_1"/></StgValue>
</operation>

<operation id="2102" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv71:26  %tmp_294_11_i_i = icmp ult i11 %cost_d_actual_V_2_11_1, %p_01063_2_10_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_11_i_i"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2103" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:4  %pixel_values_right_V_17 = load i8* @pixel_values_right_V_12, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_17"/></StgValue>
</operation>

<operation id="2104" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:7  store i8 %pixel_values_right_V_18, i8* @pixel_values_right_V_12, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2105" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1515.11.i.i:3  %p_01055_2_10_i_i = phi i4 [ %p_01055_2_i_i, %._crit_edge1515.10.i.i ], [ %p_01055_2_i_i1, %_ifconv68 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_10_i_i"/></StgValue>
</operation>

<operation id="2106" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.11.i.i:12  br i1 %tmp_142, label %._crit_edge1515.12.i.i, label %_ifconv71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv71:27  %cost_d_actual_V_2_11_2 = select i1 %tmp_294_11_i_i, i11 %cost_d_actual_V_2_11_1, i11 %p_01063_2_10_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_11_2"/></StgValue>
</operation>

<operation id="2108" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv71:28  %p_01055_2_10_i_i_150 = select i1 %tmp_294_11_i_i, i4 -4, i4 %p_01055_2_10_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_10_i_i_150"/></StgValue>
</operation>

<operation id="2109" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0">
<![CDATA[
_ifconv71:29  br label %._crit_edge1515.12.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2110" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.12.i.i:0  %p_0914_4_11_i_i = phi i18 [ %p_0914_4_10_i_i, %._crit_edge1515.11.i.i ], [ %p_Val2_22_11_i_i, %_ifconv71 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_11_i_i"/></StgValue>
</operation>

<operation id="2111" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.12.i.i:1  %p_0820_4_11_i_i = phi i18 [ %p_0820_4_10_i_i, %._crit_edge1515.11.i.i ], [ %p_Val2_21_11_i_i, %_ifconv71 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_11_i_i"/></StgValue>
</operation>

<operation id="2112" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.12.i.i:4  %cost_d_temp_right_V_4 = load i9* @cost_d_temp_right_V_12, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_4"/></StgValue>
</operation>

<operation id="2113" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.12.i.i:5  %cost_last_line_12_V_1 = getelementptr [360 x i9]* %cost_last_line_12_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_12_V_1"/></StgValue>
</operation>

<operation id="2114" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.12.i.i:6  store i9 %cost_d_temp_right_V_4, i9* %cost_last_line_12_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv74:0  %tmp_i_i15 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_17

]]></Node>
<StgValue><ssdm name="tmp_i_i15"/></StgValue>
</operation>

<operation id="2116" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv74:1  %tmp_250_i_i16 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_17

]]></Node>
<StgValue><ssdm name="tmp_250_i_i16"/></StgValue>
</operation>

<operation id="2117" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv74:2  %tmp_i_i15_151 = sub i8 %pixel_values_right_V_17, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i15_151"/></StgValue>
</operation>

<operation id="2118" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv74:3  %agg_result_V_i_i15 = select i1 %tmp_i_i15, i8 %tmp_i_i15_151, i8 %tmp_250_i_i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i15"/></StgValue>
</operation>

<operation id="2119" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="9" op_0_bw="8">
<![CDATA[
_ifconv74:4  %cost_d_actual_V_13_c = zext i8 %agg_result_V_i_i15 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_13_c"/></StgValue>
</operation>

<operation id="2120" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv74:5  %tmp_288_12_i_i = add i32 %i_op_assign_29_mid2, -14

]]></Node>
<StgValue><ssdm name="tmp_288_12_i_i"/></StgValue>
</operation>

<operation id="2121" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:6  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_12_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2122" st_id="206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:7  %rev12 = xor i1 %tmp_145, true

]]></Node>
<StgValue><ssdm name="rev12"/></StgValue>
</operation>

<operation id="2123" st_id="206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:8  %or_cond14_i_i = and i1 %tmp_235_i_i, %rev12

]]></Node>
<StgValue><ssdm name="or_cond14_i_i"/></StgValue>
</operation>

<operation id="2124" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv74:12  %p_Val2_21_12_i_i = select i1 %or_cond14_i_i, i18 %cost_d_right_V_12_i_s, i18 %p_0820_4_11_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_12_i_i"/></StgValue>
</operation>

<operation id="2125" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv74:13  %p_Result_65_12_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_12_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_12_i_i"/></StgValue>
</operation>

<operation id="2126" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="9" op_0_bw="8">
<![CDATA[
_ifconv74:14  %p_6_12_cast_i_i = zext i8 %p_Result_65_12_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_12_cast_i_i"/></StgValue>
</operation>

<operation id="2127" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv74:15  %cost_d_actual_V_1_2 = add i9 %cost_d_actual_V_13_c, %p_6_12_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_2"/></StgValue>
</operation>

<operation id="2128" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="10" op_0_bw="9">
<![CDATA[
_ifconv74:16  %cost_d_actual_V_1_12_1 = zext i9 %cost_d_actual_V_1_2 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_12_1"/></StgValue>
</operation>

<operation id="2129" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv74:17  store i9 %cost_d_actual_V_1_2, i9* @cost_d_temp_right_V_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2130" st_id="206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv74:19  %or_cond13 = and i1 %tmp_30_i_i_mid2, %tmp_291_12_i_i

]]></Node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="2131" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv74:21  %p_Val2_22_12_i_i = select i1 %or_cond13, i18 %cost_d_diagonal_V_2, i18 %p_0914_4_11_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_12_i_i"/></StgValue>
</operation>

<operation id="2132" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv74:22  %p_Result_66_12_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_12_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_12_i_i"/></StgValue>
</operation>

<operation id="2133" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="10" op_0_bw="8">
<![CDATA[
_ifconv74:23  %p_7_12_cast_i_i = zext i8 %p_Result_66_12_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_12_cast_i_i"/></StgValue>
</operation>

<operation id="2134" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv74:24  %cost_d_actual_V_2_2 = add i10 %cost_d_actual_V_1_12_1, %p_7_12_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_2"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2135" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:1  %pixel_values_right_V_15 = load i8* @pixel_values_right_V_14, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_15"/></StgValue>
</operation>

<operation id="2136" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge1509.i.i:2  %pixel_values_right_V_16 = load i8* @pixel_values_right_V_13, align 1

]]></Node>
<StgValue><ssdm name="pixel_values_right_V_16"/></StgValue>
</operation>

<operation id="2137" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:3  store i8 %pixel_values_right_V_16, i8* @pixel_values_right_V_14, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2138" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1509.i.i:5  store i8 %pixel_values_right_V_17, i8* @pixel_values_right_V_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2139" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1509.i.i:32  br i1 %tmp_235_i_i, label %1, label %._crit_edge1512.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2140" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.12.i.i:2  %p_01063_2_11_i_i = phi i11 [ %p_01063_2_10_i_i, %._crit_edge1515.11.i.i ], [ %cost_d_actual_V_2_11_2, %_ifconv71 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_11_i_i"/></StgValue>
</operation>

<operation id="2141" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1515.12.i.i:3  %p_01055_2_11_i_i = phi i4 [ %p_01055_2_10_i_i, %._crit_edge1515.11.i.i ], [ %p_01055_2_10_i_i_150, %_ifconv71 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_11_i_i"/></StgValue>
</operation>

<operation id="2142" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.12.i.i:12  br i1 %tmp_144, label %._crit_edge1515.13.i.i, label %_ifconv74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2143" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="11" op_0_bw="10">
<![CDATA[
_ifconv74:25  %cost_d_actual_V_2_12_1 = zext i10 %cost_d_actual_V_2_2 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_12_1"/></StgValue>
</operation>

<operation id="2144" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv74:26  %tmp_294_12_i_i = icmp ult i11 %cost_d_actual_V_2_12_1, %p_01063_2_11_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_12_i_i"/></StgValue>
</operation>

<operation id="2145" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv74:27  %cost_d_actual_V_2_12_2 = select i1 %tmp_294_12_i_i, i11 %cost_d_actual_V_2_12_1, i11 %p_01063_2_11_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_12_2"/></StgValue>
</operation>

<operation id="2146" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv74:28  %p_01055_2_11_i_i_152 = select i1 %tmp_294_12_i_i, i4 -3, i4 %p_01055_2_11_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_11_i_i_152"/></StgValue>
</operation>

<operation id="2147" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0">
<![CDATA[
_ifconv74:29  br label %._crit_edge1515.13.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2148" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.13.i.i:1  %p_0820_4_12_i_i = phi i18 [ %p_0820_4_11_i_i, %._crit_edge1515.12.i.i ], [ %p_Val2_21_12_i_i, %_ifconv74 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_12_i_i"/></StgValue>
</operation>

<operation id="2149" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.13.i.i:4  %cost_d_temp_right_V_3 = load i9* @cost_d_temp_right_V_13, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_3"/></StgValue>
</operation>

<operation id="2150" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.13.i.i:5  %cost_last_line_13_V_1 = getelementptr [360 x i9]* %cost_last_line_13_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_13_V_1"/></StgValue>
</operation>

<operation id="2151" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.13.i.i:6  store i9 %cost_d_temp_right_V_3, i9* %cost_last_line_13_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2152" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv77:0  %tmp_i_i16 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_16

]]></Node>
<StgValue><ssdm name="tmp_i_i16"/></StgValue>
</operation>

<operation id="2153" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv77:1  %tmp_250_i_i17 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_16

]]></Node>
<StgValue><ssdm name="tmp_250_i_i17"/></StgValue>
</operation>

<operation id="2154" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv77:2  %tmp_i_i16_153 = sub i8 %pixel_values_right_V_16, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i16_153"/></StgValue>
</operation>

<operation id="2155" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv77:3  %agg_result_V_i_i16 = select i1 %tmp_i_i16, i8 %tmp_i_i16_153, i8 %tmp_250_i_i17

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i16"/></StgValue>
</operation>

<operation id="2156" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="9" op_0_bw="8">
<![CDATA[
_ifconv77:4  %cost_d_actual_V_14_c = zext i8 %agg_result_V_i_i16 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_14_c"/></StgValue>
</operation>

<operation id="2157" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv77:5  %tmp_288_13_i_i = add i32 %i_op_assign_29_mid2, -15

]]></Node>
<StgValue><ssdm name="tmp_288_13_i_i"/></StgValue>
</operation>

<operation id="2158" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv77:6  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_13_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2159" st_id="207" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv77:7  %rev13 = xor i1 %tmp_147, true

]]></Node>
<StgValue><ssdm name="rev13"/></StgValue>
</operation>

<operation id="2160" st_id="207" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv77:8  %or_cond15_i_i = and i1 %tmp_235_i_i, %rev13

]]></Node>
<StgValue><ssdm name="or_cond15_i_i"/></StgValue>
</operation>

<operation id="2161" st_id="207" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv77:12  %p_Val2_21_13_i_i = select i1 %or_cond15_i_i, i18 %cost_d_right_V_13_i_s, i18 %p_0820_4_12_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_13_i_i"/></StgValue>
</operation>

<operation id="2162" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv77:13  %p_Result_65_13_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_13_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_13_i_i"/></StgValue>
</operation>

<operation id="2163" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="9" op_0_bw="8">
<![CDATA[
_ifconv77:14  %p_6_13_cast_i_i = zext i8 %p_Result_65_13_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_13_cast_i_i"/></StgValue>
</operation>

<operation id="2164" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv77:15  %cost_d_actual_V_1_3 = add i9 %cost_d_actual_V_14_c, %p_6_13_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_3"/></StgValue>
</operation>

<operation id="2165" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv77:17  store i9 %cost_d_actual_V_1_3, i9* @cost_d_temp_right_V_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2166" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.13.i.i:0  %p_0914_4_12_i_i = phi i18 [ %p_0914_4_11_i_i, %._crit_edge1515.12.i.i ], [ %p_Val2_22_12_i_i, %_ifconv74 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_12_i_i"/></StgValue>
</operation>

<operation id="2167" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.13.i.i:2  %p_01063_2_12_i_i = phi i11 [ %p_01063_2_11_i_i, %._crit_edge1515.12.i.i ], [ %cost_d_actual_V_2_12_2, %_ifconv74 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_12_i_i"/></StgValue>
</operation>

<operation id="2168" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1515.13.i.i:3  %p_01055_2_12_i_i = phi i4 [ %p_01055_2_11_i_i, %._crit_edge1515.12.i.i ], [ %p_01055_2_11_i_i_152, %_ifconv74 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_12_i_i"/></StgValue>
</operation>

<operation id="2169" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.13.i.i:12  br i1 %tmp_146, label %._crit_edge1515.14.i.i, label %_ifconv77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2170" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="10" op_0_bw="9">
<![CDATA[
_ifconv77:16  %cost_d_actual_V_1_13_1 = zext i9 %cost_d_actual_V_1_3 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_13_1"/></StgValue>
</operation>

<operation id="2171" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv77:19  %or_cond14 = and i1 %tmp_30_i_i_mid2, %tmp_291_13_i_i

]]></Node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="2172" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv77:21  %p_Val2_22_13_i_i = select i1 %or_cond14, i18 %cost_d_diagonal_V_3, i18 %p_0914_4_12_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_13_i_i"/></StgValue>
</operation>

<operation id="2173" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv77:22  %p_Result_66_13_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_13_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_13_i_i"/></StgValue>
</operation>

<operation id="2174" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="10" op_0_bw="8">
<![CDATA[
_ifconv77:23  %p_7_13_cast_i_i = zext i8 %p_Result_66_13_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_13_cast_i_i"/></StgValue>
</operation>

<operation id="2175" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv77:24  %cost_d_actual_V_2_3 = add i10 %cost_d_actual_V_1_13_1, %p_7_13_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_3"/></StgValue>
</operation>

<operation id="2176" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="11" op_0_bw="10">
<![CDATA[
_ifconv77:25  %cost_d_actual_V_2_13_1 = zext i10 %cost_d_actual_V_2_3 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_13_1"/></StgValue>
</operation>

<operation id="2177" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv77:26  %tmp_294_13_i_i = icmp ult i11 %cost_d_actual_V_2_13_1, %p_01063_2_12_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_13_i_i"/></StgValue>
</operation>

<operation id="2178" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv77:27  %cost_d_actual_V_2_13_2 = select i1 %tmp_294_13_i_i, i11 %cost_d_actual_V_2_13_1, i11 %p_01063_2_12_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_13_2"/></StgValue>
</operation>

<operation id="2179" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv77:28  %p_01055_2_12_i_i_154 = select i1 %tmp_294_13_i_i, i4 -2, i4 %p_01055_2_12_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_12_i_i_154"/></StgValue>
</operation>

<operation id="2180" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0">
<![CDATA[
_ifconv77:29  br label %._crit_edge1515.14.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2181" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.14.i.i:0  %p_0914_4_13_i_i = phi i18 [ %p_0914_4_12_i_i, %._crit_edge1515.13.i.i ], [ %p_Val2_22_13_i_i, %_ifconv77 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_13_i_i"/></StgValue>
</operation>

<operation id="2182" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.14.i.i:1  %p_0820_4_13_i_i = phi i18 [ %p_0820_4_12_i_i, %._crit_edge1515.13.i.i ], [ %p_Val2_21_13_i_i, %_ifconv77 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_13_i_i"/></StgValue>
</operation>

<operation id="2183" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.14.i.i:4  %cost_d_temp_right_V_2 = load i9* @cost_d_temp_right_V_14, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_2"/></StgValue>
</operation>

<operation id="2184" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.14.i.i:5  %cost_last_line_14_V_1 = getelementptr [360 x i9]* %cost_last_line_14_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_14_V_1"/></StgValue>
</operation>

<operation id="2185" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.14.i.i:6  store i9 %cost_d_temp_right_V_2, i9* %cost_last_line_14_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2186" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv80:0  %tmp_i_i17 = icmp ult i8 %pixel_values_left_V_1, %pixel_values_right_V_15

]]></Node>
<StgValue><ssdm name="tmp_i_i17"/></StgValue>
</operation>

<operation id="2187" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv80:1  %tmp_250_i_i18 = sub i8 %pixel_values_left_V_1, %pixel_values_right_V_15

]]></Node>
<StgValue><ssdm name="tmp_250_i_i18"/></StgValue>
</operation>

<operation id="2188" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv80:2  %tmp_i_i17_155 = sub i8 %pixel_values_right_V_15, %pixel_values_left_V_1

]]></Node>
<StgValue><ssdm name="tmp_i_i17_155"/></StgValue>
</operation>

<operation id="2189" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv80:5  %tmp_288_14_i_i = add i32 %i_op_assign_29_mid2, -16

]]></Node>
<StgValue><ssdm name="tmp_288_14_i_i"/></StgValue>
</operation>

<operation id="2190" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv80:6  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_288_14_i_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2191" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv80:7  %rev14 = xor i1 %tmp_149, true

]]></Node>
<StgValue><ssdm name="rev14"/></StgValue>
</operation>

<operation id="2192" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv80:8  %or_cond16_i_i = and i1 %tmp_235_i_i, %rev14

]]></Node>
<StgValue><ssdm name="or_cond16_i_i"/></StgValue>
</operation>

<operation id="2193" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv80:12  %p_Val2_21_14_i_i = select i1 %or_cond16_i_i, i18 %cost_d_right_V_14_i_s, i18 %p_0820_4_13_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_21_14_i_i"/></StgValue>
</operation>

<operation id="2194" st_id="208" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv80:19  %or_cond15 = and i1 %tmp_30_i_i_mid2, %tmp_291_14_i_i

]]></Node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="2195" st_id="208" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv80:21  %p_Val2_22_14_i_i = select i1 %or_cond15, i18 %cost_d_diagonal_V_4, i18 %p_0914_4_13_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_22_14_i_i"/></StgValue>
</operation>

<operation id="2196" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv80:22  %p_Result_66_14_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_22_14_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_66_14_i_i"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2197" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge1515.14.i.i:2  %p_01063_2_13_i_i = phi i11 [ %p_01063_2_12_i_i, %._crit_edge1515.13.i.i ], [ %cost_d_actual_V_2_13_2, %_ifconv77 ]

]]></Node>
<StgValue><ssdm name="p_01063_2_13_i_i"/></StgValue>
</operation>

<operation id="2198" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1515.14.i.i:3  %p_01055_2_13_i_i = phi i4 [ %p_01055_2_12_i_i, %._crit_edge1515.13.i.i ], [ %p_01055_2_12_i_i_154, %_ifconv77 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_13_i_i"/></StgValue>
</operation>

<operation id="2199" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1515.14.i.i:12  br i1 %tmp_148, label %._crit_edge1515.15.i.i, label %_ifconv80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2200" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv80:3  %agg_result_V_i_i17 = select i1 %tmp_i_i17, i8 %tmp_i_i17_155, i8 %tmp_250_i_i18

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i17"/></StgValue>
</operation>

<operation id="2201" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="9" op_0_bw="8">
<![CDATA[
_ifconv80:4  %cost_d_actual_V_15_c = zext i8 %agg_result_V_i_i17 to i9

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_15_c"/></StgValue>
</operation>

<operation id="2202" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv80:13  %p_Result_65_14_i_i = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_21_14_i_i, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_65_14_i_i"/></StgValue>
</operation>

<operation id="2203" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="9" op_0_bw="8">
<![CDATA[
_ifconv80:14  %p_6_14_cast_i_i = zext i8 %p_Result_65_14_i_i to i9

]]></Node>
<StgValue><ssdm name="p_6_14_cast_i_i"/></StgValue>
</operation>

<operation id="2204" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv80:15  %cost_d_actual_V_1_4 = add i9 %cost_d_actual_V_15_c, %p_6_14_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_4"/></StgValue>
</operation>

<operation id="2205" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="10" op_0_bw="9">
<![CDATA[
_ifconv80:16  %cost_d_actual_V_1_14_1 = zext i9 %cost_d_actual_V_1_4 to i10

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_1_14_1"/></StgValue>
</operation>

<operation id="2206" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv80:17  store i9 %cost_d_actual_V_1_4, i9* @cost_d_temp_right_V_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2207" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="10" op_0_bw="8">
<![CDATA[
_ifconv80:23  %p_7_14_cast_i_i = zext i8 %p_Result_66_14_i_i to i10

]]></Node>
<StgValue><ssdm name="p_7_14_cast_i_i"/></StgValue>
</operation>

<operation id="2208" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv80:24  %cost_d_actual_V_2_4 = add i10 %cost_d_actual_V_1_14_1, %p_7_14_cast_i_i

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_4"/></StgValue>
</operation>

<operation id="2209" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="10">
<![CDATA[
_ifconv80:25  %cost_d_actual_V_2_14_1 = zext i10 %cost_d_actual_V_2_4 to i11

]]></Node>
<StgValue><ssdm name="cost_d_actual_V_2_14_1"/></StgValue>
</operation>

<operation id="2210" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv80:26  %tmp_294_14_i_i = icmp ult i11 %cost_d_actual_V_2_14_1, %p_01063_2_13_i_i

]]></Node>
<StgValue><ssdm name="tmp_294_14_i_i"/></StgValue>
</operation>

<operation id="2211" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv80:27  %p_01055_2_i_i_156 = select i1 %tmp_294_14_i_i, i4 -1, i4 %p_01055_2_13_i_i

]]></Node>
<StgValue><ssdm name="p_01055_2_i_i_156"/></StgValue>
</operation>

<operation id="2212" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0">
<![CDATA[
_ifconv80:28  br label %._crit_edge1515.15.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2213" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.15.i.i:0  %p_0914_4_14_i_i = phi i18 [ %p_0914_4_13_i_i, %._crit_edge1515.14.i.i ], [ %p_Val2_22_14_i_i, %_ifconv80 ]

]]></Node>
<StgValue><ssdm name="p_0914_4_14_i_i"/></StgValue>
</operation>

<operation id="2214" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge1515.15.i.i:1  %p_0820_4_14_i_i = phi i18 [ %p_0820_4_13_i_i, %._crit_edge1515.14.i.i ], [ %p_Val2_21_14_i_i, %_ifconv80 ]

]]></Node>
<StgValue><ssdm name="p_0820_4_14_i_i"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2215" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1515.15.i.i:2  %p_01055_2_14_i_i = phi i4 [ %p_01055_2_13_i_i, %._crit_edge1515.14.i.i ], [ %p_01055_2_i_i_156, %_ifconv80 ]

]]></Node>
<StgValue><ssdm name="p_01055_2_14_i_i"/></StgValue>
</operation>

<operation id="2216" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="13" op_0_bw="4">
<![CDATA[
._crit_edge1515.15.i.i:3  %lhs_V_cast = zext i4 %p_01055_2_14_i_i to i13

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="2217" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="9" op_0_bw="9">
<![CDATA[
._crit_edge1515.15.i.i:4  %cost_d_temp_right_V_1 = load i9* @cost_d_temp_right_V_15, align 2

]]></Node>
<StgValue><ssdm name="cost_d_temp_right_V_1"/></StgValue>
</operation>

<operation id="2218" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1515.15.i.i:5  %cost_last_line_15_V_1 = getelementptr [360 x i9]* %cost_last_line_15_V, i64 0, i64 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="cost_last_line_15_V_1"/></StgValue>
</operation>

<operation id="2219" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge1515.15.i.i:6  store i9 %cost_d_temp_right_V_1, i9* %cost_last_line_15_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2220" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
._crit_edge1515.15.i.i:7  %p_shl1_i_i = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %p_01055_2_14_i_i, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl1_i_i"/></StgValue>
</operation>

<operation id="2221" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="13" op_0_bw="12">
<![CDATA[
._crit_edge1515.15.i.i:8  %p_shl1_cast_i_i_cast = zext i12 %p_shl1_i_i to i13

]]></Node>
<StgValue><ssdm name="p_shl1_cast_i_i_cast"/></StgValue>
</operation>

<operation id="2222" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge1515.15.i.i:9  %ret_V_6 = sub i13 %p_shl1_cast_i_i_cast, %lhs_V_cast

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="2223" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="40" op_0_bw="13">
<![CDATA[
._crit_edge1515.15.i.i:10  %ret_V_6_cast = sext i13 %ret_V_6 to i40

]]></Node>
<StgValue><ssdm name="ret_V_6_cast"/></StgValue>
</operation>

<operation id="2224" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="81" op_0_bw="40">
<![CDATA[
._crit_edge1515.15.i.i:11  %zext_cast = zext i40 %ret_V_6_cast to i81

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="2225" st_id="210" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
._crit_edge1515.15.i.i:12  %mul = mul i81 %zext_cast, 1172812402962

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2226" st_id="211" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
._crit_edge1515.15.i.i:12  %mul = mul i81 %zext_cast, 1172812402962

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="2227" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="8" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1515.15.i.i:13  %tmp150 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %mul, i32 44, i32 51)

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2228" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1515.15.i.i:14  %tmp_250_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_250_i_i"/></StgValue>
</operation>

<operation id="2229" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge1515.15.i.i:15  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2230" st_id="212" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge1515.15.i.i:16  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V, i8 %tmp150)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2231" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge1515.15.i.i:17  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_250_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2232" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge1515.15.i.i:18  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_34_i_i)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="2233" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1515.15.i.i:19  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2234" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
