{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/cell_sim_blackbox.v",
      "2": "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/clb/up_counter_neg/up_counter_neg.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "counter_data",
                  "range": {
                      "lsb": 0,
                      "msb": 47
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 8,
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "load",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "counter_input",
                  "range": {
                      "lsb": 0,
                      "msb": 47
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "counter_output",
                  "range": {
                      "lsb": 0,
                      "msb": 47
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "up_counter_neg"
      }
  ],
  "modules": null
}
