[03/10 12:44:54      0] 
[03/10 12:44:54      0] Cadence Innovus(TM) Implementation System.
[03/10 12:44:54      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/10 12:44:54      0] 
[03/10 12:44:54      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/10 12:44:54      0] Options:	
[03/10 12:44:54      0] Date:		Mon Mar 10 12:44:54 2025
[03/10 12:44:54      0] Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/10 12:44:54      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/10 12:44:54      0] 
[03/10 12:44:54      0] License:
[03/10 12:44:54      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/10 12:44:54      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/10 12:44:55      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 12:44:55      0] 
[03/10 12:44:55      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 12:44:55      0] 
[03/10 12:44:55      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/10 12:44:55      0] 
[03/10 12:45:03      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/10 12:45:03      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/10 12:45:03      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/10 12:45:03      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/10 12:45:03      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/10 12:45:03      7] @(#)CDS: CPE v15.23-s045
[03/10 12:45:03      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/10 12:45:03      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/10 12:45:03      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/10 12:45:03      7] @(#)CDS: RCDB 11.7
[03/10 12:45:03      7] --- Running on ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/10 12:45:03      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv.

[03/10 12:45:04      8] 
[03/10 12:45:04      8] **INFO:  MMMC transition support version v31-84 
[03/10 12:45:04      8] 
[03/10 12:45:04      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/10 12:45:04      8] <CMD> suppressMessage ENCEXT-2799
[03/10 12:45:04      8] <CMD> getDrawView
[03/10 12:45:04      8] <CMD> loadWorkspace -name Physical
[03/10 12:45:04      8] <CMD> win
[03/10 12:45:15      9] <CMD> set init_pwr_net VDD
[03/10 12:45:15      9] <CMD> set init_gnd_net VSS
[03/10 12:45:15      9] <CMD> set init_verilog ./netlist/sram_w16.v
[03/10 12:45:15      9] <CMD> set init_design_netlisttype Verilog
[03/10 12:45:15      9] <CMD> set init_design_settop 1
[03/10 12:45:15      9] <CMD> set init_top_cell sram_w16
[03/10 12:45:15      9] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/10 12:45:15      9] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/10 12:45:15      9] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/10 12:45:15      9] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/10 12:45:15      9] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/10 12:45:15      9] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/10 12:45:15      9] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/10 12:45:15      9] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/10 12:45:15      9] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/10 12:45:15      9] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/10 12:45:15      9] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/10 12:45:15     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 12:45:15     10] 
[03/10 12:45:15     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/10 12:45:15     10] 
[03/10 12:45:15     10] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/10 12:45:15     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/10 12:45:15     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/10 12:45:15     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/10 12:45:15     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/10 12:45:15     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/10 12:45:15     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/10 12:45:15     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/10 12:45:15     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/10 12:45:15     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 12:45:15     10] The LEF parser will ignore this statement.
[03/10 12:45:15     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/10 12:45:15     10] Set DBUPerIGU to M2 pitch 400.
[03/10 12:45:15     10] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/10 12:45:15     10] Type 'man IMPLF-200' for more detail.
[03/10 12:45:15     10] 
[03/10 12:45:15     10] viaInitial starts at Mon Mar 10 12:45:15 2025
viaInitial ends at Mon Mar 10 12:45:15 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/10 12:45:15     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/10 12:45:15     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/10 12:45:16     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/10 12:45:16     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/10 12:45:17     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/10 12:45:17     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.38min, fe_mem=472.5M) ***
[03/10 12:45:17     12] *** Begin netlist parsing (mem=472.5M) ***
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 12:45:17     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/10 12:45:17     12] To increase the message display limit, refer to the product command reference manual.
[03/10 12:45:17     12] Created 811 new cells from 2 timing libraries.
[03/10 12:45:17     12] Reading netlist ...
[03/10 12:45:17     12] Backslashed names will retain backslash and a trailing blank character.
[03/10 12:45:17     12] Reading verilog netlist './netlist/sram_w16.v'
[03/10 12:45:17     12] 
[03/10 12:45:17     12] *** Memory Usage v#1 (Current mem = 472.504M, initial mem = 149.258M) ***
[03/10 12:45:17     12] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=472.5M) ***
[03/10 12:45:17     12] Set top cell to sram_w16.
[03/10 12:45:18     12] Hooked 1622 DB cells to tlib cells.
[03/10 12:45:18     12] Starting recursive module instantiation check.
[03/10 12:45:18     12] No recursion found.
[03/10 12:45:18     12] Building hierarchical netlist for Cell sram_w16 ...
[03/10 12:45:18     12] *** Netlist is unique.
[03/10 12:45:18     12] ** info: there are 1658 modules.
[03/10 12:45:18     12] ** info: there are 1871 stdCell insts.
[03/10 12:45:18     12] 
[03/10 12:45:18     12] *** Memory Usage v#1 (Current mem = 522.266M, initial mem = 149.258M) ***
[03/10 12:45:18     12] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 12:45:18     12] Type 'man IMPFP-3961' for more detail.
[03/10 12:45:18     12] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 12:45:18     12] Type 'man IMPFP-3961' for more detail.
[03/10 12:45:18     12] Set Default Net Delay as 1000 ps.
[03/10 12:45:18     12] Set Default Net Load as 0.5 pF. 
[03/10 12:45:18     12] Set Default Input Pin Transition as 0.1 ps.
[03/10 12:45:18     12] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/10 12:45:18     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/10 12:45:18     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 12:45:18     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 12:45:18     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 12:45:18     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 12:45:18     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/10 12:45:18     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 12:45:18     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 12:45:18     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 12:45:18     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 12:45:18     12] Importing multi-corner RC tables ... 
[03/10 12:45:18     12] Summary of Active RC-Corners : 
[03/10 12:45:18     12]  
[03/10 12:45:18     12]  Analysis View: WC_VIEW
[03/10 12:45:18     12]     RC-Corner Name        : Cmax
[03/10 12:45:18     12]     RC-Corner Index       : 0
[03/10 12:45:18     12]     RC-Corner Temperature : 125 Celsius
[03/10 12:45:18     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/10 12:45:18     12]     RC-Corner PreRoute Res Factor         : 1
[03/10 12:45:18     12]     RC-Corner PreRoute Cap Factor         : 1
[03/10 12:45:18     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 12:45:18     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 12:45:18     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 12:45:18     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 12:45:18     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 12:45:18     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 12:45:18     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 12:45:18     12]  
[03/10 12:45:18     12]  Analysis View: BC_VIEW
[03/10 12:45:18     12]     RC-Corner Name        : Cmin
[03/10 12:45:18     12]     RC-Corner Index       : 1
[03/10 12:45:18     12]     RC-Corner Temperature : -40 Celsius
[03/10 12:45:18     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/10 12:45:18     12]     RC-Corner PreRoute Res Factor         : 1
[03/10 12:45:18     12]     RC-Corner PreRoute Cap Factor         : 1
[03/10 12:45:18     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 12:45:18     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 12:45:18     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 12:45:18     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 12:45:18     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 12:45:18     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 12:45:18     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 12:45:18     12] *Info: initialize multi-corner CTS.
[03/10 12:45:18     13] Reading timing constraints file './constraints/sram_w16.sdc' ...
[03/10 12:45:18     13] Current (total cpu=0:00:13.2, real=0:00:24.0, peak res=274.8M, current mem=643.4M)
[03/10 12:45:18     13] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK' (File ./constraints/sram_w16.sdc, Line 10).
[03/10 12:45:18     13] 
[03/10 12:45:18     13] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match 'CLK' (File ./constraints/sram_w16.sdc, Line 11).
[03/10 12:45:18     13] 
[03/10 12:45:18     13] INFO (CTE): Reading of timing constraints file ./constraints/sram_w16.sdc completed, with 0 Warnings and 2 Errors.
[03/10 12:45:18     13] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=289.9M, current mem=660.6M)
[03/10 12:45:18     13] Current (total cpu=0:00:13.2, real=0:00:24.0, peak res=289.9M, current mem=660.6M)
[03/10 12:45:18     13] Summary for sequential cells idenfication: 
[03/10 12:45:18     13] Identified SBFF number: 199
[03/10 12:45:18     13] Identified MBFF number: 0
[03/10 12:45:18     13] Not identified SBFF number: 0
[03/10 12:45:18     13] Not identified MBFF number: 0
[03/10 12:45:18     13] Number of sequential cells which are not FFs: 104
[03/10 12:45:18     13] 
[03/10 12:45:18     13] Total number of combinational cells: 492
[03/10 12:45:18     13] Total number of sequential cells: 303
[03/10 12:45:18     13] Total number of tristate cells: 11
[03/10 12:45:18     13] Total number of level shifter cells: 0
[03/10 12:45:18     13] Total number of power gating cells: 0
[03/10 12:45:18     13] Total number of isolation cells: 0
[03/10 12:45:18     13] Total number of power switch cells: 0
[03/10 12:45:18     13] Total number of pulse generator cells: 0
[03/10 12:45:18     13] Total number of always on buffers: 0
[03/10 12:45:18     13] Total number of retention cells: 0
[03/10 12:45:18     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 12:45:18     13] Total number of usable buffers: 18
[03/10 12:45:18     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 12:45:18     13] Total number of unusable buffers: 9
[03/10 12:45:18     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 12:45:18     13] Total number of usable inverters: 18
[03/10 12:45:18     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 12:45:18     13] Total number of unusable inverters: 9
[03/10 12:45:18     13] List of identified usable delay cells:
[03/10 12:45:18     13] Total number of identified usable delay cells: 0
[03/10 12:45:18     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 12:45:18     13] Total number of identified unusable delay cells: 9
[03/10 12:45:18     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 12:45:18     13] 
[03/10 12:45:18     13] *** Summary of all messages that are not suppressed in this session:
[03/10 12:45:18     13] Severity  ID               Count  Summary                                  
[03/10 12:45:18     13] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 12:45:18     13] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/10 12:45:18     13] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/10 12:45:18     13] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/10 12:45:18     13] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/10 12:45:18     13] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/10 12:45:18     13] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 12:45:18     13] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/10 12:45:18     13] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/10 12:45:18     13] *** Message Summary: 1633 warning(s), 2 error(s)
[03/10 12:45:18     13] 
[03/10 12:45:18     13] <CMD> set_interactive_constraint_modes {CON}
[03/10 12:45:18     13] <CMD> setDesignMode -process 65
[03/10 12:45:18     13] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/10 12:45:18     13] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/10 12:45:18     13] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/10 12:45:18     13] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/10 12:45:18     13] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/10 12:45:18     13] Updating process node dependent CCOpt properties for the 65nm process node.
[03/10 12:45:24     14] <CMD> pan 0.705 -0.389
[03/10 12:45:42     17] <CMD> floorPlan -site core -r 1 0.5 10 10 10 10
[03/10 12:45:42     17] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/10 12:45:42     17] <CMD> timeDesign -preplace -prefix preplace
[03/10 12:45:42     17] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/10 12:45:42     17] Set Using Default Delay Limit as 101.
[03/10 12:45:42     17] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/10 12:45:42     17] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/10 12:45:42     17] Set Default Net Delay as 0 ps.
[03/10 12:45:42     17] Set Default Net Load as 0 pF. 
[03/10 12:45:42     17] Effort level <high> specified for reg2reg path_group
[03/10 12:45:42     17] #################################################################################
[03/10 12:45:42     17] # Design Stage: PreRoute
[03/10 12:45:42     17] # Design Name: sram_w16
[03/10 12:45:42     17] # Design Mode: 65nm
[03/10 12:45:42     17] # Analysis Mode: MMMC Non-OCV 
[03/10 12:45:42     17] # Parasitics Mode: No SPEF/RCDB
[03/10 12:45:42     17] # Signoff Settings: SI Off 
[03/10 12:45:42     17] #################################################################################
[03/10 12:45:42     17] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:45:42     17] Calculate delays in BcWc mode...
[03/10 12:45:42     17] Topological Sorting (CPU = 0:00:00.0, MEM = 842.7M, InitMEM = 842.7M)
[03/10 12:45:43     18] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:45:43     18] End delay calculation. (MEM=1039.95 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 12:45:43     18] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1039.9M) ***
[03/10 12:45:43     18] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:18.6 mem=1039.9M)
[03/10 12:45:43     18] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.623  |  0.536  | -0.623  |
|           TNS (ns):|-320.144 |  0.000  |-320.144 |
|    Violating Paths:|   836   |    0    |   836   |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/10 12:45:43     18] Resetting back High Fanout Nets as non-ideal
[03/10 12:45:43     18] Set Default Net Delay as 1000 ps.
[03/10 12:45:43     18] Set Default Net Load as 0.5 pF. 
[03/10 12:45:43     18] Reported timing to dir ./timingReports
[03/10 12:45:43     18] Total CPU time: 1.24 sec
[03/10 12:45:43     18] Total Real time: 1.0 sec
[03/10 12:45:43     18] Total Memory Usage: 960.792969 Mbytes
[03/10 12:45:43     18] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/10 12:45:43     18] 1871 new pwr-pin connections were made to global net 'VDD'.
[03/10 12:45:43     18] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/10 12:45:43     18] 1871 new gnd-pin connections were made to global net 'VSS'.
[03/10 12:45:43     18] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/10 12:45:43     18] 
[03/10 12:45:43     18] Ring generation is complete; vias are now being generated.
[03/10 12:45:43     18] The power planner created 8 wires.
[03/10 12:45:43     18] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 960.8M) ***
[03/10 12:45:43     18] <CMD> setAddStripeMode -break_at block_ring
[03/10 12:45:43     18] Stripe will break at block ring.
[03/10 12:45:43     18] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 10
[03/10 12:45:43     18] 
[03/10 12:45:43     18] Starting stripe generation ...
[03/10 12:45:43     18] Non-Default setAddStripeOption Settings :
[03/10 12:45:43     18]   NONE
[03/10 12:45:43     18] Stripe generation is complete; vias are now being generated.
[03/10 12:45:43     18] The power planner created 20 wires.
[03/10 12:45:43     18] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 960.8M) ***
[03/10 12:45:43     18] <CMD> sroute
[03/10 12:45:43     18] *** Begin SPECIAL ROUTE on Mon Mar 10 12:45:43 2025 ***
[03/10 12:45:43     18] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_sram_w16
[03/10 12:45:43     18] SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/10 12:45:43     18] 
[03/10 12:45:43     18] Begin option processing ...
[03/10 12:45:43     18] srouteConnectPowerBump set to false
[03/10 12:45:43     18] routeSpecial set to true
[03/10 12:45:43     18] srouteConnectConverterPin set to false
[03/10 12:45:43     18] srouteFollowCorePinEnd set to 3
[03/10 12:45:43     18] srouteJogControl set to "preferWithChanges differentLayer"
[03/10 12:45:43     18] sroutePadPinAllPorts set to true
[03/10 12:45:43     18] sroutePreserveExistingRoutes set to true
[03/10 12:45:43     18] srouteRoutePowerBarPortOnBothDir set to true
[03/10 12:45:43     18] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1846.00 megs.
[03/10 12:45:43     18] 
[03/10 12:45:43     18] Reading DB technology information...
[03/10 12:45:43     18] Finished reading DB technology information.
[03/10 12:45:43     18] Reading floorplan and netlist information...
[03/10 12:45:43     18] Finished reading floorplan and netlist information.
[03/10 12:45:44     19] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/10 12:45:44     19] Read in 846 macros, 11 used
[03/10 12:45:44     19] Read in 11 components
[03/10 12:45:44     19]   11 core components: 11 unplaced, 0 placed, 0 fixed
[03/10 12:45:44     19] Read in 135 logical pins
[03/10 12:45:44     19] Read in 135 nets
[03/10 12:45:44     19] Read in 2 special nets, 2 routed
[03/10 12:45:44     19] Read in 22 terminals
[03/10 12:45:44     19] Begin power routing ...
[03/10 12:45:44     19] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/10 12:45:44     19] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/10 12:45:44     19] Type 'man IMPSR-1256' for more detail.
[03/10 12:45:44     19] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/10 12:45:44     19] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/10 12:45:44     19] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/10 12:45:44     19] Type 'man IMPSR-1256' for more detail.
[03/10 12:45:44     19] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/10 12:45:44     19] CPU time for FollowPin 0 seconds
[03/10 12:45:44     19] CPU time for FollowPin 0 seconds
[03/10 12:45:44     19]   Number of IO ports routed: 0
[03/10 12:45:44     19]   Number of Block ports routed: 0
[03/10 12:45:44     19]   Number of Stripe ports routed: 0
[03/10 12:45:44     19]   Number of Core ports routed: 174
[03/10 12:45:44     19]   Number of Pad ports routed: 0
[03/10 12:45:44     19]   Number of Power Bump ports routed: 0
[03/10 12:45:44     19]   Number of Followpin connections: 87
[03/10 12:45:44     19] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1862.00 megs.
[03/10 12:45:44     19] 
[03/10 12:45:44     19] 
[03/10 12:45:44     19] 
[03/10 12:45:44     19]  Begin updating DB with routing results ...
[03/10 12:45:44     19]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/10 12:45:44     19] Pin and blockage extraction finished
[03/10 12:45:44     19] 
[03/10 12:45:44     19] 
sroute post-processing starts at Mon Mar 10 12:45:44 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/10 12:45:44     19] sroute post-processing ends at Mon Mar 10 12:45:44 2025

sroute post-processing starts at Mon Mar 10 12:45:44 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/10 12:45:44     19] sroute post-processing ends at Mon Mar 10 12:45:44 2025
sroute: Total CPU time used = 0:0:0
[03/10 12:45:44     19] sroute: Total Real time used = 0:0:1
[03/10 12:45:44     19] sroute: Total Memory used = -1.71 megs
[03/10 12:45:44     19] sroute: Total Peak Memory used = 959.09 megs
[03/10 12:46:10     23] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/10 12:46:57     31] <CMD> setPinAssignMode -pinEditInBatch true
[03/10 12:46:57     31] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.2 -pin {CEN CLK {D[0]} {D[1]} {D[2]} {D[3]} {D[4]} {D[5]} {D[6]} {D[7]} {D[8]} {D[9]} {D[10]} {D[11]} {D[12]} {D[13]} {D[14]} {D[15]} {D[16]} {D[17]} {D[18]} {D[19]} {D[20]} {D[21]} {D[22]} {D[23]} {D[24]} {D[25]} {D[26]} {D[27]} {D[28]} {D[29]} {D[30]} {D[31]} {D[32]} {D[33]} {D[34]} {D[35]} {D[36]} {D[37]} {D[38]} {D[39]} {D[40]} {D[41]} {D[42]} {D[43]} {D[44]} {D[45]} {D[46]} {D[47]} {D[48]} {D[49]} {D[50]} {D[51]} {D[52]} {D[53]} {D[54]} {D[55]} {D[56]} {D[57]} {D[58]} {D[59]} {D[60]} {D[61]} {D[62]} {D[63]} WEN {A[0]} {A[1]} {A[2]} {A[3]}}
[03/10 12:46:57     31] Successfully spread [71] pins.
[03/10 12:46:57     31] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 961.1M).
[03/10 12:47:11     33] <CMD> set ptngSprNoRefreshPins 1
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[0]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[1]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[2]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[3]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[4]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[5]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[6]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[7]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[8]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[9]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[10]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[11]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[12]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[13]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[14]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[15]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[16]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[17]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[18]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[19]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[20]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[21]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[22]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[23]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[24]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[25]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[26]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[27]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[28]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[29]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[30]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[31]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[32]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[33]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[34]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[35]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[36]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[37]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[38]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[39]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[40]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[41]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[42]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[43]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[44]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[45]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[46]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[47]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[48]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[49]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[50]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[51]} -status unplaced -silent
[03/10 12:47:11     33] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[52]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[53]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[54]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[55]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[56]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[57]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[58]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[59]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[60]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[61]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[62]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> setPtnPinStatus -cell sram_w16 -pin {Q[63]} -status unplaced -silent
[03/10 12:47:11     34] <CMD> set ptngSprNoRefreshPins 0
[03/10 12:47:11     34] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[03/10 12:47:19     35] <CMD> setPinAssignMode -pinEditInBatch true
[03/10 12:47:19     35] <CMD> editPin -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.2 -pin {{Q[0]} {Q[1]} {Q[2]} {Q[3]} {Q[4]} {Q[5]} {Q[6]} {Q[7]} {Q[8]} {Q[9]} {Q[10]} {Q[11]} {Q[12]} {Q[13]} {Q[14]} {Q[15]} {Q[16]} {Q[17]} {Q[18]} {Q[19]} {Q[20]} {Q[21]} {Q[22]} {Q[23]} {Q[24]} {Q[25]} {Q[26]} {Q[27]} {Q[28]} {Q[29]} {Q[30]} {Q[31]} {Q[32]} {Q[33]} {Q[34]} {Q[35]} {Q[36]} {Q[37]} {Q[38]} {Q[39]} {Q[40]} {Q[41]} {Q[42]} {Q[43]} {Q[44]} {Q[45]} {Q[46]} {Q[47]} {Q[48]} {Q[49]} {Q[50]} {Q[51]} {Q[52]} {Q[53]} {Q[54]} {Q[55]} {Q[56]} {Q[57]} {Q[58]} {Q[59]} {Q[60]} {Q[61]} {Q[62]} {Q[63]}}
[03/10 12:47:19     35] Successfully spread [64] pins.
[03/10 12:47:19     35] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 961.1M).
[03/10 12:47:22     35] <CMD> setPinAssignMode -pinEditInBatch true
[03/10 12:47:22     35] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing -0.2 -pin {{Q[0]} {Q[1]} {Q[2]} {Q[3]} {Q[4]} {Q[5]} {Q[6]} {Q[7]} {Q[8]} {Q[9]} {Q[10]} {Q[11]} {Q[12]} {Q[13]} {Q[14]} {Q[15]} {Q[16]} {Q[17]} {Q[18]} {Q[19]} {Q[20]} {Q[21]} {Q[22]} {Q[23]} {Q[24]} {Q[25]} {Q[26]} {Q[27]} {Q[28]} {Q[29]} {Q[30]} {Q[31]} {Q[32]} {Q[33]} {Q[34]} {Q[35]} {Q[36]} {Q[37]} {Q[38]} {Q[39]} {Q[40]} {Q[41]} {Q[42]} {Q[43]} {Q[44]} {Q[45]} {Q[46]} {Q[47]} {Q[48]} {Q[49]} {Q[50]} {Q[51]} {Q[52]} {Q[53]} {Q[54]} {Q[55]} {Q[56]} {Q[57]} {Q[58]} {Q[59]} {Q[60]} {Q[61]} {Q[62]} {Q[63]}}
[03/10 12:47:22     35] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
[03/10 12:47:25     36] <CMD> setPinAssignMode -pinEditInBatch true
[03/10 12:47:25     36] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 0.2 -pin {{Q[0]} {Q[1]} {Q[2]} {Q[3]} {Q[4]} {Q[5]} {Q[6]} {Q[7]} {Q[8]} {Q[9]} {Q[10]} {Q[11]} {Q[12]} {Q[13]} {Q[14]} {Q[15]} {Q[16]} {Q[17]} {Q[18]} {Q[19]} {Q[20]} {Q[21]} {Q[22]} {Q[23]} {Q[24]} {Q[25]} {Q[26]} {Q[27]} {Q[28]} {Q[29]} {Q[30]} {Q[31]} {Q[32]} {Q[33]} {Q[34]} {Q[35]} {Q[36]} {Q[37]} {Q[38]} {Q[39]} {Q[40]} {Q[41]} {Q[42]} {Q[43]} {Q[44]} {Q[45]} {Q[46]} {Q[47]} {Q[48]} {Q[49]} {Q[50]} {Q[51]} {Q[52]} {Q[53]} {Q[54]} {Q[55]} {Q[56]} {Q[57]} {Q[58]} {Q[59]} {Q[60]} {Q[61]} {Q[62]} {Q[63]}}
[03/10 12:47:25     36] Successfully spread [64] pins.
[03/10 12:47:25     36] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 961.1M).
[03/10 12:47:25     36] <CMD> setPinAssignMode -pinEditInBatch true
[03/10 12:47:25     36] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 0.2 -pin {{Q[0]} {Q[1]} {Q[2]} {Q[3]} {Q[4]} {Q[5]} {Q[6]} {Q[7]} {Q[8]} {Q[9]} {Q[10]} {Q[11]} {Q[12]} {Q[13]} {Q[14]} {Q[15]} {Q[16]} {Q[17]} {Q[18]} {Q[19]} {Q[20]} {Q[21]} {Q[22]} {Q[23]} {Q[24]} {Q[25]} {Q[26]} {Q[27]} {Q[28]} {Q[29]} {Q[30]} {Q[31]} {Q[32]} {Q[33]} {Q[34]} {Q[35]} {Q[36]} {Q[37]} {Q[38]} {Q[39]} {Q[40]} {Q[41]} {Q[42]} {Q[43]} {Q[44]} {Q[45]} {Q[46]} {Q[47]} {Q[48]} {Q[49]} {Q[50]} {Q[51]} {Q[52]} {Q[53]} {Q[54]} {Q[55]} {Q[56]} {Q[57]} {Q[58]} {Q[59]} {Q[60]} {Q[61]} {Q[62]} {Q[63]}}
[03/10 12:47:25     36] Successfully spread [64] pins.
[03/10 12:47:25     36] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 961.1M).
[03/10 12:47:26     36] <CMD> setPinAssignMode -pinEditInBatch true
[03/10 12:47:26     36] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 0.2 -pin {{Q[0]} {Q[1]} {Q[2]} {Q[3]} {Q[4]} {Q[5]} {Q[6]} {Q[7]} {Q[8]} {Q[9]} {Q[10]} {Q[11]} {Q[12]} {Q[13]} {Q[14]} {Q[15]} {Q[16]} {Q[17]} {Q[18]} {Q[19]} {Q[20]} {Q[21]} {Q[22]} {Q[23]} {Q[24]} {Q[25]} {Q[26]} {Q[27]} {Q[28]} {Q[29]} {Q[30]} {Q[31]} {Q[32]} {Q[33]} {Q[34]} {Q[35]} {Q[36]} {Q[37]} {Q[38]} {Q[39]} {Q[40]} {Q[41]} {Q[42]} {Q[43]} {Q[44]} {Q[45]} {Q[46]} {Q[47]} {Q[48]} {Q[49]} {Q[50]} {Q[51]} {Q[52]} {Q[53]} {Q[54]} {Q[55]} {Q[56]} {Q[57]} {Q[58]} {Q[59]} {Q[60]} {Q[61]} {Q[62]} {Q[63]}}
[03/10 12:47:26     36] Successfully spread [64] pins.
[03/10 12:47:26     36] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 961.1M).
[03/10 12:47:26     36] <CMD> setPinAssignMode -pinEditInBatch false
[03/10 12:47:29     37] <CMD> pan 97.268 -5.707
[03/10 12:47:31     37] <CMD> pan -4.801 -1.614
[03/10 12:47:33     38] <CMD> pan 0.284 -1.540
[03/10 12:47:36     38] <CMD> pan -69.029 36.850
[03/10 12:47:37     38] <CMD> pan 13.944 -6.761
[03/10 12:47:59     42] <CMD> saveDesign floorplan.enc
[03/10 12:47:59     42] Writing Netlist "floorplan.enc.dat.tmp/sram_w16.v.gz" ...
[03/10 12:47:59     42] Saving AAE Data ...
[03/10 12:47:59     42] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/10 12:47:59     42] Saving mode setting ...
[03/10 12:47:59     42] Saving global file ...
[03/10 12:47:59     42] Saving floorplan file ...
[03/10 12:47:59     42] Saving Drc markers ...
[03/10 12:47:59     42] ... No Drc file written since there is no markers found.
[03/10 12:47:59     42] Saving placement file ...
[03/10 12:47:59     42] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=961.1M) ***
[03/10 12:47:59     42] Saving route file ...
[03/10 12:47:59     42] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=961.1M) ***
[03/10 12:47:59     42] Saving DEF file ...
[03/10 12:47:59     42] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 12:47:59     42] 
[03/10 12:47:59     42] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 12:47:59     42] 
[03/10 12:47:59     42] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 12:48:01     43] Generated self-contained design floorplan.enc.dat.tmp
[03/10 12:48:01     43] 
[03/10 12:48:01     43] *** Summary of all messages that are not suppressed in this session:
[03/10 12:48:01     43] Severity  ID               Count  Summary                                  
[03/10 12:48:01     43] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 12:48:01     43] ERROR     IMPOAX-142           2  %s                                       
[03/10 12:48:01     43] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 12:48:01     43] 
[03/10 12:48:01     43] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/10 12:48:01     43] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/10 12:48:01     43] <CMD> place_opt_design
[03/10 12:48:01     43] *** Starting GigaPlace ***
[03/10 12:48:01     43] **INFO: user set placement options
[03/10 12:48:01     43] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 12:48:01     43] **INFO: user set opt options
[03/10 12:48:01     43] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/10 12:48:01     43] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 12:48:01     43] **INFO: Enable pre-place timing setting for timing analysis
[03/10 12:48:01     43] Set Using Default Delay Limit as 101.
[03/10 12:48:01     43] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/10 12:48:01     43] Set Default Net Delay as 0 ps.
[03/10 12:48:01     43] Set Default Net Load as 0 pF. 
[03/10 12:48:01     43] **INFO: Analyzing IO path groups for slack adjustment
[03/10 12:48:01     44] Effort level <high> specified for reg2reg_tmp.13490 path_group
[03/10 12:48:01     44] #################################################################################
[03/10 12:48:01     44] # Design Stage: PreRoute
[03/10 12:48:01     44] # Design Name: sram_w16
[03/10 12:48:01     44] # Design Mode: 65nm
[03/10 12:48:01     44] # Analysis Mode: MMMC Non-OCV 
[03/10 12:48:01     44] # Parasitics Mode: No SPEF/RCDB
[03/10 12:48:01     44] # Signoff Settings: SI Off 
[03/10 12:48:01     44] #################################################################################
[03/10 12:48:01     44] Calculate delays in BcWc mode...
[03/10 12:48:01     44] Topological Sorting (CPU = 0:00:00.0, MEM = 990.1M, InitMEM = 990.1M)
[03/10 12:48:01     44] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:48:01     44] End delay calculation. (MEM=1079.46 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 12:48:01     44] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1079.5M) ***
[03/10 12:48:01     44] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:00.5) (Real : 0:00:00.0) (mem : 1079.5M)
[03/10 12:48:01     44] *** Start deleteBufferTree ***
[03/10 12:48:01     44] *info: Marking 0 level shifter instances dont touch
[03/10 12:48:01     44] *info: Marking 0 always on instances dont touch
[03/10 12:48:01     44] Info: Detect buffers to remove automatically.
[03/10 12:48:01     44] Analyzing netlist ...
[03/10 12:48:01     44] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/10 12:48:01     44] Updating netlist
[03/10 12:48:01     44] 
[03/10 12:48:01     44] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 33 instances (buffers/inverters) removed
[03/10 12:48:01     44] *       :     33 instances of type 'BUFFD1' removed
[03/10 12:48:01     44] *** Finish deleteBufferTree (0:00:00.0) ***
[03/10 12:48:01     44] **INFO: Disable pre-place timing setting for timing analysis
[03/10 12:48:01     44] Set Using Default Delay Limit as 1000.
[03/10 12:48:01     44] Set Default Net Delay as 1000 ps.
[03/10 12:48:01     44] Set Default Net Load as 0.5 pF. 
[03/10 12:48:01     44] Deleted 0 physical inst  (cell - / prefix -).
[03/10 12:48:01     44] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/10 12:48:01     44] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/10 12:48:01     44] Define the scan chains before using this option.
[03/10 12:48:01     44] Type 'man IMPSP-9042' for more detail.
[03/10 12:48:01     44] #spOpts: N=65 
[03/10 12:48:01     44] #std cell=1838 (0 fixed + 1838 movable) #block=0 (0 floating + 0 preplaced)
[03/10 12:48:01     44] #ioInst=0 #net=1909 #term=8013 #term/net=4.20, #fixedIo=0, #floatIo=0, #fixedPin=135, #floatPin=0
[03/10 12:48:01     44] stdCell: 1838 single + 0 double + 0 multi
[03/10 12:48:01     44] Total standard cell length = 6.6736 (mm), area = 0.0120 (mm^2)
[03/10 12:48:01     44] Core basic site is core
[03/10 12:48:01     44] Estimated cell power/ground rail width = 0.365 um
[03/10 12:48:01     44] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:48:01     44] Apply auto density screen in pre-place stage.
[03/10 12:48:01     44] Auto density screen increases utilization from 0.497 to 0.516
[03/10 12:48:01     44] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1065.3M
[03/10 12:48:01     44] Average module density = 0.516.
[03/10 12:48:01     44] Density for the design = 0.516.
[03/10 12:48:01     44]        = stdcell_area 33368 sites (12012 um^2) / alloc_area 64718 sites (23299 um^2).
[03/10 12:48:01     44] Pin Density = 0.1195.
[03/10 12:48:01     44]             = total # of pins 8013 / total area 67080.
[03/10 12:48:01     44] Initial padding reaches pin density 0.388 for top
[03/10 12:48:01     44] Initial padding increases density from 0.516 to 0.608 for top
[03/10 12:48:01     44] *Internal placement parameters: * | 11 | 0x000055
[03/10 12:48:02     44] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:48:02     44] End delay calculation. (MEM=1082.12 CPU=0:00:00.1 REAL=0:00:01.0)
[03/10 12:48:02     44] Clock gating cells determined by native netlist tracing.
[03/10 12:48:02     44] Iteration  1: Total net bbox = 1.472e+04 (1.43e+04 4.57e+02)
[03/10 12:48:02     44]               Est.  stn bbox = 2.245e+04 (2.18e+04 6.14e+02)
[03/10 12:48:02     44]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.1M
[03/10 12:48:02     44] Iteration  2: Total net bbox = 2.223e+04 (1.43e+04 7.98e+03)
[03/10 12:48:02     44]               Est.  stn bbox = 3.513e+04 (2.18e+04 1.33e+04)
[03/10 12:48:02     44]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.1M
[03/10 12:48:02     44] Iteration  3: Total net bbox = 2.366e+04 (1.57e+04 7.98e+03)
[03/10 12:48:02     44]               Est.  stn bbox = 3.843e+04 (2.51e+04 1.33e+04)
[03/10 12:48:02     44]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.1M
[03/10 12:48:02     45] Iteration  4: Total net bbox = 2.528e+04 (1.57e+04 9.60e+03)
[03/10 12:48:02     45]               Est.  stn bbox = 4.201e+04 (2.51e+04 1.69e+04)
[03/10 12:48:02     45]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1082.1M
[03/10 12:48:03     45] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:48:03     45] End delay calculation. (MEM=1101.2 CPU=0:00:00.2 REAL=0:00:01.0)
[03/10 12:48:03     45] nrCritNet: 1.94% ( 37 / 1909 ) cutoffSlk: -512.1ps stdDelay: 14.2ps
[03/10 12:48:03     45] Iteration  5: Total net bbox = 3.722e+04 (2.28e+04 1.44e+04)
[03/10 12:48:03     45]               Est.  stn bbox = 5.674e+04 (3.37e+04 2.30e+04)
[03/10 12:48:03     45]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1101.2M
[03/10 12:48:03     45] Iteration  6: Total net bbox = 2.777e+04 (1.67e+04 1.10e+04)
[03/10 12:48:03     45]               Est.  stn bbox = 4.619e+04 (2.71e+04 1.90e+04)
[03/10 12:48:03     45]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.2M
[03/10 12:48:03     46] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:48:03     46] End delay calculation. (MEM=1101.2 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 12:48:03     46] nrCritNet: 1.94% ( 37 / 1909 ) cutoffSlk: -512.1ps stdDelay: 14.2ps
[03/10 12:48:03     46] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 12:48:03     46] enableMT= 3
[03/10 12:48:03     46] useHNameCompare= 3 (lazy mode)
[03/10 12:48:03     46] doMTMainInit= 1
[03/10 12:48:03     46] doMTFlushLazyWireDelete= 1
[03/10 12:48:03     46] useFastLRoute= 0
[03/10 12:48:03     46] useFastCRoute= 1
[03/10 12:48:03     46] doMTNetInitAdjWires= 1
[03/10 12:48:03     46] wireMPoolNoThreadCheck= 1
[03/10 12:48:03     46] allMPoolNoThreadCheck= 1
[03/10 12:48:03     46] doNotUseMPoolInCRoute= 1
[03/10 12:48:03     46] doMTSprFixZeroViaCodes= 1
[03/10 12:48:03     46] doMTDtrRoute1CleanupA= 1
[03/10 12:48:03     46] doMTDtrRoute1CleanupB= 1
[03/10 12:48:03     46] doMTWireLenCalc= 0
[03/10 12:48:03     46] doSkipQALenRecalc= 1
[03/10 12:48:03     46] doMTMainCleanup= 1
[03/10 12:48:03     46] doMTMoveCellTermsToMSLayer= 1
[03/10 12:48:03     46] doMTConvertWiresToNewViaCode= 1
[03/10 12:48:03     46] doMTRemoveAntenna= 1
[03/10 12:48:03     46] doMTCheckConnectivity= 1
[03/10 12:48:03     46] enableRuntimeLog= 0
[03/10 12:48:03     46] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 12:48:03     46] Iteration  7: Total net bbox = 2.901e+04 (1.80e+04 1.10e+04)
[03/10 12:48:03     46]               Est.  stn bbox = 4.775e+04 (2.87e+04 1.90e+04)
[03/10 12:48:03     46]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1101.2M
[03/10 12:48:03     46] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 12:48:03     46] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 12:48:03     46] Iteration  8: Total net bbox = 3.154e+04 (1.80e+04 1.36e+04)
[03/10 12:48:03     46]               Est.  stn bbox = 5.072e+04 (2.87e+04 2.20e+04)
[03/10 12:48:03     46]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1101.2M
[03/10 12:48:04     46] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:48:04     46] End delay calculation. (MEM=1101.2 CPU=0:00:00.1 REAL=0:00:00.0)
[03/10 12:48:04     47] nrCritNet: 1.94% ( 37 / 1909 ) cutoffSlk: -512.1ps stdDelay: 14.2ps
[03/10 12:48:04     47] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 12:48:04     47] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 12:48:04     47] Iteration  9: Total net bbox = 3.186e+04 (1.80e+04 1.39e+04)
[03/10 12:48:04     47]               Est.  stn bbox = 5.109e+04 (2.87e+04 2.24e+04)
[03/10 12:48:04     47]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1101.2M
[03/10 12:48:04     47] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 12:48:04     47] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 12:48:04     47] Iteration 10: Total net bbox = 3.269e+04 (1.80e+04 1.47e+04)
[03/10 12:48:04     47]               Est.  stn bbox = 5.205e+04 (2.87e+04 2.33e+04)
[03/10 12:48:04     47]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1101.2M
[03/10 12:48:04     47] Iteration 11: Total net bbox = 3.272e+04 (1.80e+04 1.48e+04)
[03/10 12:48:04     47]               Est.  stn bbox = 5.209e+04 (2.87e+04 2.34e+04)
[03/10 12:48:04     47]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.2M
[03/10 12:48:04     47] Iteration 12: Total net bbox = 3.702e+04 (2.21e+04 1.50e+04)
[03/10 12:48:04     47]               Est.  stn bbox = 5.642e+04 (3.28e+04 2.36e+04)
[03/10 12:48:04     47]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1101.2M
[03/10 12:48:04     47] *** cost = 3.702e+04 (2.21e+04 1.50e+04) (cpu for global=0:00:02.5) real=0:00:02.0***
[03/10 12:48:04     47] Info: 0 clock gating cells identified, 0 (on average) moved
[03/10 12:48:05     47] #spOpts: N=65 mergeVia=F 
[03/10 12:48:05     47] Core basic site is core
[03/10 12:48:05     47] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:48:05     47] *** Starting refinePlace (0:00:47.8 mem=998.3M) ***
[03/10 12:48:05     47] Total net bbox length = 3.702e+04 (2.207e+04 1.496e+04) (ext = 1.245e+04)
[03/10 12:48:05     47] Starting refinePlace ...
[03/10 12:48:05     47] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:05     47] default core: bins with density >  0.75 = 2.47 % ( 2 / 81 )
[03/10 12:48:05     47] Density distribution unevenness ratio = 16.967%
[03/10 12:48:05     47]   Spread Effort: high, standalone mode, useDDP on.
[03/10 12:48:05     47] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=998.3MB) @(0:00:47.8 - 0:00:47.8).
[03/10 12:48:05     47] Move report: preRPlace moves 1451 insts, mean move: 1.15 um, max move: 9.00 um
[03/10 12:48:05     47] 	Max move on inst (memory14_reg_38_): (161.00, 44.20) --> (155.60, 47.80)
[03/10 12:48:05     47] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/10 12:48:05     47] 	Violation at original loc: Region/Fence Violation
[03/10 12:48:05     47] wireLenOptFixPriorityInst 0 inst fixed
[03/10 12:48:05     47] Placement tweakage begins.
[03/10 12:48:05     47] wire length = 6.572e+04
[03/10 12:48:05     48] wire length = 6.151e+04
[03/10 12:48:05     48] Placement tweakage ends.
[03/10 12:48:05     48] Move report: tweak moves 1263 insts, mean move: 4.08 um, max move: 33.80 um
[03/10 12:48:05     48] 	Max move on inst (Q_reg_35_): (121.80, 71.20) --> (141.20, 85.60)
[03/10 12:48:05     48] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=990.3MB) @(0:00:47.8 - 0:00:48.1).
[03/10 12:48:05     48] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:05     48] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=990.3MB) @(0:00:48.1 - 0:00:48.1).
[03/10 12:48:05     48] Move report: Detail placement moves 1541 insts, mean move: 3.13 um, max move: 32.00 um
[03/10 12:48:05     48] 	Max move on inst (Q_reg_35_): (121.80, 73.00) --> (141.20, 85.60)
[03/10 12:48:05     48] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 990.3MB
[03/10 12:48:05     48] Statistics of distance of Instance movement in refine placement:
[03/10 12:48:05     48]   maximum (X+Y) =        32.00 um
[03/10 12:48:05     48]   inst (Q_reg_35_) with max move: (121.8, 73) -> (141.2, 85.6)
[03/10 12:48:05     48]   mean    (X+Y) =         3.13 um
[03/10 12:48:05     48] Total instances flipped for WireLenOpt: 108
[03/10 12:48:05     48] Total instances flipped, including legalization: 161
[03/10 12:48:05     48] Summary Report:
[03/10 12:48:05     48] Instances move: 1541 (out of 1838 movable)
[03/10 12:48:05     48] Mean displacement: 3.13 um
[03/10 12:48:05     48] Max displacement: 32.00 um (Instance: Q_reg_35_) (121.8, 73) -> (141.2, 85.6)
[03/10 12:48:05     48] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/10 12:48:05     48] Total instances moved : 1541
[03/10 12:48:05     48] Total net bbox length = 3.430e+04 (1.941e+04 1.489e+04) (ext = 1.224e+04)
[03/10 12:48:05     48] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 990.3MB
[03/10 12:48:05     48] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=990.3MB) @(0:00:47.8 - 0:00:48.1).
[03/10 12:48:05     48] *** Finished refinePlace (0:00:48.1 mem=990.3M) ***
[03/10 12:48:05     48] *** Finished Initial Placement (cpu=0:00:03.6, real=0:00:04.0, mem=990.3M) ***
[03/10 12:48:05     48] #spOpts: N=65 mergeVia=F 
[03/10 12:48:05     48] Core basic site is core
[03/10 12:48:05     48] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:48:05     48] default core: bins with density >  0.75 =  3.7 % ( 3 / 81 )
[03/10 12:48:05     48] Density distribution unevenness ratio = 17.031%
[03/10 12:48:05     48] Starting IO pin assignment...
[03/10 12:48:05     48] [PSP] Started earlyGlobalRoute kernel
[03/10 12:48:05     48] [PSP] Initial Peak syMemory usage = 991.3 MB
[03/10 12:48:05     48] (I)       Reading DB...
[03/10 12:48:05     48] (I)       congestionReportName   : 
[03/10 12:48:05     48] (I)       buildTerm2TermWires    : 1
[03/10 12:48:05     48] (I)       doTrackAssignment      : 1
[03/10 12:48:05     48] (I)       dumpBookshelfFiles     : 0
[03/10 12:48:05     48] (I)       numThreads             : 1
[03/10 12:48:05     48] [NR-eagl] honorMsvRouteConstraint: false
[03/10 12:48:05     48] (I)       honorPin               : false
[03/10 12:48:05     48] (I)       honorPinGuide          : true
[03/10 12:48:05     48] (I)       honorPartition         : false
[03/10 12:48:05     48] (I)       allowPartitionCrossover: false
[03/10 12:48:05     48] (I)       honorSingleEntry       : true
[03/10 12:48:05     48] (I)       honorSingleEntryStrong : true
[03/10 12:48:05     48] (I)       handleViaSpacingRule   : false
[03/10 12:48:05     48] (I)       PDConstraint           : none
[03/10 12:48:05     48] (I)       expBetterNDRHandling   : false
[03/10 12:48:05     48] [NR-eagl] honorClockSpecNDR      : 0
[03/10 12:48:05     48] (I)       routingEffortLevel     : 3
[03/10 12:48:05     48] [NR-eagl] minRouteLayer          : 2
[03/10 12:48:05     48] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 12:48:05     48] (I)       numRowsPerGCell        : 1
[03/10 12:48:05     48] (I)       speedUpLargeDesign     : 0
[03/10 12:48:05     48] (I)       speedUpBlkViolationClean: 0
[03/10 12:48:05     48] (I)       multiThreadingTA       : 0
[03/10 12:48:05     48] (I)       blockedPinEscape       : 1
[03/10 12:48:05     48] (I)       blkAwareLayerSwitching : 0
[03/10 12:48:05     48] (I)       betterClockWireModeling: 1
[03/10 12:48:05     48] (I)       punchThroughDistance   : 500.00
[03/10 12:48:05     48] (I)       scenicBound            : 1.15
[03/10 12:48:05     48] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 12:48:05     48] (I)       source-to-sink ratio   : 0.00
[03/10 12:48:05     48] (I)       targetCongestionRatioH : 1.00
[03/10 12:48:05     48] (I)       targetCongestionRatioV : 1.00
[03/10 12:48:05     48] (I)       layerCongestionRatio   : 0.70
[03/10 12:48:05     48] (I)       m1CongestionRatio      : 0.10
[03/10 12:48:05     48] (I)       m2m3CongestionRatio    : 0.70
[03/10 12:48:05     48] (I)       localRouteEffort       : 1.00
[03/10 12:48:05     48] (I)       numSitesBlockedByOneVia: 8.00
[03/10 12:48:05     48] (I)       supplyScaleFactorH     : 1.00
[03/10 12:48:05     48] (I)       supplyScaleFactorV     : 1.00
[03/10 12:48:05     48] (I)       highlight3DOverflowFactor: 0.00
[03/10 12:48:05     48] (I)       doubleCutViaModelingRatio: 0.00
[03/10 12:48:05     48] (I)       blockTrack             : 
[03/10 12:48:05     48] (I)       readTROption           : true
[03/10 12:48:05     48] (I)       extraSpacingBothSide   : false
[03/10 12:48:05     48] [NR-eagl] numTracksPerClockWire  : 0
[03/10 12:48:05     48] (I)       routeSelectedNetsOnly  : false
[03/10 12:48:05     48] (I)       before initializing RouteDB syMemory usage = 991.3 MB
[03/10 12:48:05     48] (I)       starting read tracks
[03/10 12:48:05     48] (I)       build grid graph
[03/10 12:48:05     48] (I)       build grid graph start
[03/10 12:48:05     48] [NR-eagl] Layer1 has no routable track
[03/10 12:48:05     48] [NR-eagl] Layer2 has single uniform track structure
[03/10 12:48:05     48] [NR-eagl] Layer3 has single uniform track structure
[03/10 12:48:05     48] [NR-eagl] Layer4 has single uniform track structure
[03/10 12:48:05     48] [NR-eagl] Layer5 has single uniform track structure
[03/10 12:48:05     48] [NR-eagl] Layer6 has single uniform track structure
[03/10 12:48:05     48] [NR-eagl] Layer7 has single uniform track structure
[03/10 12:48:05     48] [NR-eagl] Layer8 has single uniform track structure
[03/10 12:48:05     48] (I)       build grid graph end
[03/10 12:48:05     48] (I)       Layer1   numNetMinLayer=1909
[03/10 12:48:05     48] (I)       Layer2   numNetMinLayer=0
[03/10 12:48:05     48] (I)       Layer3   numNetMinLayer=0
[03/10 12:48:05     48] (I)       Layer4   numNetMinLayer=0
[03/10 12:48:05     48] (I)       Layer5   numNetMinLayer=0
[03/10 12:48:05     48] (I)       Layer6   numNetMinLayer=0
[03/10 12:48:05     48] (I)       Layer7   numNetMinLayer=0
[03/10 12:48:05     48] (I)       Layer8   numNetMinLayer=0
[03/10 12:48:05     48] (I)       numViaLayers=7
[03/10 12:48:05     48] (I)       end build via table
[03/10 12:48:05     48] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2936 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 12:48:05     48] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 12:48:05     48] (I)       readDataFromPlaceDB
[03/10 12:48:05     48] (I)       Read net information..
[03/10 12:48:05     48] [NR-eagl] Read numTotalNets=1909  numIgnoredNets=0
[03/10 12:48:05     48] (I)       Read testcase time = 0.000 seconds
[03/10 12:48:05     48] 
[03/10 12:48:05     48] (I)       totalPins=8013  totalGlobalPin=7626 (95.17%)
[03/10 12:48:05     48] (I)       Model blockage into capacity
[03/10 12:48:05     48] (I)       Read numBlocks=2936  numPreroutedWires=0  numCapScreens=0
[03/10 12:48:05     48] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 12:48:05     48] (I)       blocked area on Layer2 : 18575795200  (15.10%)
[03/10 12:48:05     48] (I)       blocked area on Layer3 : 6572720000  (5.34%)
[03/10 12:48:05     48] (I)       blocked area on Layer4 : 47567096000  (38.65%)
[03/10 12:48:05     48] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 12:48:05     48] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 12:48:05     48] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 12:48:05     48] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 12:48:05     48] (I)       Modeling time = 0.000 seconds
[03/10 12:48:05     48] 
[03/10 12:48:05     48] (I)       Number of ignored nets = 0
[03/10 12:48:05     48] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 12:48:05     48] (I)       Number of clock nets = 1.  Ignored: No
[03/10 12:48:05     48] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 12:48:05     48] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 12:48:05     48] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 12:48:05     48] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 12:48:05     48] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 12:48:05     48] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 12:48:05     48] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 12:48:05     48] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 12:48:05     48] (I)       Before initializing earlyGlobalRoute syMemory usage = 991.3 MB
[03/10 12:48:05     48] (I)       Layer1  viaCost=300.00
[03/10 12:48:05     48] (I)       Layer2  viaCost=100.00
[03/10 12:48:05     48] (I)       Layer3  viaCost=100.00
[03/10 12:48:05     48] (I)       Layer4  viaCost=100.00
[03/10 12:48:05     48] (I)       Layer5  viaCost=100.00
[03/10 12:48:05     48] (I)       Layer6  viaCost=200.00
[03/10 12:48:05     48] (I)       Layer7  viaCost=100.00
[03/10 12:48:05     48] (I)       ---------------------Grid Graph Info--------------------
[03/10 12:48:05     48] (I)       routing area        :  (0, 0) - (352000, 349600)
[03/10 12:48:05     48] (I)       core area           :  (20000, 20000) - (332000, 329600)
[03/10 12:48:05     48] (I)       Site Width          :   400  (dbu)
[03/10 12:48:05     48] (I)       Row Height          :  3600  (dbu)
[03/10 12:48:05     48] (I)       GCell Width         :  3600  (dbu)
[03/10 12:48:05     48] (I)       GCell Height        :  3600  (dbu)
[03/10 12:48:05     48] (I)       grid                :    98    97     8
[03/10 12:48:05     48] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 12:48:05     48] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 12:48:05     48] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 12:48:05     48] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 12:48:05     48] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 12:48:05     48] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 12:48:05     48] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 12:48:05     48] (I)       Total num of tracks :     0   880   873   880   873   880   218   220
[03/10 12:48:05     48] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 12:48:05     48] (I)       --------------------------------------------------------
[03/10 12:48:05     48] 
[03/10 12:48:05     48] [NR-eagl] ============ Routing rule table ============
[03/10 12:48:05     48] [NR-eagl] Rule id 0. Nets 1909 
[03/10 12:48:05     48] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 12:48:05     48] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 12:48:05     48] [NR-eagl] ========================================
[03/10 12:48:05     48] [NR-eagl] 
[03/10 12:48:05     48] (I)       After initializing earlyGlobalRoute syMemory usage = 991.3 MB
[03/10 12:48:05     48] (I)       Loading and dumping file time : 0.01 seconds
[03/10 12:48:05     48] (I)       ============= Initialization =============
[03/10 12:48:05     48] (I)       total 2D Cap : 415624 = (186044 H, 229580 V)
[03/10 12:48:05     48] [NR-eagl] Layer group 1: route 1909 net(s) in layer range [2, 8]
[03/10 12:48:05     48] (I)       ============  Phase 1a Route ============
[03/10 12:48:05     48] (I)       Phase 1a runs 0.00 seconds
[03/10 12:48:05     48] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 12:48:05     48] (I)       Usage: 32604 = (17445 H, 15159 V) = (9.38% H, 6.60% V) = (3.140e+04um H, 2.729e+04um V)
[03/10 12:48:05     48] (I)       
[03/10 12:48:05     48] (I)       ============  Phase 1b Route ============
[03/10 12:48:05     48] (I)       Phase 1b runs 0.00 seconds
[03/10 12:48:05     48] (I)       Usage: 32604 = (17445 H, 15159 V) = (9.38% H, 6.60% V) = (3.140e+04um H, 2.729e+04um V)
[03/10 12:48:05     48] (I)       
[03/10 12:48:05     48] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.868720e+04um
[03/10 12:48:05     48] (I)       ============  Phase 1c Route ============
[03/10 12:48:05     48] (I)       Usage: 32604 = (17445 H, 15159 V) = (9.38% H, 6.60% V) = (3.140e+04um H, 2.729e+04um V)
[03/10 12:48:05     48] (I)       
[03/10 12:48:05     48] (I)       ============  Phase 1d Route ============
[03/10 12:48:05     48] (I)       Usage: 32604 = (17445 H, 15159 V) = (9.38% H, 6.60% V) = (3.140e+04um H, 2.729e+04um V)
[03/10 12:48:05     48] (I)       
[03/10 12:48:05     48] (I)       ============  Phase 1e Route ============
[03/10 12:48:05     48] (I)       Phase 1e runs 0.00 seconds
[03/10 12:48:05     48] (I)       Usage: 32604 = (17445 H, 15159 V) = (9.38% H, 6.60% V) = (3.140e+04um H, 2.729e+04um V)
[03/10 12:48:05     48] (I)       
[03/10 12:48:05     48] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.868720e+04um
[03/10 12:48:05     48] [NR-eagl] 
[03/10 12:48:05     48] (I)       ============  Phase 1l Route ============
[03/10 12:48:05     48] (I)       dpBasedLA: time=0.00  totalOF=617  totalVia=15557  totalWL=32604  total(Via+WL)=48161 
[03/10 12:48:05     48] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 12:48:05     48] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[03/10 12:48:05     48] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.11% V
[03/10 12:48:05     48] (I)       
[03/10 12:48:05     48] (I)       ============= track Assignment ============
[03/10 12:48:05     48] (I)       extract Global 3D Wires
[03/10 12:48:05     48] (I)       Extract Global WL : time=0.00
[03/10 12:48:05     48] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 12:48:05     48] (I)       Initialization real time=0.00 seconds
[03/10 12:48:05     48] (I)       Kernel real time=0.03 seconds
[03/10 12:48:05     48] (I)       End Greedy Track Assignment
[03/10 12:48:05     48] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7878
[03/10 12:48:05     48] [NR-eagl] Layer2(M2)(V) length: 2.054947e+04um, number of vias: 11857
[03/10 12:48:05     48] [NR-eagl] Layer3(M3)(H) length: 2.537600e+04um, number of vias: 1129
[03/10 12:48:05     48] [NR-eagl] Layer4(M4)(V) length: 4.341795e+03um, number of vias: 509
[03/10 12:48:05     48] [NR-eagl] Layer5(M5)(H) length: 6.477680e+03um, number of vias: 416
[03/10 12:48:05     48] [NR-eagl] Layer6(M6)(V) length: 3.018600e+03um, number of vias: 17
[03/10 12:48:05     48] [NR-eagl] Layer7(M7)(H) length: 6.721000e+02um, number of vias: 10
[03/10 12:48:05     48] [NR-eagl] Layer8(M8)(V) length: 1.528000e+02um, number of vias: 0
[03/10 12:48:05     48] [NR-eagl] Total length: 6.058845e+04um, number of vias: 21816
[03/10 12:48:05     48] [NR-eagl] End Peak syMemory usage = 991.3 MB
[03/10 12:48:05     48] [NR-eagl] Early Global Router Kernel+IO runtime : 0.08 seconds
[03/10 12:48:05     48] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 991.3M **
[03/10 12:48:05     48] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 12:48:05     48] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/10 12:48:05     48] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 12:48:05     48] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 12:48:05     48] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 12:48:05     48] -setupDynamicPowerViewAsDefaultView false
[03/10 12:48:05     48]                                            # bool, default=false, private
[03/10 12:48:05     48] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/10 12:48:05     48] #spOpts: N=65 
[03/10 12:48:05     48] Core basic site is core
[03/10 12:48:05     48] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:48:05     48] #spOpts: N=65 mergeVia=F 
[03/10 12:48:05     48] GigaOpt running with 1 threads.
[03/10 12:48:05     48] Info: 1 threads available for lower-level modules during optimization.
[03/10 12:48:05     48] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 12:48:05     48] 	Cell FILL1_LL, site bcore.
[03/10 12:48:05     48] 	Cell FILL_NW_HH, site bcore.
[03/10 12:48:05     48] 	Cell FILL_NW_LL, site bcore.
[03/10 12:48:05     48] 	Cell GFILL, site gacore.
[03/10 12:48:05     48] 	Cell GFILL10, site gacore.
[03/10 12:48:05     48] 	Cell GFILL2, site gacore.
[03/10 12:48:05     48] 	Cell GFILL3, site gacore.
[03/10 12:48:05     48] 	Cell GFILL4, site gacore.
[03/10 12:48:05     48] 	Cell LVLLHCD1, site bcore.
[03/10 12:48:05     48] 	Cell LVLLHCD2, site bcore.
[03/10 12:48:05     48] 	Cell LVLLHCD4, site bcore.
[03/10 12:48:05     48] 	Cell LVLLHCD8, site bcore.
[03/10 12:48:05     48] 	Cell LVLLHD1, site bcore.
[03/10 12:48:05     48] 	Cell LVLLHD2, site bcore.
[03/10 12:48:05     48] 	Cell LVLLHD4, site bcore.
[03/10 12:48:05     48] 	Cell LVLLHD8, site bcore.
[03/10 12:48:05     48] .
[03/10 12:48:05     48] Updating RC grid for preRoute extraction ...
[03/10 12:48:05     48] Initializing multi-corner capacitance tables ... 
[03/10 12:48:05     48] Initializing multi-corner resistance tables ...
[03/10 12:48:05     48] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/10 12:48:05     48] Type 'man IMPTS-403' for more detail.
[03/10 12:48:07     49] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1021.3M, totSessionCpu=0:00:50 **
[03/10 12:48:07     49] Added -handlePreroute to trialRouteMode
[03/10 12:48:07     49] *** optDesign -preCTS ***
[03/10 12:48:07     49] DRC Margin: user margin 0.0; extra margin 0.2
[03/10 12:48:07     49] Setup Target Slack: user slack 0; extra slack 0.1
[03/10 12:48:07     49] Hold Target Slack: user slack 0
[03/10 12:48:07     49] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 12:48:07     49] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 12:48:07     49] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 12:48:07     49] -setupDynamicPowerViewAsDefaultView false
[03/10 12:48:07     49]                                            # bool, default=false, private
[03/10 12:48:07     49] Start to check current routing status for nets...
[03/10 12:48:07     49] Using hname+ instead name for net compare
[03/10 12:48:07     49] All nets are already routed correctly.
[03/10 12:48:07     49] End to check current routing status for nets (mem=1023.3M)
[03/10 12:48:07     49] Extraction called for design 'sram_w16' of instances=1838 and nets=1911 using extraction engine 'preRoute' .
[03/10 12:48:07     49] PreRoute RC Extraction called for design sram_w16.
[03/10 12:48:07     49] RC Extraction called in multi-corner(2) mode.
[03/10 12:48:07     49] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 12:48:07     49] RCMode: PreRoute
[03/10 12:48:07     49]       RC Corner Indexes            0       1   
[03/10 12:48:07     49] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 12:48:07     49] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:07     49] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:07     49] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:07     49] Shrink Factor                : 1.00000
[03/10 12:48:07     49] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 12:48:07     49] Using capacitance table file ...
[03/10 12:48:07     49] Updating RC grid for preRoute extraction ...
[03/10 12:48:07     49] Initializing multi-corner capacitance tables ... 
[03/10 12:48:07     49] Initializing multi-corner resistance tables ...
[03/10 12:48:07     49] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1020.043M)
[03/10 12:48:07     49] ** Profile ** Start :  cpu=0:00:00.0, mem=1020.0M
[03/10 12:48:07     50] ** Profile ** Other data :  cpu=0:00:00.0, mem=1021.0M
[03/10 12:48:07     50] #################################################################################
[03/10 12:48:07     50] # Design Stage: PreRoute
[03/10 12:48:07     50] # Design Name: sram_w16
[03/10 12:48:07     50] # Design Mode: 65nm
[03/10 12:48:07     50] # Analysis Mode: MMMC Non-OCV 
[03/10 12:48:07     50] # Parasitics Mode: No SPEF/RCDB
[03/10 12:48:07     50] # Signoff Settings: SI Off 
[03/10 12:48:07     50] #################################################################################
[03/10 12:48:07     50] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:48:07     50] Calculate delays in BcWc mode...
[03/10 12:48:07     50] Topological Sorting (CPU = 0:00:00.0, MEM = 1035.9M, InitMEM = 1035.9M)
[03/10 12:48:07     50] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:48:07     50] End delay calculation. (MEM=1112.24 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 12:48:07     50] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1112.2M) ***
[03/10 12:48:07     50] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:50.4 mem=1112.2M)
[03/10 12:48:07     50] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1112.2M
[03/10 12:48:07     50] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1112.2M
[03/10 12:48:07     50] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.445  |
|           TNS (ns):| -5315.7 |
|    Violating Paths:|  1152   |
|          All Paths:|  2176   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     33 (33)      |   -0.238   |     33 (33)      |
|   max_tran     |    33 (2161)     |   -6.446   |    33 (2161)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.744%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1112.2M
[03/10 12:48:07     50] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1057.0M, totSessionCpu=0:00:50 **
[03/10 12:48:07     50] ** INFO : this run is activating medium effort placeOptDesign flow
[03/10 12:48:07     50] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:07     50] #spOpts: N=65 mergeVia=F 
[03/10 12:48:07     50] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:07     50] #spOpts: N=65 mergeVia=F 
[03/10 12:48:07     50] *** Starting optimizing excluded clock nets MEM= 1050.0M) ***
[03/10 12:48:07     50] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1050.0M) ***
[03/10 12:48:07     50] 
[03/10 12:48:07     50] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 12:48:07     50] 
[03/10 12:48:07     50] Type 'man IMPOPT-3663' for more detail.
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Power view               = WC_VIEW
[03/10 12:48:08     50] Number of VT partitions  = 2
[03/10 12:48:08     50] Standard cells in design = 811
[03/10 12:48:08     50] Instances in design      = 1838
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Instance distribution across the VT partitions:
[03/10 12:48:08     50] 
[03/10 12:48:08     50]  LVT : inst = 11 (0.6%), cells = 335 (41%)
[03/10 12:48:08     50]    Lib tcbn65gpluswc        : inst = 11 (0.6%)
[03/10 12:48:08     50] 
[03/10 12:48:08     50]  HVT : inst = 1827 (99.4%), cells = 457 (56%)
[03/10 12:48:08     50]    Lib tcbn65gpluswc        : inst = 1827 (99.4%)
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Reporting took 0 sec
[03/10 12:48:08     50] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:08     50] optDesignOneStep: Leakage Power Flow
[03/10 12:48:08     50] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:08     50] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:08     50] Design State:
[03/10 12:48:08     50]     #signal nets       :  1909
[03/10 12:48:08     50]     #routed signal nets:  0
[03/10 12:48:08     50]     #clock nets        :  0
[03/10 12:48:08     50]     #routed clock nets :  0
[03/10 12:48:08     50] OptMgr: Begin leakage power optimization
[03/10 12:48:08     50] OptMgr: Number of active setup views: 1
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Power Net Detected:
[03/10 12:48:08     50]     Voltage	    Name
[03/10 12:48:08     50]     0.00V	    VSS
[03/10 12:48:08     50]     0.90V	    VDD
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Begin Power Analysis
[03/10 12:48:08     50] 
[03/10 12:48:08     50]     0.00V	    VSS
[03/10 12:48:08     50]     0.90V	    VDD
[03/10 12:48:08     50] Begin Processing Timing Library for Power Calculation
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Begin Processing Timing Library for Power Calculation
[03/10 12:48:08     50] 
[03/10 12:48:08     50] 
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Begin Processing Power Net/Grid for Power Calculation
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.50MB/811.50MB)
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Begin Processing Timing Window Data for Power Calculation
[03/10 12:48:08     50] 
[03/10 12:48:08     50] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.62MB/811.62MB)
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Begin Processing User Attributes
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.65MB/811.65MB)
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Begin Processing Signal Activity
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.97MB/811.97MB)
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Begin Power Computation
[03/10 12:48:08     50] 
[03/10 12:48:08     50]       ----------------------------------------------------------
[03/10 12:48:08     50]       # of cell(s) missing both power/leakage table: 0
[03/10 12:48:08     50]       # of cell(s) missing power table: 0
[03/10 12:48:08     50]       # of cell(s) missing leakage table: 0
[03/10 12:48:08     50]       # of MSMV cell(s) missing power_level: 0
[03/10 12:48:08     50]       ----------------------------------------------------------
[03/10 12:48:08     50] 
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=812.13MB/812.13MB)
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Begin Processing User Attributes
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=812.13MB/812.13MB)
[03/10 12:48:08     50] 
[03/10 12:48:08     50] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=812.16MB/812.16MB)
[03/10 12:48:08     50] 
[03/10 12:48:08     50] OptMgr: Optimization mode is pre-route
[03/10 12:48:08     50] OptMgr: current WNS: -6.545 ns
[03/10 12:48:08     50] OptMgr: Using aggressive mode for Force Mode
[03/10 12:48:08     50] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:08     50] #spOpts: N=65 mergeVia=F 
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Design leakage power (state independent) = 0.067 mW
[03/10 12:48:08     51] Resizable instances =   1838 (100.0%), leakage = 0.067 mW (100.0%)
[03/10 12:48:08     51] Leakage power distribution among resizable instances:
[03/10 12:48:08     51]  Total LVT =     11 ( 0.6%), lkg = 0.000 mW ( 0.2%)
[03/10 12:48:08     51]    -ve slk =     11 ( 0.6%), lkg = 0.000 mW ( 0.2%)
[03/10 12:48:08     51]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 12:48:08     51]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 12:48:08     51]  Total HVT =   1827 (99.4%), lkg = 0.067 mW (99.8%)
[03/10 12:48:08     51]    -ve slk =   1827 (99.4%), lkg = 0.067 mW (99.8%)
[03/10 12:48:08     51] 
[03/10 12:48:08     51] OptMgr: Begin forced downsizing
[03/10 12:48:08     51] OptMgr: 30 instances resized in force mode
[03/10 12:48:08     51] OptMgr: Updating timing
[03/10 12:48:08     51] OptMgr: Design WNS: -9.793 ns
[03/10 12:48:08     51] OptMgr: 8 (27%) instances reverted to original cell
[03/10 12:48:08     51] OptMgr: Updating timing
[03/10 12:48:08     51] OptMgr: Design WNS: -9.584 ns
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Design leakage power (state independent) = 0.067 mW
[03/10 12:48:08     51] Resizable instances =   1838 (100.0%), leakage = 0.067 mW (100.0%)
[03/10 12:48:08     51] Leakage power distribution among resizable instances:
[03/10 12:48:08     51]  Total LVT =      7 ( 0.4%), lkg = 0.000 mW ( 0.1%)
[03/10 12:48:08     51]    -ve slk =      7 ( 0.4%), lkg = 0.000 mW ( 0.1%)
[03/10 12:48:08     51]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 12:48:08     51]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 12:48:08     51]  Total HVT =   1831 (99.6%), lkg = 0.067 mW (99.9%)
[03/10 12:48:08     51]    -ve slk =   1831 (99.6%), lkg = 0.067 mW (99.9%)
[03/10 12:48:08     51] 
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Summary: cell sizing
[03/10 12:48:08     51] 
[03/10 12:48:08     51]  22 instances changed cell type
[03/10 12:48:08     51] 
[03/10 12:48:08     51]                        UpSize    DownSize   SameSize   Total
[03/10 12:48:08     51]                        ------    --------   --------   -----
[03/10 12:48:08     51]     Sequential            0          0          0          0
[03/10 12:48:08     51]  Combinational            0          0         22         22
[03/10 12:48:08     51] 
[03/10 12:48:08     51]    16 instances changed cell type from      INR2XD0   to     INR2D0
[03/10 12:48:08     51]     4 instances changed cell type from        NR2D1   to     NR2XD0
[03/10 12:48:08     51]     2 instances changed cell type from       NR2XD0   to      NR2D0
[03/10 12:48:08     51]   checkSum: 22
[03/10 12:48:08     51] 
[03/10 12:48:08     51] 
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Begin Power Analysis
[03/10 12:48:08     51] 
[03/10 12:48:08     51]     0.00V	    VSS
[03/10 12:48:08     51]     0.90V	    VDD
[03/10 12:48:08     51] Begin Processing Timing Library for Power Calculation
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Begin Processing Timing Library for Power Calculation
[03/10 12:48:08     51] 
[03/10 12:48:08     51] 
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Begin Processing Power Net/Grid for Power Calculation
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.00MB/817.00MB)
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Begin Processing Timing Window Data for Power Calculation
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.00MB/817.00MB)
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Begin Processing User Attributes
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.00MB/817.00MB)
[03/10 12:48:08     51] 
[03/10 12:48:08     51] Begin Processing Signal Activity
[03/10 12:48:08     51] 
[03/10 12:48:09     51] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.00MB/817.00MB)
[03/10 12:48:09     51] 
[03/10 12:48:09     51] Begin Power Computation
[03/10 12:48:09     51] 
[03/10 12:48:09     51]       ----------------------------------------------------------
[03/10 12:48:09     51]       # of cell(s) missing both power/leakage table: 0
[03/10 12:48:09     51]       # of cell(s) missing power table: 0
[03/10 12:48:09     51]       # of cell(s) missing leakage table: 0
[03/10 12:48:09     51]       # of MSMV cell(s) missing power_level: 0
[03/10 12:48:09     51]       ----------------------------------------------------------
[03/10 12:48:09     51] 
[03/10 12:48:09     51] 
[03/10 12:48:09     51] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.00MB/817.00MB)
[03/10 12:48:09     51] 
[03/10 12:48:09     51] Begin Processing User Attributes
[03/10 12:48:09     51] 
[03/10 12:48:09     51] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.00MB/817.00MB)
[03/10 12:48:09     51] 
[03/10 12:48:09     51] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.00MB/817.00MB)
[03/10 12:48:09     51] 
[03/10 12:48:09     51] OptMgr: Leakage power optimization took: 1 seconds
[03/10 12:48:09     51] OptMgr: End leakage power optimization
[03/10 12:48:09     51] The useful skew maximum allowed delay is: 0.2
[03/10 12:48:09     51] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:09     51] optDesignOneStep: Leakage Power Flow
[03/10 12:48:09     51] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:09     51] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:10     53] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:10     53] #spOpts: N=65 
[03/10 12:48:10     53] *info: There are 18 candidate Buffer cells
[03/10 12:48:10     53] *info: There are 18 candidate Inverter cells
[03/10 12:48:12     54] 
[03/10 12:48:12     54] Netlist preparation processing... 
[03/10 12:48:12     54] 
[03/10 12:48:12     54] Constant propagation run...
[03/10 12:48:12     54] CPU of constant propagation run : 0:00:00.0 (mem :1203.7M)
[03/10 12:48:12     54] 
[03/10 12:48:12     54] Dangling output instance removal run...
[03/10 12:48:12     54] CPU of dangling output instance removal run : 0:00:00.0 (mem :1203.7M)
[03/10 12:48:12     54] 
[03/10 12:48:12     54] Dont care observability instance removal run...
[03/10 12:48:12     54] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1203.7M)
[03/10 12:48:12     54] 
[03/10 12:48:12     54] Removed instances... 
[03/10 12:48:12     54] 
[03/10 12:48:12     54] Replaced instances... 
[03/10 12:48:12     54] 
[03/10 12:48:12     54] Removed 0 instance
[03/10 12:48:12     54] 	CPU for removing db instances : 0:00:00.0 (mem :1203.7M)
[03/10 12:48:12     54] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1203.7M)
[03/10 12:48:12     54] CPU of: netlist preparation :0:00:00.0 (mem :1203.7M)
[03/10 12:48:12     54] 
[03/10 12:48:12     54] Mark undriven nets with IPOIgnored run...
[03/10 12:48:12     54] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1203.7M)
[03/10 12:48:12     54] *info: Marking 0 isolation instances dont touch
[03/10 12:48:12     54] *info: Marking 0 level shifter instances dont touch
[03/10 12:48:12     54] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:12     54] #spOpts: N=65 mergeVia=F 
[03/10 12:48:12     54] 
[03/10 12:48:12     54] Completed downsize cell map
[03/10 12:48:12     55] Forced downsizing resized 1 out of 1838 instances
[03/10 12:48:12     55]      #inst not ok to resize: 0
[03/10 12:48:12     55]      #inst with no smaller cells: 1826
[03/10 12:48:12     55] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:12     55] optDesignOneStep: Leakage Power Flow
[03/10 12:48:12     55] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:12     55] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:12     55] Begin: Area Reclaim Optimization
[03/10 12:48:13     56] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:13     56] #spOpts: N=65 mergeVia=F 
[03/10 12:48:13     56] Reclaim Optimization WNS Slack -9.484  TNS Slack -8734.669 Density 49.74
[03/10 12:48:13     56] +----------+---------+--------+---------+------------+--------+
[03/10 12:48:13     56] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/10 12:48:13     56] +----------+---------+--------+---------+------------+--------+
[03/10 12:48:13     56] |    49.74%|        -|  -9.484|-8734.669|   0:00:00.0| 1290.7M|
[03/10 12:48:13     56] |    49.74%|        0|  -9.484|-8734.669|   0:00:00.0| 1290.7M|
[03/10 12:48:13     56] |    49.74%|        0|  -9.484|-8734.669|   0:00:00.0| 1290.7M|
[03/10 12:48:13     56] |    49.74%|        0|  -9.484|-8734.669|   0:00:00.0| 1290.7M|
[03/10 12:48:13     56] +----------+---------+--------+---------+------------+--------+
[03/10 12:48:13     56] Reclaim Optimization End WNS Slack -9.484  TNS Slack -8734.669 Density 49.74
[03/10 12:48:13     56] 
[03/10 12:48:13     56] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/10 12:48:13     56] --------------------------------------------------------------
[03/10 12:48:13     56] |                                   | Total     | Sequential |
[03/10 12:48:13     56] --------------------------------------------------------------
[03/10 12:48:13     56] | Num insts resized                 |       0  |       0    |
[03/10 12:48:13     56] | Num insts undone                  |       0  |       0    |
[03/10 12:48:13     56] | Num insts Downsized               |       0  |       0    |
[03/10 12:48:13     56] | Num insts Samesized               |       0  |       0    |
[03/10 12:48:13     56] | Num insts Upsized                 |       0  |       0    |
[03/10 12:48:13     56] | Num multiple commits+uncommits    |       0  |       -    |
[03/10 12:48:13     56] --------------------------------------------------------------
[03/10 12:48:13     56] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:13     56] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:13     56] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:13     56] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[03/10 12:48:13     56] Executing incremental physical updates
[03/10 12:48:13     56] Executing incremental physical updates
[03/10 12:48:13     56] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1125.16M, totSessionCpu=0:00:56).
[03/10 12:48:13     56] Leakage Power Opt: re-selecting buf/inv list 
[03/10 12:48:13     56] Summary for sequential cells idenfication: 
[03/10 12:48:13     56] Identified SBFF number: 199
[03/10 12:48:13     56] Identified MBFF number: 0
[03/10 12:48:13     56] Not identified SBFF number: 0
[03/10 12:48:13     56] Not identified MBFF number: 0
[03/10 12:48:13     56] Number of sequential cells which are not FFs: 104
[03/10 12:48:13     56] 
[03/10 12:48:13     56] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:13     56] optDesignOneStep: Leakage Power Flow
[03/10 12:48:13     56] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:13     56] Begin: GigaOpt high fanout net optimization
[03/10 12:48:13     56] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:13     56] Summary for sequential cells idenfication: 
[03/10 12:48:13     56] Identified SBFF number: 199
[03/10 12:48:13     56] Identified MBFF number: 0
[03/10 12:48:13     56] Not identified SBFF number: 0
[03/10 12:48:13     56] Not identified MBFF number: 0
[03/10 12:48:13     56] Number of sequential cells which are not FFs: 104
[03/10 12:48:13     56] 
[03/10 12:48:13     56] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:13     56] #spOpts: N=65 
[03/10 12:48:15     58] DEBUG: @coeDRVCandCache::init.
[03/10 12:48:15     58] +----------+---------+--------+---------+------------+--------+
[03/10 12:48:15     58] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/10 12:48:15     58] +----------+---------+--------+---------+------------+--------+
[03/10 12:48:15     58] |    49.74%|        -|  -9.484|-8734.669|   0:00:00.0| 1258.7M|
[03/10 12:48:15     58] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 12:48:15     58] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 12:48:15     58] |    49.74%|        -|  -9.484|-8734.669|   0:00:00.0| 1258.7M|
[03/10 12:48:15     58] +----------+---------+--------+---------+------------+--------+
[03/10 12:48:15     58] 
[03/10 12:48:15     58] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1258.7M) ***
[03/10 12:48:15     58] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:15     58] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:15     58] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:15     58] DEBUG: @coeDRVCandCache::cleanup.
[03/10 12:48:15     58] End: GigaOpt high fanout net optimization
[03/10 12:48:15     58] Begin: GigaOpt DRV Optimization
[03/10 12:48:15     58] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/10 12:48:15     58] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:15     58] PhyDesignGrid: maxLocalDensity 3.00
[03/10 12:48:15     58] #spOpts: N=65 mergeVia=F 
[03/10 12:48:16     59] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:48:16     59] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 12:48:16     59] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:48:16     59] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 12:48:16     59] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:48:16     59] DEBUG: @coeDRVCandCache::init.
[03/10 12:48:16     59] Info: violation cost 30781.898438 (cap = 354.897217, tran = 30427.003906, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 12:48:16     59] |    33   |  2161   |    33   |     33  |     0   |     0   |     0   |     0   | -9.48 |          0|          0|          0|  49.74  |            |           |
[03/10 12:48:18     60] Info: violation cost 3.443624 (cap = 0.092125, tran = 3.351499, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 12:48:18     60] |     7   |   363   |     1   |      1  |     0   |     0   |     0   |     0   | -0.50 |         33|          0|         26|  50.20  |   0:00:02.0|    1270.8M|
[03/10 12:48:18     61] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 12:48:18     61] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.49 |          0|          0|          7|  50.24  |   0:00:00.0|    1270.8M|
[03/10 12:48:18     61] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:48:18     61] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:18     61] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:18     61] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:18     61] 
[03/10 12:48:18     61] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1270.8M) ***
[03/10 12:48:18     61] 
[03/10 12:48:18     61] DEBUG: @coeDRVCandCache::cleanup.
[03/10 12:48:18     61] End: GigaOpt DRV Optimization
[03/10 12:48:18     61] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/10 12:48:18     61] Leakage Power Opt: resetting the buf/inv selection
[03/10 12:48:18     61] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1137.3M, totSessionCpu=0:01:01 **
[03/10 12:48:18     61] Leakage Power Opt: re-selecting buf/inv list 
[03/10 12:48:18     61] Summary for sequential cells idenfication: 
[03/10 12:48:18     61] Identified SBFF number: 199
[03/10 12:48:18     61] Identified MBFF number: 0
[03/10 12:48:18     61] Not identified SBFF number: 0
[03/10 12:48:18     61] Not identified MBFF number: 0
[03/10 12:48:18     61] Number of sequential cells which are not FFs: 104
[03/10 12:48:18     61] 
[03/10 12:48:18     61] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:18     61] optDesignOneStep: Leakage Power Flow
[03/10 12:48:18     61] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:18     61] Begin: GigaOpt Global Optimization
[03/10 12:48:18     61] *info: use new DP (enabled)
[03/10 12:48:18     61] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:18     61] PhyDesignGrid: maxLocalDensity 1.20
[03/10 12:48:18     61] #spOpts: N=65 mergeVia=F 
[03/10 12:48:18     61] Summary for sequential cells idenfication: 
[03/10 12:48:18     61] Identified SBFF number: 199
[03/10 12:48:18     61] Identified MBFF number: 0
[03/10 12:48:18     61] Not identified SBFF number: 0
[03/10 12:48:18     61] Not identified MBFF number: 0
[03/10 12:48:18     61] Number of sequential cells which are not FFs: 104
[03/10 12:48:18     61] 
[03/10 12:48:21     64] *info: 1 clock net excluded
[03/10 12:48:21     64] *info: 2 special nets excluded.
[03/10 12:48:21     64] *info: 2 no-driver nets excluded.
[03/10 12:48:23     65] ** GigaOpt Global Opt WNS Slack -0.489  TNS Slack -183.810 
[03/10 12:48:23     65] +--------+--------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:48:23     65] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[03/10 12:48:23     65] +--------+--------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:48:23     65] |  -0.489|-183.810|    50.24%|   0:00:00.0| 1283.8M|   WC_VIEW|  default| memory8_reg_8_/E    |
[03/10 12:48:24     67] |  -0.236| -19.789|    50.33%|   0:00:01.0| 1294.3M|   WC_VIEW|  default| Q_reg_9_/D          |
[03/10 12:48:25     68] |  -0.065|  -0.498|    50.46%|   0:00:01.0| 1295.3M|   WC_VIEW|  default| Q_reg_9_/D          |
[03/10 12:48:25     68] |  -0.065|  -0.498|    50.46%|   0:00:00.0| 1295.3M|   WC_VIEW|  default| Q_reg_9_/D          |
[03/10 12:48:25     68] |  -0.018|  -0.043|    50.47%|   0:00:00.0| 1295.3M|   WC_VIEW|  default| Q_reg_40_/D         |
[03/10 12:48:25     68] |  -0.004|  -0.004|    50.46%|   0:00:00.0| 1295.3M|   WC_VIEW|  default| Q_reg_40_/D         |
[03/10 12:48:26     68] |   0.000|   0.000|    50.47%|   0:00:01.0| 1295.3M|        NA|       NA| NA                  |
[03/10 12:48:26     68] +--------+--------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:48:26     68] 
[03/10 12:48:26     68] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1295.3M) ***
[03/10 12:48:26     68] 
[03/10 12:48:26     68] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1295.3M) ***
[03/10 12:48:26     68] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:26     68] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:26     68] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:26     68] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/10 12:48:26     68] End: GigaOpt Global Optimization
[03/10 12:48:26     68] Leakage Power Opt: resetting the buf/inv selection
[03/10 12:48:26     68] 
[03/10 12:48:26     68] Active setup views:
[03/10 12:48:26     68]  WC_VIEW
[03/10 12:48:26     68]   Dominating endpoints: 0
[03/10 12:48:26     68]   Dominating TNS: -0.000
[03/10 12:48:26     68] 
[03/10 12:48:26     68] *** Timing NOT met, worst failing slack is 0.004
[03/10 12:48:26     68] *** Check timing (0:00:00.0)
[03/10 12:48:26     68] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:26     68] optDesignOneStep: Leakage Power Flow
[03/10 12:48:26     68] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:26     68] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:26     68] Begin: Area Reclaim Optimization
[03/10 12:48:27     69] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:27     69] #spOpts: N=65 mergeVia=F 
[03/10 12:48:27     69] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.47
[03/10 12:48:27     69] +----------+---------+--------+--------+------------+--------+
[03/10 12:48:27     69] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 12:48:27     69] +----------+---------+--------+--------+------------+--------+
[03/10 12:48:27     69] |    50.47%|        -|   0.000|   0.000|   0:00:00.0| 1307.7M|
[03/10 12:48:27     70] |    50.47%|        0|   0.000|   0.000|   0:00:00.0| 1309.5M|
[03/10 12:48:27     70] |    50.47%|        0|   0.000|   0.000|   0:00:00.0| 1309.5M|
[03/10 12:48:27     70] |    50.46%|        1|   0.000|   0.000|   0:00:00.0| 1309.5M|
[03/10 12:48:27     70] |    50.37%|       20|   0.000|   0.000|   0:00:00.0| 1309.5M|
[03/10 12:48:27     70] |    50.37%|        1|   0.000|   0.000|   0:00:00.0| 1309.5M|
[03/10 12:48:27     70] |    50.37%|        0|   0.000|   0.000|   0:00:00.0| 1309.5M|
[03/10 12:48:27     70] +----------+---------+--------+--------+------------+--------+
[03/10 12:48:27     70] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.37
[03/10 12:48:27     70] 
[03/10 12:48:27     70] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 21 **
[03/10 12:48:27     70] --------------------------------------------------------------
[03/10 12:48:27     70] |                                   | Total     | Sequential |
[03/10 12:48:27     70] --------------------------------------------------------------
[03/10 12:48:27     70] | Num insts resized                 |      20  |       0    |
[03/10 12:48:27     70] | Num insts undone                  |       0  |       0    |
[03/10 12:48:27     70] | Num insts Downsized               |      20  |       0    |
[03/10 12:48:27     70] | Num insts Samesized               |       0  |       0    |
[03/10 12:48:27     70] | Num insts Upsized                 |       0  |       0    |
[03/10 12:48:27     70] | Num multiple commits+uncommits    |       1  |       -    |
[03/10 12:48:27     70] --------------------------------------------------------------
[03/10 12:48:27     70] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:27     70] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:27     70] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:27     70] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
[03/10 12:48:27     70] Executing incremental physical updates
[03/10 12:48:27     70] Executing incremental physical updates
[03/10 12:48:27     70] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1151.91M, totSessionCpu=0:01:10).
[03/10 12:48:27     70] setup target slack: 0.1
[03/10 12:48:27     70] extra slack: 0.1
[03/10 12:48:27     70] std delay: 0.0142
[03/10 12:48:27     70] real setup target slack: 0.0142
[03/10 12:48:27     70] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:27     70] #spOpts: N=65 
[03/10 12:48:27     70] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 12:48:27     70] [NR-eagl] Started earlyGlobalRoute kernel
[03/10 12:48:27     70] [NR-eagl] Initial Peak syMemory usage = 1159.9 MB
[03/10 12:48:27     70] (I)       Reading DB...
[03/10 12:48:27     70] (I)       congestionReportName   : 
[03/10 12:48:27     70] (I)       buildTerm2TermWires    : 0
[03/10 12:48:27     70] (I)       doTrackAssignment      : 1
[03/10 12:48:27     70] (I)       dumpBookshelfFiles     : 0
[03/10 12:48:27     70] (I)       numThreads             : 1
[03/10 12:48:27     70] [NR-eagl] honorMsvRouteConstraint: false
[03/10 12:48:27     70] (I)       honorPin               : false
[03/10 12:48:27     70] (I)       honorPinGuide          : true
[03/10 12:48:27     70] (I)       honorPartition         : false
[03/10 12:48:27     70] (I)       allowPartitionCrossover: false
[03/10 12:48:27     70] (I)       honorSingleEntry       : true
[03/10 12:48:27     70] (I)       honorSingleEntryStrong : true
[03/10 12:48:27     70] (I)       handleViaSpacingRule   : false
[03/10 12:48:27     70] (I)       PDConstraint           : none
[03/10 12:48:27     70] (I)       expBetterNDRHandling   : false
[03/10 12:48:27     70] [NR-eagl] honorClockSpecNDR      : 0
[03/10 12:48:27     70] (I)       routingEffortLevel     : 3
[03/10 12:48:27     70] [NR-eagl] minRouteLayer          : 2
[03/10 12:48:27     70] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 12:48:27     70] (I)       numRowsPerGCell        : 1
[03/10 12:48:27     70] (I)       speedUpLargeDesign     : 0
[03/10 12:48:27     70] (I)       speedUpBlkViolationClean: 0
[03/10 12:48:27     70] (I)       multiThreadingTA       : 0
[03/10 12:48:27     70] (I)       blockedPinEscape       : 1
[03/10 12:48:27     70] (I)       blkAwareLayerSwitching : 0
[03/10 12:48:27     70] (I)       betterClockWireModeling: 1
[03/10 12:48:27     70] (I)       punchThroughDistance   : 500.00
[03/10 12:48:27     70] (I)       scenicBound            : 1.15
[03/10 12:48:27     70] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 12:48:27     70] (I)       source-to-sink ratio   : 0.00
[03/10 12:48:27     70] (I)       targetCongestionRatioH : 1.00
[03/10 12:48:27     70] (I)       targetCongestionRatioV : 1.00
[03/10 12:48:27     70] (I)       layerCongestionRatio   : 0.70
[03/10 12:48:27     70] (I)       m1CongestionRatio      : 0.10
[03/10 12:48:27     70] (I)       m2m3CongestionRatio    : 0.70
[03/10 12:48:27     70] (I)       localRouteEffort       : 1.00
[03/10 12:48:27     70] (I)       numSitesBlockedByOneVia: 8.00
[03/10 12:48:27     70] (I)       supplyScaleFactorH     : 1.00
[03/10 12:48:27     70] (I)       supplyScaleFactorV     : 1.00
[03/10 12:48:27     70] (I)       highlight3DOverflowFactor: 0.00
[03/10 12:48:27     70] (I)       doubleCutViaModelingRatio: 0.00
[03/10 12:48:27     70] (I)       blockTrack             : 
[03/10 12:48:27     70] (I)       readTROption           : true
[03/10 12:48:27     70] (I)       extraSpacingBothSide   : false
[03/10 12:48:27     70] [NR-eagl] numTracksPerClockWire  : 0
[03/10 12:48:27     70] (I)       routeSelectedNetsOnly  : false
[03/10 12:48:27     70] (I)       before initializing RouteDB syMemory usage = 1159.9 MB
[03/10 12:48:27     70] (I)       starting read tracks
[03/10 12:48:27     70] (I)       build grid graph
[03/10 12:48:27     70] (I)       build grid graph start
[03/10 12:48:27     70] [NR-eagl] Layer1 has no routable track
[03/10 12:48:27     70] [NR-eagl] Layer2 has single uniform track structure
[03/10 12:48:27     70] [NR-eagl] Layer3 has single uniform track structure
[03/10 12:48:27     70] [NR-eagl] Layer4 has single uniform track structure
[03/10 12:48:27     70] [NR-eagl] Layer5 has single uniform track structure
[03/10 12:48:27     70] [NR-eagl] Layer6 has single uniform track structure
[03/10 12:48:27     70] [NR-eagl] Layer7 has single uniform track structure
[03/10 12:48:27     70] [NR-eagl] Layer8 has single uniform track structure
[03/10 12:48:27     70] (I)       build grid graph end
[03/10 12:48:27     70] (I)       Layer1   numNetMinLayer=1954
[03/10 12:48:27     70] (I)       Layer2   numNetMinLayer=0
[03/10 12:48:27     70] (I)       Layer3   numNetMinLayer=0
[03/10 12:48:27     70] (I)       Layer4   numNetMinLayer=0
[03/10 12:48:27     70] (I)       Layer5   numNetMinLayer=0
[03/10 12:48:27     70] (I)       Layer6   numNetMinLayer=0
[03/10 12:48:27     70] (I)       Layer7   numNetMinLayer=0
[03/10 12:48:27     70] (I)       Layer8   numNetMinLayer=0
[03/10 12:48:27     70] (I)       numViaLayers=7
[03/10 12:48:27     70] (I)       end build via table
[03/10 12:48:27     70] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2936 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 12:48:27     70] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 12:48:27     70] (I)       readDataFromPlaceDB
[03/10 12:48:27     70] (I)       Read net information..
[03/10 12:48:27     70] [NR-eagl] Read numTotalNets=1954  numIgnoredNets=0
[03/10 12:48:27     70] (I)       Read testcase time = 0.000 seconds
[03/10 12:48:27     70] 
[03/10 12:48:27     70] (I)       totalPins=8103  totalGlobalPin=7657 (94.50%)
[03/10 12:48:27     70] (I)       Model blockage into capacity
[03/10 12:48:27     70] (I)       Read numBlocks=2936  numPreroutedWires=0  numCapScreens=0
[03/10 12:48:27     70] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 12:48:27     70] (I)       blocked area on Layer2 : 18575795200  (15.10%)
[03/10 12:48:27     70] (I)       blocked area on Layer3 : 6572720000  (5.34%)
[03/10 12:48:27     70] (I)       blocked area on Layer4 : 47567096000  (38.65%)
[03/10 12:48:27     70] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 12:48:27     70] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 12:48:27     70] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 12:48:27     70] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 12:48:27     70] (I)       Modeling time = 0.010 seconds
[03/10 12:48:27     70] 
[03/10 12:48:27     70] (I)       Number of ignored nets = 0
[03/10 12:48:27     70] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 12:48:27     70] (I)       Number of clock nets = 1.  Ignored: No
[03/10 12:48:27     70] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 12:48:27     70] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 12:48:27     70] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 12:48:27     70] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 12:48:27     70] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 12:48:27     70] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 12:48:27     70] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 12:48:27     70] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 12:48:27     70] (I)       Before initializing earlyGlobalRoute syMemory usage = 1159.9 MB
[03/10 12:48:27     70] (I)       Layer1  viaCost=300.00
[03/10 12:48:27     70] (I)       Layer2  viaCost=100.00
[03/10 12:48:27     70] (I)       Layer3  viaCost=100.00
[03/10 12:48:27     70] (I)       Layer4  viaCost=100.00
[03/10 12:48:27     70] (I)       Layer5  viaCost=100.00
[03/10 12:48:27     70] (I)       Layer6  viaCost=200.00
[03/10 12:48:27     70] (I)       Layer7  viaCost=100.00
[03/10 12:48:27     70] (I)       ---------------------Grid Graph Info--------------------
[03/10 12:48:27     70] (I)       routing area        :  (0, 0) - (352000, 349600)
[03/10 12:48:27     70] (I)       core area           :  (20000, 20000) - (332000, 329600)
[03/10 12:48:27     70] (I)       Site Width          :   400  (dbu)
[03/10 12:48:27     70] (I)       Row Height          :  3600  (dbu)
[03/10 12:48:27     70] (I)       GCell Width         :  3600  (dbu)
[03/10 12:48:27     70] (I)       GCell Height        :  3600  (dbu)
[03/10 12:48:27     70] (I)       grid                :    98    97     8
[03/10 12:48:27     70] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 12:48:27     70] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 12:48:27     70] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 12:48:27     70] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 12:48:27     70] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 12:48:27     70] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 12:48:27     70] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 12:48:27     70] (I)       Total num of tracks :     0   880   873   880   873   880   218   220
[03/10 12:48:27     70] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 12:48:27     70] (I)       --------------------------------------------------------
[03/10 12:48:27     70] 
[03/10 12:48:27     70] [NR-eagl] ============ Routing rule table ============
[03/10 12:48:27     70] [NR-eagl] Rule id 0. Nets 1954 
[03/10 12:48:27     70] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 12:48:27     70] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 12:48:27     70] [NR-eagl] ========================================
[03/10 12:48:27     70] [NR-eagl] 
[03/10 12:48:27     70] (I)       After initializing earlyGlobalRoute syMemory usage = 1159.9 MB
[03/10 12:48:27     70] (I)       Loading and dumping file time : 0.02 seconds
[03/10 12:48:27     70] (I)       ============= Initialization =============
[03/10 12:48:27     70] (I)       total 2D Cap : 415624 = (186044 H, 229580 V)
[03/10 12:48:27     70] [NR-eagl] Layer group 1: route 1954 net(s) in layer range [2, 8]
[03/10 12:48:27     70] (I)       ============  Phase 1a Route ============
[03/10 12:48:27     70] (I)       Phase 1a runs 0.01 seconds
[03/10 12:48:27     70] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 12:48:27     70] (I)       Usage: 32596 = (17422 H, 15174 V) = (9.36% H, 6.61% V) = (3.136e+04um H, 2.731e+04um V)
[03/10 12:48:27     70] (I)       
[03/10 12:48:27     70] (I)       ============  Phase 1b Route ============
[03/10 12:48:27     70] (I)       Phase 1b runs 0.00 seconds
[03/10 12:48:27     70] (I)       Usage: 32596 = (17422 H, 15174 V) = (9.36% H, 6.61% V) = (3.136e+04um H, 2.731e+04um V)
[03/10 12:48:27     70] (I)       
[03/10 12:48:27     70] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.867280e+04um
[03/10 12:48:27     70] (I)       ============  Phase 1c Route ============
[03/10 12:48:27     70] (I)       Usage: 32596 = (17422 H, 15174 V) = (9.36% H, 6.61% V) = (3.136e+04um H, 2.731e+04um V)
[03/10 12:48:27     70] (I)       
[03/10 12:48:27     70] (I)       ============  Phase 1d Route ============
[03/10 12:48:27     70] (I)       Usage: 32596 = (17422 H, 15174 V) = (9.36% H, 6.61% V) = (3.136e+04um H, 2.731e+04um V)
[03/10 12:48:27     70] (I)       
[03/10 12:48:27     70] (I)       ============  Phase 1e Route ============
[03/10 12:48:27     70] (I)       Phase 1e runs 0.00 seconds
[03/10 12:48:27     70] (I)       Usage: 32596 = (17422 H, 15174 V) = (9.36% H, 6.61% V) = (3.136e+04um H, 2.731e+04um V)
[03/10 12:48:27     70] (I)       
[03/10 12:48:27     70] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.867280e+04um
[03/10 12:48:27     70] [NR-eagl] 
[03/10 12:48:27     70] (I)       ============  Phase 1l Route ============
[03/10 12:48:27     70] (I)       dpBasedLA: time=0.01  totalOF=607  totalVia=15655  totalWL=32596  total(Via+WL)=48251 
[03/10 12:48:27     70] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 12:48:27     70] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[03/10 12:48:27     70] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.11% V
[03/10 12:48:27     70] (I)       
[03/10 12:48:27     70] [NR-eagl] End Peak syMemory usage = 1159.9 MB
[03/10 12:48:27     70] [NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
[03/10 12:48:27     70] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:27     70] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 12:48:27     70] 
[03/10 12:48:27     70] ** np local hotspot detection info verbose **
[03/10 12:48:27     70] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:27     70] 
[03/10 12:48:27     70] #spOpts: N=65 
[03/10 12:48:28     70] Apply auto density screen in post-place stage.
[03/10 12:48:28     70] Auto density screen increases utilization from 0.504 to 0.504
[03/10 12:48:28     70] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1159.9M
[03/10 12:48:28     70] *** Starting refinePlace (0:01:11 mem=1159.9M) ***
[03/10 12:48:28     70] Total net bbox length = 3.479e+04 (1.959e+04 1.520e+04) (ext = 1.224e+04)
[03/10 12:48:28     70] default core: bins with density >  0.75 =  3.7 % ( 3 / 81 )
[03/10 12:48:28     70] Density distribution unevenness ratio = 16.504%
[03/10 12:48:28     70] RPlace IncrNP: Rollback Lev = -5
[03/10 12:48:28     70] RPlace: Density =0.816667, incremental np is triggered.
[03/10 12:48:28     70] nrCritNet: 0.00% ( 0 / 1954 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[03/10 12:48:29     70] Congestion driven padding in post-place stage.
[03/10 12:48:29     70] Congestion driven padding increases utilization from 0.726 to 0.727
[03/10 12:48:29     70] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1159.9M
[03/10 12:48:31     73] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:31     73] Density distribution unevenness ratio = 13.692%
[03/10 12:48:31     73] RPlace postIncrNP: Density = 0.816667 -> 0.724444.
[03/10 12:48:31     73] RPlace postIncrNP Info: Density distribution changes:
[03/10 12:48:31     73] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:31     73] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:31     73] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:31     73] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:31     73] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:31     73] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:31     73] [0.80 - 0.85] :	 1 (1.23%) -> 0 (0.00%)
[03/10 12:48:31     73] [CPU] RefinePlace/IncrNP (cpu=0:00:02.8, real=0:00:03.0, mem=1167.9MB) @(0:01:11 - 0:01:13).
[03/10 12:48:31     73] Move report: incrNP moves 1883 insts, mean move: 12.05 um, max move: 44.80 um
[03/10 12:48:31     73] 	Max move on inst (Q_reg_4_): (73.00, 146.80) --> (94.40, 123.40)
[03/10 12:48:31     73] Move report: Timing Driven Placement moves 1883 insts, mean move: 12.05 um, max move: 44.80 um
[03/10 12:48:31     73] 	Max move on inst (Q_reg_4_): (73.00, 146.80) --> (94.40, 123.40)
[03/10 12:48:31     73] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1167.9MB
[03/10 12:48:31     73] Starting refinePlace ...
[03/10 12:48:31     73] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:31     73] Density distribution unevenness ratio = 13.692%
[03/10 12:48:31     73]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 12:48:31     73] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1167.9MB) @(0:01:13 - 0:01:13).
[03/10 12:48:31     73] Move report: preRPlace moves 94 insts, mean move: 0.44 um, max move: 2.40 um
[03/10 12:48:31     73] 	Max move on inst (memory14_reg_35_): (111.60, 71.20) --> (111.00, 69.40)
[03/10 12:48:31     73] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/10 12:48:31     73] wireLenOptFixPriorityInst 0 inst fixed
[03/10 12:48:31     73] Placement tweakage begins.
[03/10 12:48:31     73] wire length = 6.262e+04
[03/10 12:48:31     73] wire length = 6.131e+04
[03/10 12:48:31     73] Placement tweakage ends.
[03/10 12:48:31     73] Move report: tweak moves 132 insts, mean move: 4.53 um, max move: 13.00 um
[03/10 12:48:31     73] 	Max move on inst (FE_OFC68_n916): (155.20, 60.40) --> (142.20, 60.40)
[03/10 12:48:31     73] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1167.9MB) @(0:01:13 - 0:01:14).
[03/10 12:48:31     73] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:31     73] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1167.9MB) @(0:01:14 - 0:01:14).
[03/10 12:48:31     73] Move report: Detail placement moves 219 insts, mean move: 2.91 um, max move: 13.00 um
[03/10 12:48:31     73] 	Max move on inst (FE_OFC68_n916): (155.20, 60.40) --> (142.20, 60.40)
[03/10 12:48:31     73] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1167.9MB
[03/10 12:48:32     73] Statistics of distance of Instance movement in refine placement:
[03/10 12:48:32     73]   maximum (X+Y) =        44.80 um
[03/10 12:48:32     73]   inst (Q_reg_4_) with max move: (73, 146.8) -> (94.4, 123.4)
[03/10 12:48:32     73]   mean    (X+Y) =        12.04 um
[03/10 12:48:32     73] Total instances flipped for WireLenOpt: 120
[03/10 12:48:32     73] Summary Report:
[03/10 12:48:32     73] Instances move: 1883 (out of 1883 movable)
[03/10 12:48:32     73] Mean displacement: 12.04 um
[03/10 12:48:32     73] Max displacement: 44.80 um (Instance: Q_reg_4_) (73, 146.8) -> (94.4, 123.4)
[03/10 12:48:32     73] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/10 12:48:32     73] Total instances moved : 1883
[03/10 12:48:32     73] Total net bbox length = 3.453e+04 (1.991e+04 1.462e+04) (ext = 1.075e+04)
[03/10 12:48:32     73] Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1167.9MB
[03/10 12:48:32     73] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:03.0, mem=1167.9MB) @(0:01:11 - 0:01:14).
[03/10 12:48:32     73] *** Finished refinePlace (0:01:14 mem=1167.9M) ***
[03/10 12:48:32     73] #spOpts: N=65 
[03/10 12:48:32     73] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:32     73] Density distribution unevenness ratio = 13.698%
[03/10 12:48:32     73] Trial Route Overflow 0(H) 0(V)
[03/10 12:48:32     73] Starting congestion repair ...
[03/10 12:48:32     73] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/10 12:48:32     73] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 12:48:32     73] (I)       Reading DB...
[03/10 12:48:32     73] (I)       congestionReportName   : 
[03/10 12:48:32     73] (I)       buildTerm2TermWires    : 1
[03/10 12:48:32     73] (I)       doTrackAssignment      : 1
[03/10 12:48:32     73] (I)       dumpBookshelfFiles     : 0
[03/10 12:48:32     73] (I)       numThreads             : 1
[03/10 12:48:32     73] [NR-eagl] honorMsvRouteConstraint: false
[03/10 12:48:32     73] (I)       honorPin               : false
[03/10 12:48:32     73] (I)       honorPinGuide          : true
[03/10 12:48:32     73] (I)       honorPartition         : false
[03/10 12:48:32     73] (I)       allowPartitionCrossover: false
[03/10 12:48:32     73] (I)       honorSingleEntry       : true
[03/10 12:48:32     73] (I)       honorSingleEntryStrong : true
[03/10 12:48:32     73] (I)       handleViaSpacingRule   : false
[03/10 12:48:32     73] (I)       PDConstraint           : none
[03/10 12:48:32     73] (I)       expBetterNDRHandling   : false
[03/10 12:48:32     73] [NR-eagl] honorClockSpecNDR      : 0
[03/10 12:48:32     73] (I)       routingEffortLevel     : 3
[03/10 12:48:32     73] [NR-eagl] minRouteLayer          : 2
[03/10 12:48:32     73] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 12:48:32     73] (I)       numRowsPerGCell        : 1
[03/10 12:48:32     73] (I)       speedUpLargeDesign     : 0
[03/10 12:48:32     73] (I)       speedUpBlkViolationClean: 0
[03/10 12:48:32     73] (I)       multiThreadingTA       : 0
[03/10 12:48:32     73] (I)       blockedPinEscape       : 1
[03/10 12:48:32     73] (I)       blkAwareLayerSwitching : 0
[03/10 12:48:32     73] (I)       betterClockWireModeling: 1
[03/10 12:48:32     73] (I)       punchThroughDistance   : 500.00
[03/10 12:48:32     73] (I)       scenicBound            : 1.15
[03/10 12:48:32     73] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 12:48:32     73] (I)       source-to-sink ratio   : 0.00
[03/10 12:48:32     73] (I)       targetCongestionRatioH : 1.00
[03/10 12:48:32     73] (I)       targetCongestionRatioV : 1.00
[03/10 12:48:32     73] (I)       layerCongestionRatio   : 0.70
[03/10 12:48:32     73] (I)       m1CongestionRatio      : 0.10
[03/10 12:48:32     73] (I)       m2m3CongestionRatio    : 0.70
[03/10 12:48:32     73] (I)       localRouteEffort       : 1.00
[03/10 12:48:32     73] (I)       numSitesBlockedByOneVia: 8.00
[03/10 12:48:32     73] (I)       supplyScaleFactorH     : 1.00
[03/10 12:48:32     73] (I)       supplyScaleFactorV     : 1.00
[03/10 12:48:32     73] (I)       highlight3DOverflowFactor: 0.00
[03/10 12:48:32     73] (I)       doubleCutViaModelingRatio: 0.00
[03/10 12:48:32     73] (I)       blockTrack             : 
[03/10 12:48:32     73] (I)       readTROption           : true
[03/10 12:48:32     73] (I)       extraSpacingBothSide   : false
[03/10 12:48:32     73] [NR-eagl] numTracksPerClockWire  : 0
[03/10 12:48:32     73] (I)       routeSelectedNetsOnly  : false
[03/10 12:48:32     73] (I)       before initializing RouteDB syMemory usage = 1167.9 MB
[03/10 12:48:32     73] (I)       starting read tracks
[03/10 12:48:32     73] (I)       build grid graph
[03/10 12:48:32     73] (I)       build grid graph start
[03/10 12:48:32     73] [NR-eagl] Layer1 has no routable track
[03/10 12:48:32     73] [NR-eagl] Layer2 has single uniform track structure
[03/10 12:48:32     73] [NR-eagl] Layer3 has single uniform track structure
[03/10 12:48:32     73] [NR-eagl] Layer4 has single uniform track structure
[03/10 12:48:32     73] [NR-eagl] Layer5 has single uniform track structure
[03/10 12:48:32     73] [NR-eagl] Layer6 has single uniform track structure
[03/10 12:48:32     73] [NR-eagl] Layer7 has single uniform track structure
[03/10 12:48:32     73] [NR-eagl] Layer8 has single uniform track structure
[03/10 12:48:32     73] (I)       build grid graph end
[03/10 12:48:32     73] (I)       Layer1   numNetMinLayer=1954
[03/10 12:48:32     73] (I)       Layer2   numNetMinLayer=0
[03/10 12:48:32     73] (I)       Layer3   numNetMinLayer=0
[03/10 12:48:32     73] (I)       Layer4   numNetMinLayer=0
[03/10 12:48:32     73] (I)       Layer5   numNetMinLayer=0
[03/10 12:48:32     73] (I)       Layer6   numNetMinLayer=0
[03/10 12:48:32     73] (I)       Layer7   numNetMinLayer=0
[03/10 12:48:32     73] (I)       Layer8   numNetMinLayer=0
[03/10 12:48:32     73] (I)       numViaLayers=7
[03/10 12:48:32     73] (I)       end build via table
[03/10 12:48:32     73] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2936 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 12:48:32     73] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 12:48:32     73] (I)       readDataFromPlaceDB
[03/10 12:48:32     73] (I)       Read net information..
[03/10 12:48:32     73] [NR-eagl] Read numTotalNets=1954  numIgnoredNets=0
[03/10 12:48:32     73] (I)       Read testcase time = 0.000 seconds
[03/10 12:48:32     73] 
[03/10 12:48:32     73] (I)       totalPins=8103  totalGlobalPin=8079 (99.70%)
[03/10 12:48:32     73] (I)       Model blockage into capacity
[03/10 12:48:32     73] (I)       Read numBlocks=2936  numPreroutedWires=0  numCapScreens=0
[03/10 12:48:32     73] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 12:48:32     73] (I)       blocked area on Layer2 : 18575795200  (15.10%)
[03/10 12:48:32     73] (I)       blocked area on Layer3 : 6572720000  (5.34%)
[03/10 12:48:32     73] (I)       blocked area on Layer4 : 47567096000  (38.65%)
[03/10 12:48:32     73] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 12:48:32     73] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 12:48:32     73] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 12:48:32     73] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 12:48:32     73] (I)       Modeling time = 0.000 seconds
[03/10 12:48:32     73] 
[03/10 12:48:32     73] (I)       Number of ignored nets = 0
[03/10 12:48:32     73] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 12:48:32     73] (I)       Number of clock nets = 1.  Ignored: No
[03/10 12:48:32     73] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 12:48:32     73] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 12:48:32     73] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 12:48:32     73] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 12:48:32     73] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 12:48:32     73] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 12:48:32     73] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 12:48:32     73] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 12:48:32     73] (I)       Before initializing earlyGlobalRoute syMemory usage = 1167.9 MB
[03/10 12:48:32     73] (I)       Layer1  viaCost=300.00
[03/10 12:48:32     73] (I)       Layer2  viaCost=100.00
[03/10 12:48:32     73] (I)       Layer3  viaCost=100.00
[03/10 12:48:32     73] (I)       Layer4  viaCost=100.00
[03/10 12:48:32     73] (I)       Layer5  viaCost=100.00
[03/10 12:48:32     73] (I)       Layer6  viaCost=200.00
[03/10 12:48:32     73] (I)       Layer7  viaCost=100.00
[03/10 12:48:32     73] (I)       ---------------------Grid Graph Info--------------------
[03/10 12:48:32     73] (I)       routing area        :  (0, 0) - (352000, 349600)
[03/10 12:48:32     73] (I)       core area           :  (20000, 20000) - (332000, 329600)
[03/10 12:48:32     73] (I)       Site Width          :   400  (dbu)
[03/10 12:48:32     73] (I)       Row Height          :  3600  (dbu)
[03/10 12:48:32     73] (I)       GCell Width         :  3600  (dbu)
[03/10 12:48:32     73] (I)       GCell Height        :  3600  (dbu)
[03/10 12:48:32     73] (I)       grid                :    98    97     8
[03/10 12:48:32     73] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 12:48:32     73] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 12:48:32     73] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 12:48:32     73] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 12:48:32     73] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 12:48:32     73] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 12:48:32     73] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 12:48:32     73] (I)       Total num of tracks :     0   880   873   880   873   880   218   220
[03/10 12:48:32     73] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 12:48:32     73] (I)       --------------------------------------------------------
[03/10 12:48:32     73] 
[03/10 12:48:32     73] [NR-eagl] ============ Routing rule table ============
[03/10 12:48:32     73] [NR-eagl] Rule id 0. Nets 1954 
[03/10 12:48:32     73] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 12:48:32     73] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 12:48:32     73] [NR-eagl] ========================================
[03/10 12:48:32     73] [NR-eagl] 
[03/10 12:48:32     73] (I)       After initializing earlyGlobalRoute syMemory usage = 1167.9 MB
[03/10 12:48:32     73] (I)       Loading and dumping file time : 0.01 seconds
[03/10 12:48:32     73] (I)       ============= Initialization =============
[03/10 12:48:32     73] (I)       total 2D Cap : 415624 = (186044 H, 229580 V)
[03/10 12:48:32     73] [NR-eagl] Layer group 1: route 1954 net(s) in layer range [2, 8]
[03/10 12:48:32     73] (I)       ============  Phase 1a Route ============
[03/10 12:48:32     73] (I)       Phase 1a runs 0.01 seconds
[03/10 12:48:32     73] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 12:48:32     73] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:32     73] (I)       
[03/10 12:48:32     73] (I)       ============  Phase 1b Route ============
[03/10 12:48:32     73] (I)       Phase 1b runs 0.00 seconds
[03/10 12:48:32     73] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:32     73] (I)       
[03/10 12:48:32     73] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.848560e+04um
[03/10 12:48:32     73] (I)       ============  Phase 1c Route ============
[03/10 12:48:32     73] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:32     73] (I)       
[03/10 12:48:32     73] (I)       ============  Phase 1d Route ============
[03/10 12:48:32     73] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:32     73] (I)       
[03/10 12:48:32     73] (I)       ============  Phase 1e Route ============
[03/10 12:48:32     73] (I)       Phase 1e runs 0.00 seconds
[03/10 12:48:32     73] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:32     73] (I)       
[03/10 12:48:32     73] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.848560e+04um
[03/10 12:48:32     73] [NR-eagl] 
[03/10 12:48:32     73] (I)       ============  Phase 1l Route ============
[03/10 12:48:32     73] (I)       dpBasedLA: time=0.01  totalOF=294  totalVia=16619  totalWL=32492  total(Via+WL)=49111 
[03/10 12:48:32     73] (I)       Total Global Routing Runtime: 0.03 seconds
[03/10 12:48:32     73] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[03/10 12:48:32     73] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.07% V
[03/10 12:48:32     73] (I)       
[03/10 12:48:32     73] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:32     73] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 12:48:32     73] 
[03/10 12:48:32     73] ** np local hotspot detection info verbose **
[03/10 12:48:32     73] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:32     73] 
[03/10 12:48:32     73] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 12:48:32     73] Skipped repairing congestion.
[03/10 12:48:32     73] (I)       ============= track Assignment ============
[03/10 12:48:32     73] (I)       extract Global 3D Wires
[03/10 12:48:32     73] (I)       Extract Global WL : time=0.00
[03/10 12:48:32     73] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 12:48:32     73] (I)       Initialization real time=0.00 seconds
[03/10 12:48:32     73] (I)       Kernel real time=0.04 seconds
[03/10 12:48:32     73] (I)       End Greedy Track Assignment
[03/10 12:48:32     73] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7968
[03/10 12:48:32     73] [NR-eagl] Layer2(M2)(V) length: 2.240622e+04um, number of vias: 12653
[03/10 12:48:32     73] [NR-eagl] Layer3(M3)(H) length: 2.743590e+04um, number of vias: 623
[03/10 12:48:32     73] [NR-eagl] Layer4(M4)(V) length: 2.142599e+03um, number of vias: 333
[03/10 12:48:32     73] [NR-eagl] Layer5(M5)(H) length: 5.669184e+03um, number of vias: 224
[03/10 12:48:32     73] [NR-eagl] Layer6(M6)(V) length: 1.788600e+03um, number of vias: 8
[03/10 12:48:32     73] [NR-eagl] Layer7(M7)(H) length: 5.192000e+02um, number of vias: 8
[03/10 12:48:32     73] [NR-eagl] Layer8(M8)(V) length: 1.320000e+02um, number of vias: 0
[03/10 12:48:32     73] [NR-eagl] Total length: 6.009370e+04um, number of vias: 21817
[03/10 12:48:32     73] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[03/10 12:48:32     73] Start to check current routing status for nets...
[03/10 12:48:32     73] Using hname+ instead name for net compare
[03/10 12:48:32     73] All nets are already routed correctly.
[03/10 12:48:32     73] End to check current routing status for nets (mem=1141.5M)
[03/10 12:48:32     73] Extraction called for design 'sram_w16' of instances=1883 and nets=1956 using extraction engine 'preRoute' .
[03/10 12:48:32     73] PreRoute RC Extraction called for design sram_w16.
[03/10 12:48:32     73] RC Extraction called in multi-corner(2) mode.
[03/10 12:48:32     73] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 12:48:32     73] RCMode: PreRoute
[03/10 12:48:32     73]       RC Corner Indexes            0       1   
[03/10 12:48:32     73] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 12:48:32     73] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:32     73] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:32     73] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:32     73] Shrink Factor                : 1.00000
[03/10 12:48:32     73] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 12:48:32     73] Using capacitance table file ...
[03/10 12:48:32     73] Updating RC grid for preRoute extraction ...
[03/10 12:48:32     73] Initializing multi-corner capacitance tables ... 
[03/10 12:48:32     74] Initializing multi-corner resistance tables ...
[03/10 12:48:32     74] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1141.469M)
[03/10 12:48:32     74] Compute RC Scale Done ...
[03/10 12:48:32     74] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1141.5M, totSessionCpu=0:01:14 **
[03/10 12:48:32     74] #################################################################################
[03/10 12:48:32     74] # Design Stage: PreRoute
[03/10 12:48:32     74] # Design Name: sram_w16
[03/10 12:48:32     74] # Design Mode: 65nm
[03/10 12:48:32     74] # Analysis Mode: MMMC Non-OCV 
[03/10 12:48:32     74] # Parasitics Mode: No SPEF/RCDB
[03/10 12:48:32     74] # Signoff Settings: SI Off 
[03/10 12:48:32     74] #################################################################################
[03/10 12:48:32     74] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:48:32     74] Calculate delays in BcWc mode...
[03/10 12:48:32     74] Topological Sorting (CPU = 0:00:00.0, MEM = 1146.2M, InitMEM = 1146.2M)
[03/10 12:48:32     74] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:48:32     74] End delay calculation. (MEM=1222.62 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 12:48:32     74] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1222.6M) ***
[03/10 12:48:32     74] *** Timing NOT met, worst failing slack is -0.083
[03/10 12:48:32     74] *** Check timing (0:00:00.4)
[03/10 12:48:32     74] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:32     74] optDesignOneStep: Leakage Power Flow
[03/10 12:48:32     74] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:32     74] Begin: GigaOpt Optimization in TNS mode
[03/10 12:48:32     74] Effort level <high> specified for reg2reg path_group
[03/10 12:48:33     74] **INFO: Flow update: High effort path group timing met.
[03/10 12:48:33     74] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:33     74] PhyDesignGrid: maxLocalDensity 0.95
[03/10 12:48:33     74] #spOpts: N=65 
[03/10 12:48:33     74] Core basic site is core
[03/10 12:48:33     74] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:48:36     77] *info: 1 clock net excluded
[03/10 12:48:36     77] *info: 2 special nets excluded.
[03/10 12:48:36     77] *info: 2 no-driver nets excluded.
[03/10 12:48:36     78] ** GigaOpt Optimizer WNS Slack -0.083 TNS Slack -0.224 Density 50.37
[03/10 12:48:36     78] Optimizer TNS Opt
[03/10 12:48:36     78] 
[03/10 12:48:36     78] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1318.0M) ***
[03/10 12:48:36     78] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:36     78] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:36     78] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:36     78] 
[03/10 12:48:36     78] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1318.0M) ***
[03/10 12:48:36     78] 
[03/10 12:48:36     78] End: GigaOpt Optimization in TNS mode
[03/10 12:48:36     78] setup target slack: 0.1
[03/10 12:48:36     78] extra slack: 0.1
[03/10 12:48:36     78] std delay: 0.0142
[03/10 12:48:36     78] real setup target slack: 0.0142
[03/10 12:48:36     78] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:36     78] #spOpts: N=65 
[03/10 12:48:36     78] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 12:48:36     78] [NR-eagl] Started earlyGlobalRoute kernel
[03/10 12:48:36     78] [NR-eagl] Initial Peak syMemory usage = 1157.4 MB
[03/10 12:48:36     78] (I)       Reading DB...
[03/10 12:48:36     78] (I)       congestionReportName   : 
[03/10 12:48:36     78] (I)       buildTerm2TermWires    : 0
[03/10 12:48:36     78] (I)       doTrackAssignment      : 1
[03/10 12:48:36     78] (I)       dumpBookshelfFiles     : 0
[03/10 12:48:36     78] (I)       numThreads             : 1
[03/10 12:48:36     78] [NR-eagl] honorMsvRouteConstraint: false
[03/10 12:48:36     78] (I)       honorPin               : false
[03/10 12:48:36     78] (I)       honorPinGuide          : true
[03/10 12:48:36     78] (I)       honorPartition         : false
[03/10 12:48:36     78] (I)       allowPartitionCrossover: false
[03/10 12:48:36     78] (I)       honorSingleEntry       : true
[03/10 12:48:36     78] (I)       honorSingleEntryStrong : true
[03/10 12:48:36     78] (I)       handleViaSpacingRule   : false
[03/10 12:48:36     78] (I)       PDConstraint           : none
[03/10 12:48:36     78] (I)       expBetterNDRHandling   : false
[03/10 12:48:36     78] [NR-eagl] honorClockSpecNDR      : 0
[03/10 12:48:36     78] (I)       routingEffortLevel     : 3
[03/10 12:48:36     78] [NR-eagl] minRouteLayer          : 2
[03/10 12:48:36     78] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 12:48:36     78] (I)       numRowsPerGCell        : 1
[03/10 12:48:36     78] (I)       speedUpLargeDesign     : 0
[03/10 12:48:36     78] (I)       speedUpBlkViolationClean: 0
[03/10 12:48:36     78] (I)       multiThreadingTA       : 0
[03/10 12:48:36     78] (I)       blockedPinEscape       : 1
[03/10 12:48:36     78] (I)       blkAwareLayerSwitching : 0
[03/10 12:48:36     78] (I)       betterClockWireModeling: 1
[03/10 12:48:36     78] (I)       punchThroughDistance   : 500.00
[03/10 12:48:36     78] (I)       scenicBound            : 1.15
[03/10 12:48:36     78] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 12:48:36     78] (I)       source-to-sink ratio   : 0.00
[03/10 12:48:36     78] (I)       targetCongestionRatioH : 1.00
[03/10 12:48:36     78] (I)       targetCongestionRatioV : 1.00
[03/10 12:48:36     78] (I)       layerCongestionRatio   : 0.70
[03/10 12:48:36     78] (I)       m1CongestionRatio      : 0.10
[03/10 12:48:36     78] (I)       m2m3CongestionRatio    : 0.70
[03/10 12:48:36     78] (I)       localRouteEffort       : 1.00
[03/10 12:48:36     78] (I)       numSitesBlockedByOneVia: 8.00
[03/10 12:48:36     78] (I)       supplyScaleFactorH     : 1.00
[03/10 12:48:36     78] (I)       supplyScaleFactorV     : 1.00
[03/10 12:48:36     78] (I)       highlight3DOverflowFactor: 0.00
[03/10 12:48:36     78] (I)       doubleCutViaModelingRatio: 0.00
[03/10 12:48:36     78] (I)       blockTrack             : 
[03/10 12:48:36     78] (I)       readTROption           : true
[03/10 12:48:36     78] (I)       extraSpacingBothSide   : false
[03/10 12:48:36     78] [NR-eagl] numTracksPerClockWire  : 0
[03/10 12:48:36     78] (I)       routeSelectedNetsOnly  : false
[03/10 12:48:36     78] (I)       before initializing RouteDB syMemory usage = 1157.4 MB
[03/10 12:48:36     78] (I)       starting read tracks
[03/10 12:48:36     78] (I)       build grid graph
[03/10 12:48:36     78] (I)       build grid graph start
[03/10 12:48:36     78] [NR-eagl] Layer1 has no routable track
[03/10 12:48:36     78] [NR-eagl] Layer2 has single uniform track structure
[03/10 12:48:36     78] [NR-eagl] Layer3 has single uniform track structure
[03/10 12:48:36     78] [NR-eagl] Layer4 has single uniform track structure
[03/10 12:48:36     78] [NR-eagl] Layer5 has single uniform track structure
[03/10 12:48:36     78] [NR-eagl] Layer6 has single uniform track structure
[03/10 12:48:36     78] [NR-eagl] Layer7 has single uniform track structure
[03/10 12:48:36     78] [NR-eagl] Layer8 has single uniform track structure
[03/10 12:48:36     78] (I)       build grid graph end
[03/10 12:48:36     78] (I)       Layer1   numNetMinLayer=1954
[03/10 12:48:36     78] (I)       Layer2   numNetMinLayer=0
[03/10 12:48:36     78] (I)       Layer3   numNetMinLayer=0
[03/10 12:48:36     78] (I)       Layer4   numNetMinLayer=0
[03/10 12:48:36     78] (I)       Layer5   numNetMinLayer=0
[03/10 12:48:36     78] (I)       Layer6   numNetMinLayer=0
[03/10 12:48:36     78] (I)       Layer7   numNetMinLayer=0
[03/10 12:48:36     78] (I)       Layer8   numNetMinLayer=0
[03/10 12:48:36     78] (I)       numViaLayers=7
[03/10 12:48:36     78] (I)       end build via table
[03/10 12:48:36     78] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2936 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 12:48:36     78] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 12:48:36     78] (I)       readDataFromPlaceDB
[03/10 12:48:36     78] (I)       Read net information..
[03/10 12:48:36     78] [NR-eagl] Read numTotalNets=1954  numIgnoredNets=0
[03/10 12:48:36     78] (I)       Read testcase time = 0.000 seconds
[03/10 12:48:36     78] 
[03/10 12:48:36     78] (I)       totalPins=8103  totalGlobalPin=8079 (99.70%)
[03/10 12:48:36     78] (I)       Model blockage into capacity
[03/10 12:48:36     78] (I)       Read numBlocks=2936  numPreroutedWires=0  numCapScreens=0
[03/10 12:48:36     78] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 12:48:36     78] (I)       blocked area on Layer2 : 18575795200  (15.10%)
[03/10 12:48:36     78] (I)       blocked area on Layer3 : 6572720000  (5.34%)
[03/10 12:48:36     78] (I)       blocked area on Layer4 : 47567096000  (38.65%)
[03/10 12:48:36     78] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 12:48:36     78] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 12:48:36     78] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 12:48:36     78] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 12:48:36     78] (I)       Modeling time = 0.010 seconds
[03/10 12:48:36     78] 
[03/10 12:48:36     78] (I)       Number of ignored nets = 0
[03/10 12:48:36     78] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 12:48:36     78] (I)       Number of clock nets = 1.  Ignored: No
[03/10 12:48:36     78] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 12:48:36     78] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 12:48:36     78] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 12:48:36     78] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 12:48:36     78] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 12:48:36     78] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 12:48:36     78] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 12:48:36     78] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 12:48:36     78] (I)       Before initializing earlyGlobalRoute syMemory usage = 1157.4 MB
[03/10 12:48:36     78] (I)       Layer1  viaCost=300.00
[03/10 12:48:36     78] (I)       Layer2  viaCost=100.00
[03/10 12:48:36     78] (I)       Layer3  viaCost=100.00
[03/10 12:48:36     78] (I)       Layer4  viaCost=100.00
[03/10 12:48:36     78] (I)       Layer5  viaCost=100.00
[03/10 12:48:36     78] (I)       Layer6  viaCost=200.00
[03/10 12:48:36     78] (I)       Layer7  viaCost=100.00
[03/10 12:48:36     78] (I)       ---------------------Grid Graph Info--------------------
[03/10 12:48:36     78] (I)       routing area        :  (0, 0) - (352000, 349600)
[03/10 12:48:36     78] (I)       core area           :  (20000, 20000) - (332000, 329600)
[03/10 12:48:36     78] (I)       Site Width          :   400  (dbu)
[03/10 12:48:36     78] (I)       Row Height          :  3600  (dbu)
[03/10 12:48:36     78] (I)       GCell Width         :  3600  (dbu)
[03/10 12:48:36     78] (I)       GCell Height        :  3600  (dbu)
[03/10 12:48:36     78] (I)       grid                :    98    97     8
[03/10 12:48:36     78] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 12:48:36     78] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 12:48:36     78] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 12:48:36     78] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 12:48:36     78] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 12:48:36     78] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 12:48:36     78] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 12:48:36     78] (I)       Total num of tracks :     0   880   873   880   873   880   218   220
[03/10 12:48:36     78] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 12:48:36     78] (I)       --------------------------------------------------------
[03/10 12:48:36     78] 
[03/10 12:48:36     78] [NR-eagl] ============ Routing rule table ============
[03/10 12:48:36     78] [NR-eagl] Rule id 0. Nets 1954 
[03/10 12:48:36     78] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 12:48:36     78] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 12:48:36     78] [NR-eagl] ========================================
[03/10 12:48:36     78] [NR-eagl] 
[03/10 12:48:36     78] (I)       After initializing earlyGlobalRoute syMemory usage = 1158.4 MB
[03/10 12:48:36     78] (I)       Loading and dumping file time : 0.02 seconds
[03/10 12:48:36     78] (I)       ============= Initialization =============
[03/10 12:48:36     78] (I)       total 2D Cap : 415624 = (186044 H, 229580 V)
[03/10 12:48:36     78] [NR-eagl] Layer group 1: route 1954 net(s) in layer range [2, 8]
[03/10 12:48:36     78] (I)       ============  Phase 1a Route ============
[03/10 12:48:37     78] (I)       Phase 1a runs 0.01 seconds
[03/10 12:48:37     78] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 12:48:37     78] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:37     78] (I)       
[03/10 12:48:37     78] (I)       ============  Phase 1b Route ============
[03/10 12:48:37     78] (I)       Phase 1b runs 0.00 seconds
[03/10 12:48:37     78] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:37     78] (I)       
[03/10 12:48:37     78] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.848560e+04um
[03/10 12:48:37     78] (I)       ============  Phase 1c Route ============
[03/10 12:48:37     78] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:37     78] (I)       
[03/10 12:48:37     78] (I)       ============  Phase 1d Route ============
[03/10 12:48:37     78] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:37     78] (I)       
[03/10 12:48:37     78] (I)       ============  Phase 1e Route ============
[03/10 12:48:37     78] (I)       Phase 1e runs 0.00 seconds
[03/10 12:48:37     78] (I)       Usage: 32492 = (18162 H, 14330 V) = (9.76% H, 6.24% V) = (3.269e+04um H, 2.579e+04um V)
[03/10 12:48:37     78] (I)       
[03/10 12:48:37     78] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.848560e+04um
[03/10 12:48:37     78] [NR-eagl] 
[03/10 12:48:37     78] (I)       ============  Phase 1l Route ============
[03/10 12:48:37     78] (I)       dpBasedLA: time=0.00  totalOF=294  totalVia=16619  totalWL=32492  total(Via+WL)=49111 
[03/10 12:48:37     78] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 12:48:37     78] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[03/10 12:48:37     78] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.07% V
[03/10 12:48:37     78] (I)       
[03/10 12:48:37     78] [NR-eagl] End Peak syMemory usage = 1158.4 MB
[03/10 12:48:37     78] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[03/10 12:48:37     78] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:37     78] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 12:48:37     78] 
[03/10 12:48:37     78] ** np local hotspot detection info verbose **
[03/10 12:48:37     78] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:37     78] 
[03/10 12:48:37     78] #spOpts: N=65 
[03/10 12:48:37     78] Apply auto density screen in post-place stage.
[03/10 12:48:37     78] Auto density screen increases utilization from 0.504 to 0.504
[03/10 12:48:37     78] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1158.4M
[03/10 12:48:37     78] *** Starting refinePlace (0:01:19 mem=1158.4M) ***
[03/10 12:48:37     78] Total net bbox length = 3.453e+04 (1.991e+04 1.462e+04) (ext = 1.075e+04)
[03/10 12:48:37     78] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:37     78] Density distribution unevenness ratio = 13.698%
[03/10 12:48:37     78] RPlace IncrNP: Rollback Lev = -5
[03/10 12:48:37     78] RPlace: Density =0.728889, incremental np is triggered.
[03/10 12:48:37     78] incr SKP is on..., with optDC mode
[03/10 12:48:37     78] tdgpInitIgnoreNetLoadFix on 
[03/10 12:48:38     79] (cpu=0:00:01.1 mem=1182.4M) ***
[03/10 12:48:38     80] *** Build Virtual Sizing Timing Model
[03/10 12:48:38     80] (cpu=0:00:01.5 mem=1201.5M) ***
[03/10 12:48:38     80] Congestion driven padding in post-place stage.
[03/10 12:48:39     80] Congestion driven padding increases utilization from 0.754 to 0.753
[03/10 12:48:39     80] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1209.5M
[03/10 12:48:42     83] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:42     83] Density distribution unevenness ratio = 12.642%
[03/10 12:48:42     83] RPlace postIncrNP: Density = 0.728889 -> 0.718889.
[03/10 12:48:42     83] RPlace postIncrNP Info: Density distribution changes:
[03/10 12:48:42     83] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:42     83] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:42     83] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:42     83] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:42     83] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:42     83] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:42     83] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[03/10 12:48:42     83] [CPU] RefinePlace/IncrNP (cpu=0:00:05.0, real=0:00:05.0, mem=1216.5MB) @(0:01:19 - 0:01:24).
[03/10 12:48:42     83] Move report: incrNP moves 1863 insts, mean move: 5.00 um, max move: 21.80 um
[03/10 12:48:42     83] 	Max move on inst (memory4_reg_48_): (61.80, 139.60) --> (67.40, 123.40)
[03/10 12:48:42     83] Move report: Timing Driven Placement moves 1863 insts, mean move: 5.00 um, max move: 21.80 um
[03/10 12:48:42     83] 	Max move on inst (memory4_reg_48_): (61.80, 139.60) --> (67.40, 123.40)
[03/10 12:48:42     83] 	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1216.5MB
[03/10 12:48:42     83] Starting refinePlace ...
[03/10 12:48:42     83] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:42     83] Density distribution unevenness ratio = 12.642%
[03/10 12:48:42     83]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 12:48:42     83] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1216.5MB) @(0:01:24 - 0:01:24).
[03/10 12:48:42     83] Move report: preRPlace moves 121 insts, mean move: 0.45 um, max move: 2.40 um
[03/10 12:48:42     83] 	Max move on inst (Q_reg_9_): (82.60, 82.00) --> (82.00, 83.80)
[03/10 12:48:42     83] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/10 12:48:42     83] wireLenOptFixPriorityInst 0 inst fixed
[03/10 12:48:42     83] Placement tweakage begins.
[03/10 12:48:42     83] wire length = 6.210e+04
[03/10 12:48:42     83] wire length = 6.082e+04
[03/10 12:48:42     83] Placement tweakage ends.
[03/10 12:48:42     83] Move report: tweak moves 125 insts, mean move: 4.50 um, max move: 8.60 um
[03/10 12:48:42     83] 	Max move on inst (U1221): (89.20, 136.00) --> (97.80, 136.00)
[03/10 12:48:42     83] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1216.5MB) @(0:01:24 - 0:01:24).
[03/10 12:48:42     83] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:42     83] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1216.5MB) @(0:01:24 - 0:01:24).
[03/10 12:48:42     83] Move report: Detail placement moves 230 insts, mean move: 2.65 um, max move: 8.60 um
[03/10 12:48:42     83] 	Max move on inst (Q_reg_39_): (150.80, 62.20) --> (159.40, 62.20)
[03/10 12:48:42     83] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1216.5MB
[03/10 12:48:42     83] Statistics of distance of Instance movement in refine placement:
[03/10 12:48:42     83]   maximum (X+Y) =        21.80 um
[03/10 12:48:42     83]   inst (memory4_reg_48_) with max move: (61.8, 139.6) -> (67.4, 123.4)
[03/10 12:48:42     83]   mean    (X+Y) =         5.05 um
[03/10 12:48:42     83] Total instances flipped for WireLenOpt: 144
[03/10 12:48:42     83] Total instances flipped, including legalization: 5
[03/10 12:48:42     83] Summary Report:
[03/10 12:48:42     83] Instances move: 1863 (out of 1883 movable)
[03/10 12:48:42     83] Mean displacement: 5.05 um
[03/10 12:48:42     83] Max displacement: 21.80 um (Instance: memory4_reg_48_) (61.8, 139.6) -> (67.4, 123.4)
[03/10 12:48:42     83] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/10 12:48:42     83] Total instances moved : 1863
[03/10 12:48:42     83] Total net bbox length = 3.456e+04 (1.987e+04 1.470e+04) (ext = 1.072e+04)
[03/10 12:48:42     83] Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1216.5MB
[03/10 12:48:42     83] [CPU] RefinePlace/total (cpu=0:00:05.2, real=0:00:05.0, mem=1216.5MB) @(0:01:19 - 0:01:24).
[03/10 12:48:42     83] *** Finished refinePlace (0:01:24 mem=1216.5M) ***
[03/10 12:48:42     83] #spOpts: N=65 
[03/10 12:48:42     83] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:42     83] Density distribution unevenness ratio = 12.683%
[03/10 12:48:42     83] Trial Route Overflow 0(H) 0(V)
[03/10 12:48:42     84] Starting congestion repair ...
[03/10 12:48:42     84] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/10 12:48:42     84] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 12:48:42     84] (I)       Reading DB...
[03/10 12:48:42     84] (I)       congestionReportName   : 
[03/10 12:48:42     84] (I)       buildTerm2TermWires    : 1
[03/10 12:48:42     84] (I)       doTrackAssignment      : 1
[03/10 12:48:42     84] (I)       dumpBookshelfFiles     : 0
[03/10 12:48:42     84] (I)       numThreads             : 1
[03/10 12:48:42     84] [NR-eagl] honorMsvRouteConstraint: false
[03/10 12:48:42     84] (I)       honorPin               : false
[03/10 12:48:42     84] (I)       honorPinGuide          : true
[03/10 12:48:42     84] (I)       honorPartition         : false
[03/10 12:48:42     84] (I)       allowPartitionCrossover: false
[03/10 12:48:42     84] (I)       honorSingleEntry       : true
[03/10 12:48:42     84] (I)       honorSingleEntryStrong : true
[03/10 12:48:42     84] (I)       handleViaSpacingRule   : false
[03/10 12:48:42     84] (I)       PDConstraint           : none
[03/10 12:48:42     84] (I)       expBetterNDRHandling   : false
[03/10 12:48:42     84] [NR-eagl] honorClockSpecNDR      : 0
[03/10 12:48:42     84] (I)       routingEffortLevel     : 3
[03/10 12:48:42     84] [NR-eagl] minRouteLayer          : 2
[03/10 12:48:42     84] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 12:48:42     84] (I)       numRowsPerGCell        : 1
[03/10 12:48:42     84] (I)       speedUpLargeDesign     : 0
[03/10 12:48:42     84] (I)       speedUpBlkViolationClean: 0
[03/10 12:48:42     84] (I)       multiThreadingTA       : 0
[03/10 12:48:42     84] (I)       blockedPinEscape       : 1
[03/10 12:48:42     84] (I)       blkAwareLayerSwitching : 0
[03/10 12:48:42     84] (I)       betterClockWireModeling: 1
[03/10 12:48:42     84] (I)       punchThroughDistance   : 500.00
[03/10 12:48:42     84] (I)       scenicBound            : 1.15
[03/10 12:48:42     84] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 12:48:42     84] (I)       source-to-sink ratio   : 0.00
[03/10 12:48:42     84] (I)       targetCongestionRatioH : 1.00
[03/10 12:48:42     84] (I)       targetCongestionRatioV : 1.00
[03/10 12:48:42     84] (I)       layerCongestionRatio   : 0.70
[03/10 12:48:42     84] (I)       m1CongestionRatio      : 0.10
[03/10 12:48:42     84] (I)       m2m3CongestionRatio    : 0.70
[03/10 12:48:42     84] (I)       localRouteEffort       : 1.00
[03/10 12:48:42     84] (I)       numSitesBlockedByOneVia: 8.00
[03/10 12:48:42     84] (I)       supplyScaleFactorH     : 1.00
[03/10 12:48:42     84] (I)       supplyScaleFactorV     : 1.00
[03/10 12:48:42     84] (I)       highlight3DOverflowFactor: 0.00
[03/10 12:48:42     84] (I)       doubleCutViaModelingRatio: 0.00
[03/10 12:48:42     84] (I)       blockTrack             : 
[03/10 12:48:42     84] (I)       readTROption           : true
[03/10 12:48:42     84] (I)       extraSpacingBothSide   : false
[03/10 12:48:42     84] [NR-eagl] numTracksPerClockWire  : 0
[03/10 12:48:42     84] (I)       routeSelectedNetsOnly  : false
[03/10 12:48:42     84] (I)       before initializing RouteDB syMemory usage = 1216.5 MB
[03/10 12:48:42     84] (I)       starting read tracks
[03/10 12:48:42     84] (I)       build grid graph
[03/10 12:48:42     84] (I)       build grid graph start
[03/10 12:48:42     84] [NR-eagl] Layer1 has no routable track
[03/10 12:48:42     84] [NR-eagl] Layer2 has single uniform track structure
[03/10 12:48:42     84] [NR-eagl] Layer3 has single uniform track structure
[03/10 12:48:42     84] [NR-eagl] Layer4 has single uniform track structure
[03/10 12:48:42     84] [NR-eagl] Layer5 has single uniform track structure
[03/10 12:48:42     84] [NR-eagl] Layer6 has single uniform track structure
[03/10 12:48:42     84] [NR-eagl] Layer7 has single uniform track structure
[03/10 12:48:42     84] [NR-eagl] Layer8 has single uniform track structure
[03/10 12:48:42     84] (I)       build grid graph end
[03/10 12:48:42     84] (I)       Layer1   numNetMinLayer=1954
[03/10 12:48:42     84] (I)       Layer2   numNetMinLayer=0
[03/10 12:48:42     84] (I)       Layer3   numNetMinLayer=0
[03/10 12:48:42     84] (I)       Layer4   numNetMinLayer=0
[03/10 12:48:42     84] (I)       Layer5   numNetMinLayer=0
[03/10 12:48:42     84] (I)       Layer6   numNetMinLayer=0
[03/10 12:48:42     84] (I)       Layer7   numNetMinLayer=0
[03/10 12:48:42     84] (I)       Layer8   numNetMinLayer=0
[03/10 12:48:42     84] (I)       numViaLayers=7
[03/10 12:48:42     84] (I)       end build via table
[03/10 12:48:42     84] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2936 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 12:48:42     84] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 12:48:42     84] (I)       readDataFromPlaceDB
[03/10 12:48:42     84] (I)       Read net information..
[03/10 12:48:42     84] [NR-eagl] Read numTotalNets=1954  numIgnoredNets=0
[03/10 12:48:42     84] (I)       Read testcase time = 0.000 seconds
[03/10 12:48:42     84] 
[03/10 12:48:42     84] (I)       totalPins=8103  totalGlobalPin=8082 (99.74%)
[03/10 12:48:42     84] (I)       Model blockage into capacity
[03/10 12:48:42     84] (I)       Read numBlocks=2936  numPreroutedWires=0  numCapScreens=0
[03/10 12:48:42     84] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 12:48:42     84] (I)       blocked area on Layer2 : 18575795200  (15.10%)
[03/10 12:48:42     84] (I)       blocked area on Layer3 : 6572720000  (5.34%)
[03/10 12:48:42     84] (I)       blocked area on Layer4 : 47567096000  (38.65%)
[03/10 12:48:42     84] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 12:48:42     84] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 12:48:42     84] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 12:48:42     84] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 12:48:42     84] (I)       Modeling time = 0.000 seconds
[03/10 12:48:42     84] 
[03/10 12:48:42     84] (I)       Number of ignored nets = 0
[03/10 12:48:42     84] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 12:48:42     84] (I)       Number of clock nets = 1.  Ignored: No
[03/10 12:48:42     84] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 12:48:42     84] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 12:48:42     84] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 12:48:42     84] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 12:48:42     84] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 12:48:42     84] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 12:48:42     84] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 12:48:42     84] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 12:48:42     84] (I)       Before initializing earlyGlobalRoute syMemory usage = 1216.5 MB
[03/10 12:48:42     84] (I)       Layer1  viaCost=300.00
[03/10 12:48:42     84] (I)       Layer2  viaCost=100.00
[03/10 12:48:42     84] (I)       Layer3  viaCost=100.00
[03/10 12:48:42     84] (I)       Layer4  viaCost=100.00
[03/10 12:48:42     84] (I)       Layer5  viaCost=100.00
[03/10 12:48:42     84] (I)       Layer6  viaCost=200.00
[03/10 12:48:42     84] (I)       Layer7  viaCost=100.00
[03/10 12:48:42     84] (I)       ---------------------Grid Graph Info--------------------
[03/10 12:48:42     84] (I)       routing area        :  (0, 0) - (352000, 349600)
[03/10 12:48:42     84] (I)       core area           :  (20000, 20000) - (332000, 329600)
[03/10 12:48:42     84] (I)       Site Width          :   400  (dbu)
[03/10 12:48:42     84] (I)       Row Height          :  3600  (dbu)
[03/10 12:48:42     84] (I)       GCell Width         :  3600  (dbu)
[03/10 12:48:42     84] (I)       GCell Height        :  3600  (dbu)
[03/10 12:48:42     84] (I)       grid                :    98    97     8
[03/10 12:48:42     84] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 12:48:42     84] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 12:48:42     84] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 12:48:42     84] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 12:48:42     84] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 12:48:42     84] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 12:48:42     84] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 12:48:42     84] (I)       Total num of tracks :     0   880   873   880   873   880   218   220
[03/10 12:48:42     84] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 12:48:42     84] (I)       --------------------------------------------------------
[03/10 12:48:42     84] 
[03/10 12:48:42     84] [NR-eagl] ============ Routing rule table ============
[03/10 12:48:42     84] [NR-eagl] Rule id 0. Nets 1954 
[03/10 12:48:42     84] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 12:48:42     84] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 12:48:42     84] [NR-eagl] ========================================
[03/10 12:48:42     84] [NR-eagl] 
[03/10 12:48:42     84] (I)       After initializing earlyGlobalRoute syMemory usage = 1216.5 MB
[03/10 12:48:42     84] (I)       Loading and dumping file time : 0.01 seconds
[03/10 12:48:42     84] (I)       ============= Initialization =============
[03/10 12:48:42     84] (I)       total 2D Cap : 415624 = (186044 H, 229580 V)
[03/10 12:48:42     84] [NR-eagl] Layer group 1: route 1954 net(s) in layer range [2, 8]
[03/10 12:48:42     84] (I)       ============  Phase 1a Route ============
[03/10 12:48:42     84] (I)       Phase 1a runs 0.00 seconds
[03/10 12:48:42     84] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 12:48:42     84] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:42     84] (I)       
[03/10 12:48:42     84] (I)       ============  Phase 1b Route ============
[03/10 12:48:42     84] (I)       Phase 1b runs 0.00 seconds
[03/10 12:48:42     84] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:42     84] (I)       
[03/10 12:48:42     84] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.812380e+04um
[03/10 12:48:42     84] (I)       ============  Phase 1c Route ============
[03/10 12:48:42     84] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:42     84] (I)       
[03/10 12:48:42     84] (I)       ============  Phase 1d Route ============
[03/10 12:48:42     84] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:42     84] (I)       
[03/10 12:48:42     84] (I)       ============  Phase 1e Route ============
[03/10 12:48:42     84] (I)       Phase 1e runs 0.00 seconds
[03/10 12:48:42     84] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:42     84] (I)       
[03/10 12:48:42     84] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.812380e+04um
[03/10 12:48:42     84] [NR-eagl] 
[03/10 12:48:42     84] (I)       ============  Phase 1l Route ============
[03/10 12:48:42     84] (I)       dpBasedLA: time=0.00  totalOF=289  totalVia=16533  totalWL=32291  total(Via+WL)=48824 
[03/10 12:48:42     84] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 12:48:42     84] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[03/10 12:48:42     84] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.12% V
[03/10 12:48:42     84] (I)       
[03/10 12:48:42     84] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:42     84] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 12:48:42     84] 
[03/10 12:48:42     84] ** np local hotspot detection info verbose **
[03/10 12:48:42     84] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:42     84] 
[03/10 12:48:42     84] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 12:48:42     84] Skipped repairing congestion.
[03/10 12:48:42     84] (I)       ============= track Assignment ============
[03/10 12:48:42     84] (I)       extract Global 3D Wires
[03/10 12:48:42     84] (I)       Extract Global WL : time=0.01
[03/10 12:48:42     84] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 12:48:42     84] (I)       Initialization real time=0.00 seconds
[03/10 12:48:42     84] (I)       Kernel real time=0.03 seconds
[03/10 12:48:42     84] (I)       End Greedy Track Assignment
[03/10 12:48:42     84] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7968
[03/10 12:48:42     84] [NR-eagl] Layer2(M2)(V) length: 2.269523e+04um, number of vias: 12788
[03/10 12:48:42     84] [NR-eagl] Layer3(M3)(H) length: 2.691720e+04um, number of vias: 577
[03/10 12:48:42     84] [NR-eagl] Layer4(M4)(V) length: 1.972600e+03um, number of vias: 286
[03/10 12:48:42     84] [NR-eagl] Layer5(M5)(H) length: 5.755186e+03um, number of vias: 186
[03/10 12:48:42     84] [NR-eagl] Layer6(M6)(V) length: 1.297801e+03um, number of vias: 15
[03/10 12:48:42     84] [NR-eagl] Layer7(M7)(H) length: 8.629000e+02um, number of vias: 12
[03/10 12:48:42     84] [NR-eagl] Layer8(M8)(V) length: 1.624000e+02um, number of vias: 0
[03/10 12:48:42     84] [NR-eagl] Total length: 5.966332e+04um, number of vias: 21832
[03/10 12:48:42     84] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[03/10 12:48:42     84] Start to check current routing status for nets...
[03/10 12:48:42     84] Using hname+ instead name for net compare
[03/10 12:48:42     84] All nets are already routed correctly.
[03/10 12:48:42     84] End to check current routing status for nets (mem=1195.6M)
[03/10 12:48:42     84] Extraction called for design 'sram_w16' of instances=1883 and nets=1956 using extraction engine 'preRoute' .
[03/10 12:48:42     84] PreRoute RC Extraction called for design sram_w16.
[03/10 12:48:42     84] RC Extraction called in multi-corner(2) mode.
[03/10 12:48:42     84] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 12:48:42     84] RCMode: PreRoute
[03/10 12:48:42     84]       RC Corner Indexes            0       1   
[03/10 12:48:42     84] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 12:48:42     84] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:42     84] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:42     84] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:42     84] Shrink Factor                : 1.00000
[03/10 12:48:42     84] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 12:48:42     84] Using capacitance table file ...
[03/10 12:48:42     84] Updating RC grid for preRoute extraction ...
[03/10 12:48:42     84] Initializing multi-corner capacitance tables ... 
[03/10 12:48:42     84] Initializing multi-corner resistance tables ...
[03/10 12:48:42     84] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1195.562M)
[03/10 12:48:42     84] Compute RC Scale Done ...
[03/10 12:48:42     84] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1195.6M, totSessionCpu=0:01:24 **
[03/10 12:48:43     84] Include MVT Delays for Hold Opt
[03/10 12:48:43     84] #################################################################################
[03/10 12:48:43     84] # Design Stage: PreRoute
[03/10 12:48:43     84] # Design Name: sram_w16
[03/10 12:48:43     84] # Design Mode: 65nm
[03/10 12:48:43     84] # Analysis Mode: MMMC Non-OCV 
[03/10 12:48:43     84] # Parasitics Mode: No SPEF/RCDB
[03/10 12:48:43     84] # Signoff Settings: SI Off 
[03/10 12:48:43     84] #################################################################################
[03/10 12:48:43     84] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:48:43     84] Calculate delays in BcWc mode...
[03/10 12:48:43     84] Topological Sorting (CPU = 0:00:00.0, MEM = 1193.6M, InitMEM = 1193.6M)
[03/10 12:48:43     85] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:48:43     85] End delay calculation. (MEM=1274.92 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 12:48:43     85] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1274.9M) ***
[03/10 12:48:43     85] *** Timing NOT met, worst failing slack is -0.041
[03/10 12:48:43     85] *** Check timing (0:00:00.0)
[03/10 12:48:43     85] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:43     85] optDesignOneStep: Leakage Power Flow
[03/10 12:48:43     85] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:43     85] Begin: GigaOpt Optimization in WNS mode
[03/10 12:48:43     85] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:43     85] PhyDesignGrid: maxLocalDensity 1.00
[03/10 12:48:43     85] #spOpts: N=65 
[03/10 12:48:43     85] Core basic site is core
[03/10 12:48:43     85] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:48:43     85] Summary for sequential cells idenfication: 
[03/10 12:48:43     85] Identified SBFF number: 199
[03/10 12:48:43     85] Identified MBFF number: 0
[03/10 12:48:43     85] Not identified SBFF number: 0
[03/10 12:48:43     85] Not identified MBFF number: 0
[03/10 12:48:43     85] Number of sequential cells which are not FFs: 104
[03/10 12:48:43     85] 
[03/10 12:48:46     88] *info: 1 clock net excluded
[03/10 12:48:46     88] *info: 2 special nets excluded.
[03/10 12:48:46     88] *info: 2 no-driver nets excluded.
[03/10 12:48:47     88] ** GigaOpt Optimizer WNS Slack -0.041 TNS Slack -0.159 Density 50.37
[03/10 12:48:47     88] Optimizer WNS Pass 0
[03/10 12:48:47     88] Active Path Group: default 
[03/10 12:48:47     88] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:48:47     88] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[03/10 12:48:47     88] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:48:47     88] |  -0.041|   -0.041|  -0.159|   -0.159|    50.37%|   0:00:00.0| 1373.3M|   WC_VIEW|  default| Q_reg_9_/D          |
[03/10 12:48:47     89] |   0.004|    0.004|   0.000|    0.000|    50.37%|   0:00:00.0| 1373.3M|   WC_VIEW|  default| Q_reg_49_/D         |
[03/10 12:48:47     89] |   0.015|    0.015|   0.000|    0.000|    50.37%|   0:00:00.0| 1373.3M|   WC_VIEW|  default| Q_reg_62_/D         |
[03/10 12:48:47     89] |   0.015|    0.015|   0.000|    0.000|    50.37%|   0:00:00.0| 1373.3M|   WC_VIEW|  default| Q_reg_62_/D         |
[03/10 12:48:47     89] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:48:47     89] 
[03/10 12:48:47     89] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1373.3M) ***
[03/10 12:48:47     89] 
[03/10 12:48:47     89] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1373.3M) ***
[03/10 12:48:47     89] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 50.37
[03/10 12:48:47     89] *** Starting refinePlace (0:01:29 mem=1405.3M) ***
[03/10 12:48:47     89] Total net bbox length = 3.456e+04 (1.987e+04 1.470e+04) (ext = 1.072e+04)
[03/10 12:48:47     89] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:47     89] Density distribution unevenness ratio = 12.683%
[03/10 12:48:47     89] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1405.3MB) @(0:01:29 - 0:01:29).
[03/10 12:48:47     89] Starting refinePlace ...
[03/10 12:48:47     89] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:47     89] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:47     89] Density distribution unevenness ratio = 12.683%
[03/10 12:48:47     89]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 12:48:47     89] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1405.3MB) @(0:01:29 - 0:01:29).
[03/10 12:48:47     89] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:47     89] wireLenOptFixPriorityInst 0 inst fixed
[03/10 12:48:47     89] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:47     89] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1405.3MB) @(0:01:29 - 0:01:29).
[03/10 12:48:47     89] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:47     89] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1405.3MB
[03/10 12:48:47     89] Statistics of distance of Instance movement in refine placement:
[03/10 12:48:47     89]   maximum (X+Y) =         0.00 um
[03/10 12:48:47     89]   mean    (X+Y) =         0.00 um
[03/10 12:48:47     89] Summary Report:
[03/10 12:48:47     89] Instances move: 0 (out of 1883 movable)
[03/10 12:48:47     89] Mean displacement: 0.00 um
[03/10 12:48:47     89] Max displacement: 0.00 um 
[03/10 12:48:47     89] Total instances moved : 0
[03/10 12:48:47     89] Total net bbox length = 3.456e+04 (1.987e+04 1.470e+04) (ext = 1.072e+04)
[03/10 12:48:47     89] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1405.3MB
[03/10 12:48:47     89] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1405.3MB) @(0:01:29 - 0:01:29).
[03/10 12:48:47     89] *** Finished refinePlace (0:01:29 mem=1405.3M) ***
[03/10 12:48:47     89] Finished re-routing un-routed nets (0:00:00.0 1405.3M)
[03/10 12:48:47     89] 
[03/10 12:48:47     89] 
[03/10 12:48:47     89] Density : 0.5037
[03/10 12:48:47     89] Max route overflow : 0.0012
[03/10 12:48:47     89] 
[03/10 12:48:47     89] 
[03/10 12:48:47     89] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1405.3M) ***
[03/10 12:48:47     89] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 50.37
[03/10 12:48:47     89] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:47     89] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:47     89] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:47     89] 
[03/10 12:48:47     89] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1405.3M) ***
[03/10 12:48:47     89] 
[03/10 12:48:47     89] End: GigaOpt Optimization in WNS mode
[03/10 12:48:47     89] *** Timing NOT met, worst failing slack is 0.015
[03/10 12:48:47     89] *** Check timing (0:00:00.0)
[03/10 12:48:47     89] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:47     89] optDesignOneStep: Leakage Power Flow
[03/10 12:48:47     89] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:48:47     89] **INFO: Flow update: Design timing is met.
[03/10 12:48:47     89] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:48     90] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 12:48:48     90] [PSP] Started earlyGlobalRoute kernel
[03/10 12:48:48     90] [PSP] Initial Peak syMemory usage = 1231.9 MB
[03/10 12:48:48     90] (I)       Reading DB...
[03/10 12:48:48     90] (I)       congestionReportName   : 
[03/10 12:48:48     90] (I)       buildTerm2TermWires    : 1
[03/10 12:48:48     90] (I)       doTrackAssignment      : 1
[03/10 12:48:48     90] (I)       dumpBookshelfFiles     : 0
[03/10 12:48:48     90] (I)       numThreads             : 1
[03/10 12:48:48     90] [NR-eagl] honorMsvRouteConstraint: false
[03/10 12:48:48     90] (I)       honorPin               : false
[03/10 12:48:48     90] (I)       honorPinGuide          : true
[03/10 12:48:48     90] (I)       honorPartition         : false
[03/10 12:48:48     90] (I)       allowPartitionCrossover: false
[03/10 12:48:48     90] (I)       honorSingleEntry       : true
[03/10 12:48:48     90] (I)       honorSingleEntryStrong : true
[03/10 12:48:48     90] (I)       handleViaSpacingRule   : false
[03/10 12:48:48     90] (I)       PDConstraint           : none
[03/10 12:48:48     90] (I)       expBetterNDRHandling   : false
[03/10 12:48:48     90] [NR-eagl] honorClockSpecNDR      : 0
[03/10 12:48:48     90] (I)       routingEffortLevel     : 3
[03/10 12:48:48     90] [NR-eagl] minRouteLayer          : 2
[03/10 12:48:48     90] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 12:48:48     90] (I)       numRowsPerGCell        : 1
[03/10 12:48:48     90] (I)       speedUpLargeDesign     : 0
[03/10 12:48:48     90] (I)       speedUpBlkViolationClean: 0
[03/10 12:48:48     90] (I)       multiThreadingTA       : 0
[03/10 12:48:48     90] (I)       blockedPinEscape       : 1
[03/10 12:48:48     90] (I)       blkAwareLayerSwitching : 0
[03/10 12:48:48     90] (I)       betterClockWireModeling: 1
[03/10 12:48:48     90] (I)       punchThroughDistance   : 500.00
[03/10 12:48:48     90] (I)       scenicBound            : 1.15
[03/10 12:48:48     90] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 12:48:48     90] (I)       source-to-sink ratio   : 0.00
[03/10 12:48:48     90] (I)       targetCongestionRatioH : 1.00
[03/10 12:48:48     90] (I)       targetCongestionRatioV : 1.00
[03/10 12:48:48     90] (I)       layerCongestionRatio   : 0.70
[03/10 12:48:48     90] (I)       m1CongestionRatio      : 0.10
[03/10 12:48:48     90] (I)       m2m3CongestionRatio    : 0.70
[03/10 12:48:48     90] (I)       localRouteEffort       : 1.00
[03/10 12:48:48     90] (I)       numSitesBlockedByOneVia: 8.00
[03/10 12:48:48     90] (I)       supplyScaleFactorH     : 1.00
[03/10 12:48:48     90] (I)       supplyScaleFactorV     : 1.00
[03/10 12:48:48     90] (I)       highlight3DOverflowFactor: 0.00
[03/10 12:48:48     90] (I)       doubleCutViaModelingRatio: 0.00
[03/10 12:48:48     90] (I)       blockTrack             : 
[03/10 12:48:48     90] (I)       readTROption           : true
[03/10 12:48:48     90] (I)       extraSpacingBothSide   : false
[03/10 12:48:48     90] [NR-eagl] numTracksPerClockWire  : 0
[03/10 12:48:48     90] (I)       routeSelectedNetsOnly  : false
[03/10 12:48:48     90] (I)       before initializing RouteDB syMemory usage = 1231.9 MB
[03/10 12:48:48     90] (I)       starting read tracks
[03/10 12:48:48     90] (I)       build grid graph
[03/10 12:48:48     90] (I)       build grid graph start
[03/10 12:48:48     90] [NR-eagl] Layer1 has no routable track
[03/10 12:48:48     90] [NR-eagl] Layer2 has single uniform track structure
[03/10 12:48:48     90] [NR-eagl] Layer3 has single uniform track structure
[03/10 12:48:48     90] [NR-eagl] Layer4 has single uniform track structure
[03/10 12:48:48     90] [NR-eagl] Layer5 has single uniform track structure
[03/10 12:48:48     90] [NR-eagl] Layer6 has single uniform track structure
[03/10 12:48:48     90] [NR-eagl] Layer7 has single uniform track structure
[03/10 12:48:48     90] [NR-eagl] Layer8 has single uniform track structure
[03/10 12:48:48     90] (I)       build grid graph end
[03/10 12:48:48     90] (I)       Layer1   numNetMinLayer=1954
[03/10 12:48:48     90] (I)       Layer2   numNetMinLayer=0
[03/10 12:48:48     90] (I)       Layer3   numNetMinLayer=0
[03/10 12:48:48     90] (I)       Layer4   numNetMinLayer=0
[03/10 12:48:48     90] (I)       Layer5   numNetMinLayer=0
[03/10 12:48:48     90] (I)       Layer6   numNetMinLayer=0
[03/10 12:48:48     90] (I)       Layer7   numNetMinLayer=0
[03/10 12:48:48     90] (I)       Layer8   numNetMinLayer=0
[03/10 12:48:48     90] (I)       numViaLayers=7
[03/10 12:48:48     90] (I)       end build via table
[03/10 12:48:48     90] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2936 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 12:48:48     90] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 12:48:48     90] (I)       readDataFromPlaceDB
[03/10 12:48:48     90] (I)       Read net information..
[03/10 12:48:48     90] [NR-eagl] Read numTotalNets=1954  numIgnoredNets=0
[03/10 12:48:48     90] (I)       Read testcase time = 0.000 seconds
[03/10 12:48:48     90] 
[03/10 12:48:48     90] (I)       totalPins=8103  totalGlobalPin=8082 (99.74%)
[03/10 12:48:48     90] (I)       Model blockage into capacity
[03/10 12:48:48     90] (I)       Read numBlocks=2936  numPreroutedWires=0  numCapScreens=0
[03/10 12:48:48     90] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 12:48:48     90] (I)       blocked area on Layer2 : 18575795200  (15.10%)
[03/10 12:48:48     90] (I)       blocked area on Layer3 : 6572720000  (5.34%)
[03/10 12:48:48     90] (I)       blocked area on Layer4 : 47567096000  (38.65%)
[03/10 12:48:48     90] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 12:48:48     90] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 12:48:48     90] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 12:48:48     90] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 12:48:48     90] (I)       Modeling time = 0.000 seconds
[03/10 12:48:48     90] 
[03/10 12:48:48     90] (I)       Number of ignored nets = 0
[03/10 12:48:48     90] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 12:48:48     90] (I)       Number of clock nets = 1.  Ignored: No
[03/10 12:48:48     90] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 12:48:48     90] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 12:48:48     90] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 12:48:48     90] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 12:48:48     90] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 12:48:48     90] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 12:48:48     90] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 12:48:48     90] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 12:48:48     90] (I)       Before initializing earlyGlobalRoute syMemory usage = 1231.9 MB
[03/10 12:48:48     90] (I)       Layer1  viaCost=300.00
[03/10 12:48:48     90] (I)       Layer2  viaCost=100.00
[03/10 12:48:48     90] (I)       Layer3  viaCost=100.00
[03/10 12:48:48     90] (I)       Layer4  viaCost=100.00
[03/10 12:48:48     90] (I)       Layer5  viaCost=100.00
[03/10 12:48:48     90] (I)       Layer6  viaCost=200.00
[03/10 12:48:48     90] (I)       Layer7  viaCost=100.00
[03/10 12:48:48     90] (I)       ---------------------Grid Graph Info--------------------
[03/10 12:48:48     90] (I)       routing area        :  (0, 0) - (352000, 349600)
[03/10 12:48:48     90] (I)       core area           :  (20000, 20000) - (332000, 329600)
[03/10 12:48:48     90] (I)       Site Width          :   400  (dbu)
[03/10 12:48:48     90] (I)       Row Height          :  3600  (dbu)
[03/10 12:48:48     90] (I)       GCell Width         :  3600  (dbu)
[03/10 12:48:48     90] (I)       GCell Height        :  3600  (dbu)
[03/10 12:48:48     90] (I)       grid                :    98    97     8
[03/10 12:48:48     90] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 12:48:48     90] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 12:48:48     90] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 12:48:48     90] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 12:48:48     90] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 12:48:48     90] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 12:48:48     90] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 12:48:48     90] (I)       Total num of tracks :     0   880   873   880   873   880   218   220
[03/10 12:48:48     90] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 12:48:48     90] (I)       --------------------------------------------------------
[03/10 12:48:48     90] 
[03/10 12:48:48     90] [NR-eagl] ============ Routing rule table ============
[03/10 12:48:48     90] [NR-eagl] Rule id 0. Nets 1954 
[03/10 12:48:48     90] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 12:48:48     90] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 12:48:48     90] [NR-eagl] ========================================
[03/10 12:48:48     90] [NR-eagl] 
[03/10 12:48:48     90] (I)       After initializing earlyGlobalRoute syMemory usage = 1231.9 MB
[03/10 12:48:48     90] (I)       Loading and dumping file time : 0.02 seconds
[03/10 12:48:48     90] (I)       ============= Initialization =============
[03/10 12:48:48     90] (I)       total 2D Cap : 415624 = (186044 H, 229580 V)
[03/10 12:48:48     90] [NR-eagl] Layer group 1: route 1954 net(s) in layer range [2, 8]
[03/10 12:48:48     90] (I)       ============  Phase 1a Route ============
[03/10 12:48:48     90] (I)       Phase 1a runs 0.01 seconds
[03/10 12:48:48     90] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/10 12:48:48     90] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:48     90] (I)       
[03/10 12:48:48     90] (I)       ============  Phase 1b Route ============
[03/10 12:48:48     90] (I)       Phase 1b runs 0.00 seconds
[03/10 12:48:48     90] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:48     90] (I)       
[03/10 12:48:48     90] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.812380e+04um
[03/10 12:48:48     90] (I)       ============  Phase 1c Route ============
[03/10 12:48:48     90] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:48     90] (I)       
[03/10 12:48:48     90] (I)       ============  Phase 1d Route ============
[03/10 12:48:48     90] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:48     90] (I)       
[03/10 12:48:48     90] (I)       ============  Phase 1e Route ============
[03/10 12:48:48     90] (I)       Phase 1e runs 0.00 seconds
[03/10 12:48:48     90] (I)       Usage: 32291 = (18136 H, 14155 V) = (9.75% H, 6.17% V) = (3.264e+04um H, 2.548e+04um V)
[03/10 12:48:48     90] (I)       
[03/10 12:48:48     90] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.812380e+04um
[03/10 12:48:48     90] [NR-eagl] 
[03/10 12:48:48     90] (I)       ============  Phase 1l Route ============
[03/10 12:48:48     90] (I)       dpBasedLA: time=0.01  totalOF=289  totalVia=16533  totalWL=32291  total(Via+WL)=48824 
[03/10 12:48:48     90] (I)       Total Global Routing Runtime: 0.03 seconds
[03/10 12:48:48     90] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[03/10 12:48:48     90] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.12% V
[03/10 12:48:48     90] (I)       
[03/10 12:48:48     90] (I)       ============= track Assignment ============
[03/10 12:48:48     90] (I)       extract Global 3D Wires
[03/10 12:48:48     90] (I)       Extract Global WL : time=0.00
[03/10 12:48:48     90] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 12:48:48     90] (I)       Initialization real time=0.00 seconds
[03/10 12:48:48     90] (I)       Kernel real time=0.04 seconds
[03/10 12:48:48     90] (I)       End Greedy Track Assignment
[03/10 12:48:48     90] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 7968
[03/10 12:48:48     90] [NR-eagl] Layer2(M2)(V) length: 2.269523e+04um, number of vias: 12788
[03/10 12:48:48     90] [NR-eagl] Layer3(M3)(H) length: 2.691720e+04um, number of vias: 577
[03/10 12:48:48     90] [NR-eagl] Layer4(M4)(V) length: 1.972600e+03um, number of vias: 286
[03/10 12:48:48     90] [NR-eagl] Layer5(M5)(H) length: 5.755186e+03um, number of vias: 186
[03/10 12:48:48     90] [NR-eagl] Layer6(M6)(V) length: 1.297801e+03um, number of vias: 15
[03/10 12:48:48     90] [NR-eagl] Layer7(M7)(H) length: 8.629000e+02um, number of vias: 12
[03/10 12:48:48     90] [NR-eagl] Layer8(M8)(V) length: 1.624000e+02um, number of vias: 0
[03/10 12:48:48     90] [NR-eagl] Total length: 5.966332e+04um, number of vias: 21832
[03/10 12:48:48     90] [NR-eagl] End Peak syMemory usage = 1208.7 MB
[03/10 12:48:48     90] [NR-eagl] Early Global Router Kernel+IO runtime : 0.13 seconds
[03/10 12:48:48     90] Extraction called for design 'sram_w16' of instances=1883 and nets=1956 using extraction engine 'preRoute' .
[03/10 12:48:48     90] PreRoute RC Extraction called for design sram_w16.
[03/10 12:48:48     90] RC Extraction called in multi-corner(2) mode.
[03/10 12:48:48     90] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 12:48:48     90] RCMode: PreRoute
[03/10 12:48:48     90]       RC Corner Indexes            0       1   
[03/10 12:48:48     90] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 12:48:48     90] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:48     90] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:48     90] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 12:48:48     90] Shrink Factor                : 1.00000
[03/10 12:48:48     90] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 12:48:48     90] Using capacitance table file ...
[03/10 12:48:48     90] Updating RC grid for preRoute extraction ...
[03/10 12:48:48     90] Initializing multi-corner capacitance tables ... 
[03/10 12:48:49     90] Initializing multi-corner resistance tables ...
[03/10 12:48:49     90] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1208.703M)
[03/10 12:48:49     90] Compute RC Scale Done ...
[03/10 12:48:49     90] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:49     90] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 12:48:49     90] 
[03/10 12:48:49     90] ** np local hotspot detection info verbose **
[03/10 12:48:49     90] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 12:48:49     90] 
[03/10 12:48:49     90] #################################################################################
[03/10 12:48:49     90] # Design Stage: PreRoute
[03/10 12:48:49     90] # Design Name: sram_w16
[03/10 12:48:49     90] # Design Mode: 65nm
[03/10 12:48:49     90] # Analysis Mode: MMMC Non-OCV 
[03/10 12:48:49     90] # Parasitics Mode: No SPEF/RCDB
[03/10 12:48:49     90] # Signoff Settings: SI Off 
[03/10 12:48:49     90] #################################################################################
[03/10 12:48:49     90] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:48:49     90] Calculate delays in BcWc mode...
[03/10 12:48:49     90] Topological Sorting (CPU = 0:00:00.0, MEM = 1263.9M, InitMEM = 1263.9M)
[03/10 12:48:49     91] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:48:49     91] End delay calculation. (MEM=1299.14 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 12:48:49     91] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1299.1M) ***
[03/10 12:48:49     91] Begin: GigaOpt postEco DRV Optimization
[03/10 12:48:49     91] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:49     91] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:49     91] #spOpts: N=65 
[03/10 12:48:49     91] Core basic site is core
[03/10 12:48:49     91] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:48:51     93] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:48:51     93] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 12:48:51     93] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:48:51     93] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 12:48:51     93] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:48:51     93] DEBUG: @coeDRVCandCache::init.
[03/10 12:48:51     93] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 12:48:51     93] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  50.37  |            |           |
[03/10 12:48:51     93] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 12:48:51     93] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.01 |          0|          0|          0|  50.37  |   0:00:00.0|    1375.5M|
[03/10 12:48:51     93] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:48:51     93] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:51     93] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:51     93] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:51     93] 
[03/10 12:48:51     93] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1375.5M) ***
[03/10 12:48:51     93] 
[03/10 12:48:51     93] DEBUG: @coeDRVCandCache::cleanup.
[03/10 12:48:51     93] End: GigaOpt postEco DRV Optimization
[03/10 12:48:51     93] **INFO: Flow update: Design timing is met.
[03/10 12:48:51     93] **INFO: Flow update: Design timing is met.
[03/10 12:48:51     93] **INFO: Flow update: Design timing is met.
[03/10 12:48:51     93] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[03/10 12:48:51     93] Start to check current routing status for nets...
[03/10 12:48:51     93] Using hname+ instead name for net compare
[03/10 12:48:51     93] All nets are already routed correctly.
[03/10 12:48:51     93] End to check current routing status for nets (mem=1329.3M)
[03/10 12:48:51     93] Compute RC Scale Done ...
[03/10 12:48:51     93] **optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1216.9M, totSessionCpu=0:01:33 **
[03/10 12:48:51     93] ** Profile ** Start :  cpu=0:00:00.0, mem=1216.9M
[03/10 12:48:51     93] ** Profile ** Other data :  cpu=0:00:00.0, mem=1216.9M
[03/10 12:48:51     93] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1224.9M
[03/10 12:48:51     93] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1224.9M
[03/10 12:48:51     93] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.241  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.368%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1224.9M
[03/10 12:48:51     93] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:51     93] 
[03/10 12:48:51     93] Begin Power Analysis
[03/10 12:48:51     93] 
[03/10 12:48:51     93]     0.00V	    VSS
[03/10 12:48:51     93]     0.90V	    VDD
[03/10 12:48:51     93] Begin Processing Timing Library for Power Calculation
[03/10 12:48:51     93] 
[03/10 12:48:51     93] Begin Processing Timing Library for Power Calculation
[03/10 12:48:51     93] 
[03/10 12:48:51     93] 
[03/10 12:48:51     93] 
[03/10 12:48:51     93] Begin Processing Power Net/Grid for Power Calculation
[03/10 12:48:51     93] 
[03/10 12:48:51     93] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=968.95MB/968.95MB)
[03/10 12:48:51     93] 
[03/10 12:48:51     93] Begin Processing Timing Window Data for Power Calculation
[03/10 12:48:51     93] 
[03/10 12:48:51     93] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=968.95MB/968.95MB)
[03/10 12:48:51     93] 
[03/10 12:48:51     93] Begin Processing User Attributes
[03/10 12:48:51     93] 
[03/10 12:48:51     93] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=968.95MB/968.95MB)
[03/10 12:48:51     93] 
[03/10 12:48:51     93] Begin Processing Signal Activity
[03/10 12:48:51     93] 
[03/10 12:48:52     93] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=968.95MB/968.95MB)
[03/10 12:48:52     93] 
[03/10 12:48:52     93] Begin Power Computation
[03/10 12:48:52     93] 
[03/10 12:48:52     93]       ----------------------------------------------------------
[03/10 12:48:52     93]       # of cell(s) missing both power/leakage table: 0
[03/10 12:48:52     93]       # of cell(s) missing power table: 0
[03/10 12:48:52     93]       # of cell(s) missing leakage table: 0
[03/10 12:48:52     93]       # of MSMV cell(s) missing power_level: 0
[03/10 12:48:52     93]       ----------------------------------------------------------
[03/10 12:48:52     93] 
[03/10 12:48:52     93] 
[03/10 12:48:52     93] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=969.05MB/969.05MB)
[03/10 12:48:52     93] 
[03/10 12:48:52     93] Begin Processing User Attributes
[03/10 12:48:52     93] 
[03/10 12:48:52     93] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=969.05MB/969.05MB)
[03/10 12:48:52     93] 
[03/10 12:48:52     93] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=969.05MB/969.05MB)
[03/10 12:48:52     93] 
[03/10 12:48:52     93]   Timing Snapshot: (REF)
[03/10 12:48:52     93]      Weighted WNS: 0.000
[03/10 12:48:52     93]       All  PG WNS: 0.000
[03/10 12:48:52     93]       High PG WNS: 0.000
[03/10 12:48:52     93]       All  PG TNS: 0.000
[03/10 12:48:52     93]       High PG TNS: 0.000
[03/10 12:48:52     93]          Tran DRV: 0
[03/10 12:48:52     93]           Cap DRV: 0
[03/10 12:48:52     93]        Fanout DRV: 0
[03/10 12:48:52     93]            Glitch: 0
[03/10 12:48:52     93]    Category Slack: { [L, 0.015] [H, 0.241] }
[03/10 12:48:52     93] 
[03/10 12:48:52     93] Begin: Power Optimization
[03/10 12:48:52     93] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:52     93] #spOpts: N=65 mergeVia=F 
[03/10 12:48:52     94] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.37
[03/10 12:48:52     94] +----------+---------+--------+--------+------------+--------+
[03/10 12:48:52     94] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 12:48:52     94] +----------+---------+--------+--------+------------+--------+
[03/10 12:48:52     94] |    50.37%|        -|   0.000|   0.000|   0:00:00.0| 1373.7M|
[03/10 12:48:56     97] |    50.37%|        0|   0.000|   0.000|   0:00:04.0| 1373.7M|
[03/10 12:48:56     97] |    50.37%|        0|   0.000|   0.000|   0:00:00.0| 1373.7M|
[03/10 12:48:56     98] |    50.37%|        0|   0.000|   0.000|   0:00:00.0| 1373.7M|
[03/10 12:48:56     98] |    50.36%|       60|   0.000|   0.000|   0:00:00.0| 1373.7M|
[03/10 12:48:56     98] +----------+---------+--------+--------+------------+--------+
[03/10 12:48:56     98] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 50.36
[03/10 12:48:56     98] 
[03/10 12:48:56     98] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 60 **
[03/10 12:48:56     98] --------------------------------------------------------------
[03/10 12:48:56     98] |                                   | Total     | Sequential |
[03/10 12:48:56     98] --------------------------------------------------------------
[03/10 12:48:56     98] | Num insts resized                 |      49  |       0    |
[03/10 12:48:56     98] | Num insts undone                  |       0  |       0    |
[03/10 12:48:56     98] | Num insts Downsized               |       2  |       0    |
[03/10 12:48:56     98] | Num insts Samesized               |      47  |       0    |
[03/10 12:48:56     98] | Num insts Upsized                 |       0  |       0    |
[03/10 12:48:56     98] | Num multiple commits+uncommits    |      11  |       -    |
[03/10 12:48:56     98] --------------------------------------------------------------
[03/10 12:48:56     98] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:56     98] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:56     98] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:56     98] ** Finished Core Power Optimization (cpu = 0:00:04.6) (real = 0:00:04.0) **
[03/10 12:48:56     98] Executing incremental physical updates
[03/10 12:48:56     98] #spOpts: N=65 mergeVia=F 
[03/10 12:48:56     98] *** Starting refinePlace (0:01:39 mem=1354.6M) ***
[03/10 12:48:56     98] Total net bbox length = 3.456e+04 (1.987e+04 1.470e+04) (ext = 1.072e+04)
[03/10 12:48:56     98] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:56     98] Density distribution unevenness ratio = 12.693%
[03/10 12:48:56     98] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1354.6MB) @(0:01:39 - 0:01:39).
[03/10 12:48:56     98] Starting refinePlace ...
[03/10 12:48:56     98] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:56     98] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 12:48:56     98] Density distribution unevenness ratio = 12.693%
[03/10 12:48:56     98]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 12:48:56     98] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1354.6MB) @(0:01:39 - 0:01:39).
[03/10 12:48:56     98] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:56     98] wireLenOptFixPriorityInst 0 inst fixed
[03/10 12:48:56     98] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:56     98] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1354.6MB) @(0:01:39 - 0:01:39).
[03/10 12:48:56     98] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 12:48:56     98] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.6MB
[03/10 12:48:56     98] Statistics of distance of Instance movement in refine placement:
[03/10 12:48:56     98]   maximum (X+Y) =         0.00 um
[03/10 12:48:56     98]   mean    (X+Y) =         0.00 um
[03/10 12:48:56     98] Summary Report:
[03/10 12:48:56     98] Instances move: 0 (out of 1883 movable)
[03/10 12:48:56     98] Mean displacement: 0.00 um
[03/10 12:48:56     98] Max displacement: 0.00 um 
[03/10 12:48:56     98] Total instances moved : 0
[03/10 12:48:56     98] Total net bbox length = 3.456e+04 (1.987e+04 1.470e+04) (ext = 1.072e+04)
[03/10 12:48:56     98] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.6MB
[03/10 12:48:56     98] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1354.6MB) @(0:01:39 - 0:01:39).
[03/10 12:48:56     98] *** Finished refinePlace (0:01:39 mem=1354.6M) ***
[03/10 12:48:57     98]   Timing Snapshot: (TGT)
[03/10 12:48:57     98]      Weighted WNS: 0.000
[03/10 12:48:57     98]       All  PG WNS: 0.000
[03/10 12:48:57     98]       High PG WNS: 0.000
[03/10 12:48:57     98]       All  PG TNS: 0.000
[03/10 12:48:57     98]       High PG TNS: 0.000
[03/10 12:48:57     98]          Tran DRV: 0
[03/10 12:48:57     98]           Cap DRV: 0
[03/10 12:48:57     98]        Fanout DRV: 0
[03/10 12:48:57     98]            Glitch: 0
[03/10 12:48:57     98]    Category Slack: { [L, 0.019] [H, 0.239] }
[03/10 12:48:57     98] 
[03/10 12:48:57     98] Checking setup slack degradation ...
[03/10 12:48:57     98] 
[03/10 12:48:57     98] Recovery Manager:
[03/10 12:48:57     98]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/10 12:48:57     98]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/10 12:48:57     98]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/10 12:48:57     98]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/10 12:48:57     98] 
[03/10 12:48:57     98] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:57     98] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:48:57     98] #spOpts: N=65 mergeVia=F 
[03/10 12:48:59    100] Info: 1 clock net  excluded from IPO operation.
[03/10 12:48:59    101] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:48:59    101] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[03/10 12:48:59    101] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:48:59    101] |   0.019|    0.019|   0.000|    0.000|    50.36%|   0:00:00.0| 1373.7M|   WC_VIEW|  default| Q_reg_62_/D         |
[03/10 12:48:59    101] |   0.019|    0.019|   0.000|    0.000|    50.36%|   0:00:00.0| 1373.7M|   WC_VIEW|  default| Q_reg_62_/D         |
[03/10 12:48:59    101] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:48:59    101] 
[03/10 12:48:59    101] *** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1373.7M) ***
[03/10 12:48:59    101] 
[03/10 12:48:59    101] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1373.7M) ***
[03/10 12:48:59    101] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:48:59    101] 0 Ndr or Layer constraints added by optimization 
[03/10 12:48:59    101] **** End NDR-Layer Usage Statistics ****
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Begin Power Analysis
[03/10 12:48:59    101] 
[03/10 12:48:59    101]     0.00V	    VSS
[03/10 12:48:59    101]     0.90V	    VDD
[03/10 12:48:59    101] Begin Processing Timing Library for Power Calculation
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Begin Processing Timing Library for Power Calculation
[03/10 12:48:59    101] 
[03/10 12:48:59    101] 
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Begin Processing Power Net/Grid for Power Calculation
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=995.31MB/995.31MB)
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Begin Processing Timing Window Data for Power Calculation
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=995.31MB/995.31MB)
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Begin Processing User Attributes
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=995.31MB/995.31MB)
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Begin Processing Signal Activity
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=995.31MB/995.31MB)
[03/10 12:48:59    101] 
[03/10 12:48:59    101] Begin Power Computation
[03/10 12:48:59    101] 
[03/10 12:48:59    101]       ----------------------------------------------------------
[03/10 12:48:59    101]       # of cell(s) missing both power/leakage table: 0
[03/10 12:48:59    101]       # of cell(s) missing power table: 0
[03/10 12:48:59    101]       # of cell(s) missing leakage table: 0
[03/10 12:48:59    101]       # of MSMV cell(s) missing power_level: 0
[03/10 12:48:59    101]       ----------------------------------------------------------
[03/10 12:48:59    101] 
[03/10 12:48:59    101] 
[03/10 12:49:00    101] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=995.31MB/995.31MB)
[03/10 12:49:00    101] 
[03/10 12:49:00    101] Begin Processing User Attributes
[03/10 12:49:00    101] 
[03/10 12:49:00    101] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=995.31MB/995.31MB)
[03/10 12:49:00    101] 
[03/10 12:49:00    101] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=995.31MB/995.31MB)
[03/10 12:49:00    101] 
[03/10 12:49:00    101] *** Finished Leakage Power Optimization (cpu=0:00:08, real=0:00:08, mem=1238.13M, totSessionCpu=0:01:42).
[03/10 12:49:00    101] Extraction called for design 'sram_w16' of instances=1883 and nets=1956 using extraction engine 'preRoute' .
[03/10 12:49:00    101] PreRoute RC Extraction called for design sram_w16.
[03/10 12:49:00    101] RC Extraction called in multi-corner(2) mode.
[03/10 12:49:00    101] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 12:49:00    101] RCMode: PreRoute
[03/10 12:49:00    101]       RC Corner Indexes            0       1   
[03/10 12:49:00    101] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 12:49:00    101] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 12:49:00    101] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 12:49:00    101] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 12:49:00    101] Shrink Factor                : 1.00000
[03/10 12:49:00    101] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 12:49:00    101] Using capacitance table file ...
[03/10 12:49:00    101] Updating RC grid for preRoute extraction ...
[03/10 12:49:00    101] Initializing multi-corner capacitance tables ... 
[03/10 12:49:00    102] Initializing multi-corner resistance tables ...
[03/10 12:49:00    102] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1221.988M)
[03/10 12:49:00    102] doiPBLastSyncSlave
[03/10 12:49:00    102] #################################################################################
[03/10 12:49:00    102] # Design Stage: PreRoute
[03/10 12:49:00    102] # Design Name: sram_w16
[03/10 12:49:00    102] # Design Mode: 65nm
[03/10 12:49:00    102] # Analysis Mode: MMMC Non-OCV 
[03/10 12:49:00    102] # Parasitics Mode: No SPEF/RCDB
[03/10 12:49:00    102] # Signoff Settings: SI Off 
[03/10 12:49:00    102] #################################################################################
[03/10 12:49:00    102] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:49:00    102] Calculate delays in BcWc mode...
[03/10 12:49:00    102] Topological Sorting (CPU = 0:00:00.0, MEM = 1222.0M, InitMEM = 1222.0M)
[03/10 12:49:00    102] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:49:00    102] End delay calculation. (MEM=1296.09 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 12:49:00    102] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1296.1M) ***
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Begin Power Analysis
[03/10 12:49:00    102] 
[03/10 12:49:00    102]     0.00V	    VSS
[03/10 12:49:00    102]     0.90V	    VDD
[03/10 12:49:00    102] Begin Processing Timing Library for Power Calculation
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Begin Processing Timing Library for Power Calculation
[03/10 12:49:00    102] 
[03/10 12:49:00    102] 
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Begin Processing Power Net/Grid for Power Calculation
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=975.91MB/975.91MB)
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Begin Processing Timing Window Data for Power Calculation
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=975.91MB/975.91MB)
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Begin Processing User Attributes
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=975.91MB/975.91MB)
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Begin Processing Signal Activity
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=975.91MB/975.91MB)
[03/10 12:49:00    102] 
[03/10 12:49:00    102] Begin Power Computation
[03/10 12:49:00    102] 
[03/10 12:49:00    102]       ----------------------------------------------------------
[03/10 12:49:00    102]       # of cell(s) missing both power/leakage table: 0
[03/10 12:49:00    102]       # of cell(s) missing power table: 0
[03/10 12:49:00    102]       # of cell(s) missing leakage table: 0
[03/10 12:49:00    102]       # of MSMV cell(s) missing power_level: 0
[03/10 12:49:00    102]       ----------------------------------------------------------
[03/10 12:49:00    102] 
[03/10 12:49:00    102] 
[03/10 12:49:01    102] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=975.91MB/975.91MB)
[03/10 12:49:01    102] 
[03/10 12:49:01    102] Begin Processing User Attributes
[03/10 12:49:01    102] 
[03/10 12:49:01    102] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=975.91MB/975.91MB)
[03/10 12:49:01    102] 
[03/10 12:49:01    102] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=975.91MB/975.91MB)
[03/10 12:49:01    102] 
[03/10 12:49:01    102] <optDesign CMD> Restore Using all VT Cells
[03/10 12:49:01    102] Reported timing to dir ./timingReports
[03/10 12:49:01    102] **optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 1238.9M, totSessionCpu=0:01:43 **
[03/10 12:49:01    102] ** Profile ** Start :  cpu=0:00:00.0, mem=1238.9M
[03/10 12:49:01    102] ** Profile ** Other data :  cpu=0:00:00.0, mem=1238.9M
[03/10 12:49:01    102] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1248.9M
[03/10 12:49:01    103] ** Profile ** Total reports :  cpu=0:00:00.1, mem=1240.9M
[03/10 12:49:01    103] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1240.9M
[03/10 12:49:01    103] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.239  |  0.019  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.361%
Routing Overflow: 0.00% H and 0.12% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1240.9M
[03/10 12:49:01    103] **optDesign ... cpu = 0:00:53, real = 0:00:54, mem = 1238.9M, totSessionCpu=0:01:43 **
[03/10 12:49:01    103] *** Finished optDesign ***
[03/10 12:49:01    103] 
[03/10 12:49:01    103] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:56.7 real=0:00:57.9)
[03/10 12:49:01    103] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[03/10 12:49:01    103] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:03.0 real=0:00:03.1)
[03/10 12:49:01    103] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:07.7 real=0:00:07.7)
[03/10 12:49:01    103] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:09.4 real=0:00:10.4)
[03/10 12:49:01    103] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:07.5 real=0:00:07.5)
[03/10 12:49:01    103] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/10 12:49:01    103] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:07.7 real=0:00:07.7)
[03/10 12:49:01    103] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.2)
[03/10 12:49:01    103] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/10 12:49:01    103] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[03/10 12:49:01    103] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:08.4 real=0:00:08.4)
[03/10 12:49:01    103] Info: pop threads available for lower-level modules during optimization.
[03/10 12:49:01    103] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 12:49:01    103] **place_opt_design ... cpu = 0:00:59, real = 0:01:00, mem = 1173.9M **
[03/10 12:49:01    103] *** Finished GigaPlace ***
[03/10 12:49:01    103] 
[03/10 12:49:01    103] *** Summary of all messages that are not suppressed in this session:
[03/10 12:49:01    103] Severity  ID               Count  Summary                                  
[03/10 12:49:01    103] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/10 12:49:01    103] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/10 12:49:01    103] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/10 12:49:01    103] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/10 12:49:01    103] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/10 12:49:01    103] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/10 12:49:01    103] *** Message Summary: 10 warning(s), 0 error(s)
[03/10 12:49:01    103] 
[03/10 12:49:01    103] <CMD> saveDesign placement.enc
[03/10 12:49:01    103] Writing Netlist "placement.enc.dat.tmp/sram_w16.v.gz" ...
[03/10 12:49:01    103] Saving AAE Data ...
[03/10 12:49:01    103] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/10 12:49:01    103] Saving mode setting ...
[03/10 12:49:01    103] Saving global file ...
[03/10 12:49:01    103] Saving floorplan file ...
[03/10 12:49:01    103] Saving Drc markers ...
[03/10 12:49:01    103] ... No Drc file written since there is no markers found.
[03/10 12:49:01    103] Saving placement file ...
[03/10 12:49:01    103] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1173.9M) ***
[03/10 12:49:01    103] Saving route file ...
[03/10 12:49:01    103] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1173.9M) ***
[03/10 12:49:01    103] Saving DEF file ...
[03/10 12:49:02    103] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 12:49:02    103] 
[03/10 12:49:02    103] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 12:49:02    103] 
[03/10 12:49:02    103] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 12:49:03    104] Generated self-contained design placement.enc.dat.tmp
[03/10 12:49:03    104] 
[03/10 12:49:03    104] *** Summary of all messages that are not suppressed in this session:
[03/10 12:49:03    104] Severity  ID               Count  Summary                                  
[03/10 12:49:03    104] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 12:49:03    104] ERROR     IMPOAX-142           2  %s                                       
[03/10 12:49:03    104] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 12:49:03    104] 
[03/10 12:49:24    108] <CMD> pan 5.205 -7.236
[03/10 12:49:26    108] <CMD> pan -0.641 1.009
[03/10 12:49:30    109] <CMD> pan 0.584 1.125
[03/10 12:49:34    110] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/10 12:49:35    110] <CMD> setLayerPreference allM8Cont -isVisible 1
[03/10 12:49:35    110] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 12:49:36    110] <CMD> setLayerPreference allM8 -isVisible 1
[03/10 12:49:36    110] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 12:49:37    110] <CMD> setLayerPreference allM8 -isVisible 1
[03/10 12:49:38    110] <CMD> pan 0.130 -1.938
[03/10 12:49:39    110] <CMD> pan 0.013 -1.094
[03/10 12:49:42    111] <CMD> pan 31.631 22.890
[03/10 12:49:44    112] <CMD> pan 91.924 -9.005
[03/10 12:49:48    112] <CMD> pan 0.085 -0.661
[03/10 12:49:50    113] <CMD> pan -89.426 24.730
[03/10 12:49:52    113] <CMD> setDrawView ameba
[03/10 12:49:54    114] <CMD> setDrawView fplan
[03/10 12:49:55    114] <CMD> setDrawView place
[03/10 12:49:58    114] <CMD> setDrawView place
[03/10 12:49:59    115] <CMD> setDrawView fplan
[03/10 12:50:00    115] <CMD> setDrawView place
[03/10 12:50:01    115] <CMD> setLayerPreference allM0 -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM1Cont -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM1 -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM2Cont -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM2 -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM3Cont -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM3 -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM4Cont -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM4 -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM5Cont -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM5 -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM6Cont -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM6 -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM7Cont -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM7 -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM8Cont -isSelectable 0
[03/10 12:50:01    115] <CMD> setLayerPreference allM8 -isSelectable 0
[03/10 12:50:02    115] <CMD> setLayerPreference allM0 -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM1Cont -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM1 -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM2Cont -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM2 -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM3Cont -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM3 -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM4Cont -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM4 -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM5Cont -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM5 -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM6Cont -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM6 -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM7Cont -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM7 -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM8Cont -isSelectable 1
[03/10 12:50:02    115] <CMD> setLayerPreference allM8 -isSelectable 1
[03/10 12:50:03    115] <CMD> setLayerPreference allM0 -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM1 -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM2 -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM3 -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM4 -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM5 -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM6 -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM7 -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/10 12:50:03    115] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 12:50:05    116] <CMD> setLayerPreference allM0 -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM1Cont -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM1 -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM2 -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM3 -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM4Cont -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM4 -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM5Cont -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM5 -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM6Cont -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM6 -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM7Cont -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM7 -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM8Cont -isVisible 1
[03/10 12:50:05    116] <CMD> setLayerPreference allM8 -isVisible 1
[03/10 12:50:16    117] <CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
[03/10 12:50:16    117] #spOpts: N=65 
[03/10 12:50:16    117] Core basic site is core
[03/10 12:50:16    117]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/10 12:50:16    117] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:50:16    117] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/10 12:50:16    117] *INFO: Adding fillers to top-module.
[03/10 12:50:16    117] *INFO:   Added 69 filler insts (cell DCAP64 / prefix FILLER).
[03/10 12:50:16    117] *INFO:   Added 232 filler insts (cell DCAP32 / prefix FILLER).
[03/10 12:50:16    117] *INFO:   Added 547 filler insts (cell DCAP16 / prefix FILLER).
[03/10 12:50:16    117] *INFO:   Added 2503 filler insts (cell DCAP4 / prefix FILLER).
[03/10 12:50:16    117] *INFO:   Added 438 filler insts (cell DCAP / prefix FILLER).
[03/10 12:50:16    117] *INFO:   Added 455 filler insts (cell FILL2 / prefix FILLER).
[03/10 12:50:16    117] *INFO:   Added 470 filler insts (cell FILL1 / prefix FILLER).
[03/10 12:50:16    117] *INFO: Total 4714 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[03/10 12:50:16    117] For 4714 new insts, 4714 new pwr-pin connections were made to global net 'VDD'.
[03/10 12:50:16    117] 4714 new gnd-pin connections were made to global net 'VSS'.
[03/10 12:50:16    117] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 12:50:16    117] For 6597 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/10 12:50:16    117] 0 new gnd-pin connection was made to global net 'VSS'.
[03/10 12:50:16    117] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 12:50:25    119] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/10 12:50:25    119] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/10 12:50:25    119] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/10 12:50:25    119] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/10 12:50:25    119] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/10 12:50:25    119] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/10 12:50:25    119] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/10 12:50:25    119] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/10 12:50:25    119] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/10 12:50:25    119] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/10 12:50:25    119] <CMD> routeDesign
[03/10 12:50:25    119] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1004.52 (MB), peak = 1004.76 (MB)
[03/10 12:50:25    119] #**INFO: setDesignMode -flowEffort standard
[03/10 12:50:25    119] #**INFO: multi-cut via swapping  will be performed after routing.
[03/10 12:50:25    119] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/10 12:50:25    119] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/10 12:50:25    119] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/10 12:50:25    119] #spOpts: N=65 
[03/10 12:50:25    119] Core basic site is core
[03/10 12:50:25    119] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:50:25    119] Begin checking placement ... (start mem=1250.8M, init mem=1250.8M)
[03/10 12:50:25    119] *info: Placed = 6597          
[03/10 12:50:25    119] *info: Unplaced = 0           
[03/10 12:50:25    119] Placement Density:100.00%(24149/24149)
[03/10 12:50:25    119] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1250.8M)
[03/10 12:50:25    119] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/10 12:50:25    119] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/10 12:50:25    119] 
[03/10 12:50:25    119] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/10 12:50:25    119] *** Changed status on (0) nets in Clock.
[03/10 12:50:25    119] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1250.8M) ***
[03/10 12:50:25    119] 
[03/10 12:50:25    119] globalDetailRoute
[03/10 12:50:25    119] 
[03/10 12:50:25    119] #setNanoRouteMode -drouteAutoStop true
[03/10 12:50:25    119] #setNanoRouteMode -drouteFixAntenna true
[03/10 12:50:25    119] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 12:50:25    119] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 12:50:25    119] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 12:50:25    119] #setNanoRouteMode -routeWithSiDriven true
[03/10 12:50:25    119] #setNanoRouteMode -routeWithTimingDriven true
[03/10 12:50:25    119] #Start globalDetailRoute on Mon Mar 10 12:50:25 2025
[03/10 12:50:25    119] #
[03/10 12:50:25    119] #Generating timing data, please wait...
[03/10 12:50:25    119] #1954 total nets, 0 already routed, 0 will ignore in trialRoute
[03/10 12:50:25    119] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 12:50:25    119] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 12:50:25    119] #Dump tif for version 2.1
[03/10 12:50:26    120] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:50:26    120] End delay calculation. (MEM=1328.29 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 12:50:26    120] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/10 12:50:26    120] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 978.93 (MB), peak = 1011.07 (MB)
[03/10 12:50:26    120] #Done generating timing data.
[03/10 12:50:27    121] ### Net info: total nets: 1956
[03/10 12:50:27    121] ### Net info: dirty nets: 0
[03/10 12:50:27    121] ### Net info: marked as disconnected nets: 0
[03/10 12:50:27    121] ### Net info: fully routed nets: 0
[03/10 12:50:27    121] ### Net info: trivial (single pin) nets: 0
[03/10 12:50:27    121] ### Net info: unrouted nets: 1956
[03/10 12:50:27    121] ### Net info: re-extraction nets: 0
[03/10 12:50:27    121] ### Net info: ignored nets: 0
[03/10 12:50:27    121] ### Net info: skip routing nets: 0
[03/10 12:50:27    121] #Start reading timing information from file .timing_file_13490.tif.gz ...
[03/10 12:50:27    121] #Read in timing information for 135 ports, 1883 instances from timing file .timing_file_13490.tif.gz.
[03/10 12:50:27    121] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 12:50:27    121] #Start routing data preparation.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 12:50:27    121] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 12:50:27    121] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 12:50:27    121] #Minimum voltage of a net in the design = 0.000.
[03/10 12:50:27    121] #Maximum voltage of a net in the design = 1.100.
[03/10 12:50:27    121] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 12:50:27    121] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 12:50:27    121] #Voltage range [0.000 - 1.100] has 1954 nets.
[03/10 12:50:28    122] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 12:50:28    122] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:50:28    122] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:50:28    122] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:50:28    122] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:50:28    122] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:50:28    122] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 12:50:28    122] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 12:50:28    122] #Regenerating Ggrids automatically.
[03/10 12:50:28    122] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 12:50:28    122] #Using automatically generated G-grids.
[03/10 12:50:28    122] #Done routing data preparation.
[03/10 12:50:28    122] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 999.80 (MB), peak = 1026.12 (MB)
[03/10 12:50:28    122] #Merging special wires...
[03/10 12:50:28    122] #Number of eco nets is 0
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #Start data preparation...
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #Data preparation is done on Mon Mar 10 12:50:28 2025
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #Analyzing routing resource...
[03/10 12:50:28    122] #Routing resource analysis is done on Mon Mar 10 12:50:28 2025
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #  Resource Analysis:
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 12:50:28    122] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 12:50:28    122] #  --------------------------------------------------------------
[03/10 12:50:28    122] #  Metal 1        H         795          78        3422    80.60%
[03/10 12:50:28    122] #  Metal 2        V         797          83        3422     2.10%
[03/10 12:50:28    122] #  Metal 3        H         873           0        3422     0.70%
[03/10 12:50:28    122] #  Metal 4        V         567         313        3422     5.03%
[03/10 12:50:28    122] #  Metal 5        H         873           0        3422     0.00%
[03/10 12:50:28    122] #  Metal 6        V         880           0        3422     0.00%
[03/10 12:50:28    122] #  Metal 7        H         218           0        3422     0.00%
[03/10 12:50:28    122] #  Metal 8        V         220           0        3422     0.00%
[03/10 12:50:28    122] #  --------------------------------------------------------------
[03/10 12:50:28    122] #  Total                   5223       6.73%  27376    11.05%
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1001.25 (MB), peak = 1026.12 (MB)
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #start global routing iteration 1...
[03/10 12:50:28    122] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.02 (MB), peak = 1026.12 (MB)
[03/10 12:50:28    122] #
[03/10 12:50:28    122] #start global routing iteration 2...
[03/10 12:50:30    123] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1013.05 (MB), peak = 1026.12 (MB)
[03/10 12:50:30    123] #
[03/10 12:50:30    123] #start global routing iteration 3...
[03/10 12:50:30    124] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1014.57 (MB), peak = 1026.12 (MB)
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/10 12:50:30    124] #Total number of routable nets = 1954.
[03/10 12:50:30    124] #Total number of nets in the design = 1956.
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #1954 routable nets have only global wires.
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #Routed nets constraints summary:
[03/10 12:50:30    124] #-----------------------------
[03/10 12:50:30    124] #        Rules   Unconstrained  
[03/10 12:50:30    124] #-----------------------------
[03/10 12:50:30    124] #      Default            1954  
[03/10 12:50:30    124] #-----------------------------
[03/10 12:50:30    124] #        Total            1954  
[03/10 12:50:30    124] #-----------------------------
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #Routing constraints summary of the whole design:
[03/10 12:50:30    124] #-----------------------------
[03/10 12:50:30    124] #        Rules   Unconstrained  
[03/10 12:50:30    124] #-----------------------------
[03/10 12:50:30    124] #      Default            1954  
[03/10 12:50:30    124] #-----------------------------
[03/10 12:50:30    124] #        Total            1954  
[03/10 12:50:30    124] #-----------------------------
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #                 OverCon       OverCon       OverCon          
[03/10 12:50:30    124] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/10 12:50:30    124] #     Layer         (1-2)         (3-4)           (5)   OverCon
[03/10 12:50:30    124] #  ------------------------------------------------------------
[03/10 12:50:30    124] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 12:50:30    124] #   Metal 2     86(2.56%)     27(0.80%)      4(0.12%)   (3.48%)
[03/10 12:50:30    124] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 12:50:30    124] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 12:50:30    124] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 12:50:30    124] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 12:50:30    124] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 12:50:30    124] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 12:50:30    124] #  ------------------------------------------------------------
[03/10 12:50:30    124] #     Total     86(0.35%)     27(0.11%)      4(0.02%)   (0.48%)
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[03/10 12:50:30    124] #  Overflow after GR: 0.00% H + 0.87% V
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #Complete Global Routing.
[03/10 12:50:30    124] #Total wire length = 58375 um.
[03/10 12:50:30    124] #Total half perimeter of net bounding box = 36833 um.
[03/10 12:50:30    124] #Total wire length on LAYER M1 = 0 um.
[03/10 12:50:30    124] #Total wire length on LAYER M2 = 18027 um.
[03/10 12:50:30    124] #Total wire length on LAYER M3 = 24960 um.
[03/10 12:50:30    124] #Total wire length on LAYER M4 = 8301 um.
[03/10 12:50:30    124] #Total wire length on LAYER M5 = 7088 um.
[03/10 12:50:30    124] #Total wire length on LAYER M6 = 0 um.
[03/10 12:50:30    124] #Total wire length on LAYER M7 = 0 um.
[03/10 12:50:30    124] #Total wire length on LAYER M8 = 0 um.
[03/10 12:50:30    124] #Total number of vias = 14674
[03/10 12:50:30    124] #Up-Via Summary (total 14674):
[03/10 12:50:30    124] #           
[03/10 12:50:30    124] #-----------------------
[03/10 12:50:30    124] #  Metal 1         7700
[03/10 12:50:30    124] #  Metal 2         5799
[03/10 12:50:30    124] #  Metal 3          982
[03/10 12:50:30    124] #  Metal 4          193
[03/10 12:50:30    124] #-----------------------
[03/10 12:50:30    124] #                 14674 
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #Max overcon = 5 tracks.
[03/10 12:50:30    124] #Total overcon = 0.48%.
[03/10 12:50:30    124] #Worst layer Gcell overcon rate = 0.00%.
[03/10 12:50:30    124] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1014.79 (MB), peak = 1026.12 (MB)
[03/10 12:50:30    124] #
[03/10 12:50:30    124] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1007.93 (MB), peak = 1026.12 (MB)
[03/10 12:50:30    124] #Start Track Assignment.
[03/10 12:50:31    125] #Done with 4602 horizontal wires in 1 hboxes and 4845 vertical wires in 1 hboxes.
[03/10 12:50:31    125] #Done with 909 horizontal wires in 1 hboxes and 1003 vertical wires in 1 hboxes.
[03/10 12:50:31    125] #Complete Track Assignment.
[03/10 12:50:31    125] #Total wire length = 61457 um.
[03/10 12:50:31    125] #Total half perimeter of net bounding box = 36833 um.
[03/10 12:50:31    125] #Total wire length on LAYER M1 = 2077 um.
[03/10 12:50:31    125] #Total wire length on LAYER M2 = 18135 um.
[03/10 12:50:31    125] #Total wire length on LAYER M3 = 25744 um.
[03/10 12:50:31    125] #Total wire length on LAYER M4 = 8384 um.
[03/10 12:50:31    125] #Total wire length on LAYER M5 = 7117 um.
[03/10 12:50:31    125] #Total wire length on LAYER M6 = 0 um.
[03/10 12:50:31    125] #Total wire length on LAYER M7 = 0 um.
[03/10 12:50:31    125] #Total wire length on LAYER M8 = 0 um.
[03/10 12:50:31    125] #Total number of vias = 14674
[03/10 12:50:31    125] #Up-Via Summary (total 14674):
[03/10 12:50:31    125] #           
[03/10 12:50:31    125] #-----------------------
[03/10 12:50:31    125] #  Metal 1         7700
[03/10 12:50:31    125] #  Metal 2         5799
[03/10 12:50:31    125] #  Metal 3          982
[03/10 12:50:31    125] #  Metal 4          193
[03/10 12:50:31    125] #-----------------------
[03/10 12:50:31    125] #                 14674 
[03/10 12:50:31    125] #
[03/10 12:50:31    125] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1013.12 (MB), peak = 1026.12 (MB)
[03/10 12:50:31    125] #
[03/10 12:50:31    125] #Cpu time = 00:00:04
[03/10 12:50:31    125] #Elapsed time = 00:00:04
[03/10 12:50:31    125] #Increased memory = 23.67 (MB)
[03/10 12:50:31    125] #Total memory = 1013.16 (MB)
[03/10 12:50:31    125] #Peak memory = 1026.12 (MB)
[03/10 12:50:32    126] #routeSiEffort set to medium
[03/10 12:50:32    126] #
[03/10 12:50:32    126] #Start Detail Routing..
[03/10 12:50:32    126] #start initial detail routing ...
[03/10 12:50:54    147] #    number of violations = 0
[03/10 12:50:54    147] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1046.99 (MB), peak = 1054.36 (MB)
[03/10 12:50:54    147] #start 1st optimization iteration ...
[03/10 12:50:54    148] #    number of violations = 0
[03/10 12:50:54    148] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.61 (MB), peak = 1054.36 (MB)
[03/10 12:50:54    148] #Complete Detail Routing.
[03/10 12:50:54    148] #Total wire length = 61539 um.
[03/10 12:50:54    148] #Total half perimeter of net bounding box = 36833 um.
[03/10 12:50:54    148] #Total wire length on LAYER M1 = 29 um.
[03/10 12:50:54    148] #Total wire length on LAYER M2 = 18736 um.
[03/10 12:50:54    148] #Total wire length on LAYER M3 = 25372 um.
[03/10 12:50:54    148] #Total wire length on LAYER M4 = 10014 um.
[03/10 12:50:54    148] #Total wire length on LAYER M5 = 7388 um.
[03/10 12:50:54    148] #Total wire length on LAYER M6 = 0 um.
[03/10 12:50:54    148] #Total wire length on LAYER M7 = 0 um.
[03/10 12:50:54    148] #Total wire length on LAYER M8 = 0 um.
[03/10 12:50:54    148] #Total number of vias = 17072
[03/10 12:50:54    148] #Total number of multi-cut vias = 30 (  0.2%)
[03/10 12:50:54    148] #Total number of single cut vias = 17042 ( 99.8%)
[03/10 12:50:54    148] #Up-Via Summary (total 17072):
[03/10 12:50:54    148] #                   single-cut          multi-cut      Total
[03/10 12:50:54    148] #-----------------------------------------------------------
[03/10 12:50:54    148] #  Metal 1        7940 ( 99.6%)        30 (  0.4%)       7970
[03/10 12:50:54    148] #  Metal 2        7357 (100.0%)         0 (  0.0%)       7357
[03/10 12:50:54    148] #  Metal 3        1498 (100.0%)         0 (  0.0%)       1498
[03/10 12:50:54    148] #  Metal 4         247 (100.0%)         0 (  0.0%)        247
[03/10 12:50:54    148] #-----------------------------------------------------------
[03/10 12:50:54    148] #                17042 ( 99.8%)        30 (  0.2%)      17072 
[03/10 12:50:54    148] #
[03/10 12:50:54    148] #Total number of DRC violations = 0
[03/10 12:50:54    148] #Cpu time = 00:00:22
[03/10 12:50:54    148] #Elapsed time = 00:00:22
[03/10 12:50:54    148] #Increased memory = -0.27 (MB)
[03/10 12:50:54    148] #Total memory = 1012.89 (MB)
[03/10 12:50:54    148] #Peak memory = 1054.36 (MB)
[03/10 12:50:54    148] #
[03/10 12:50:54    148] #start routing for process antenna violation fix ...
[03/10 12:50:54    148] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1014.66 (MB), peak = 1054.36 (MB)
[03/10 12:50:54    148] #
[03/10 12:50:54    148] #Total wire length = 61539 um.
[03/10 12:50:54    148] #Total half perimeter of net bounding box = 36833 um.
[03/10 12:50:54    148] #Total wire length on LAYER M1 = 29 um.
[03/10 12:50:54    148] #Total wire length on LAYER M2 = 18736 um.
[03/10 12:50:54    148] #Total wire length on LAYER M3 = 25372 um.
[03/10 12:50:54    148] #Total wire length on LAYER M4 = 10014 um.
[03/10 12:50:54    148] #Total wire length on LAYER M5 = 7388 um.
[03/10 12:50:54    148] #Total wire length on LAYER M6 = 0 um.
[03/10 12:50:54    148] #Total wire length on LAYER M7 = 0 um.
[03/10 12:50:54    148] #Total wire length on LAYER M8 = 0 um.
[03/10 12:50:54    148] #Total number of vias = 17072
[03/10 12:50:54    148] #Total number of multi-cut vias = 30 (  0.2%)
[03/10 12:50:54    148] #Total number of single cut vias = 17042 ( 99.8%)
[03/10 12:50:54    148] #Up-Via Summary (total 17072):
[03/10 12:50:54    148] #                   single-cut          multi-cut      Total
[03/10 12:50:54    148] #-----------------------------------------------------------
[03/10 12:50:54    148] #  Metal 1        7940 ( 99.6%)        30 (  0.4%)       7970
[03/10 12:50:54    148] #  Metal 2        7357 (100.0%)         0 (  0.0%)       7357
[03/10 12:50:54    148] #  Metal 3        1498 (100.0%)         0 (  0.0%)       1498
[03/10 12:50:54    148] #  Metal 4         247 (100.0%)         0 (  0.0%)        247
[03/10 12:50:54    148] #-----------------------------------------------------------
[03/10 12:50:54    148] #                17042 ( 99.8%)        30 (  0.2%)      17072 
[03/10 12:50:54    148] #
[03/10 12:50:54    148] #Total number of DRC violations = 0
[03/10 12:50:54    148] #Total number of net violated process antenna rule = 0
[03/10 12:50:54    148] #
[03/10 12:50:55    149] #
[03/10 12:50:55    149] #Start Post Route wire spreading..
[03/10 12:50:55    149] #
[03/10 12:50:55    149] #Start data preparation for wire spreading...
[03/10 12:50:55    149] #
[03/10 12:50:55    149] #Data preparation is done on Mon Mar 10 12:50:55 2025
[03/10 12:50:55    149] #
[03/10 12:50:55    149] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.67 (MB), peak = 1054.36 (MB)
[03/10 12:50:55    149] #
[03/10 12:50:55    149] #Start Post Route Wire Spread.
[03/10 12:50:55    149] #Done with 958 horizontal wires in 1 hboxes and 694 vertical wires in 1 hboxes.
[03/10 12:50:55    149] #Complete Post Route Wire Spread.
[03/10 12:50:55    149] #
[03/10 12:50:55    149] #Total wire length = 62189 um.
[03/10 12:50:55    149] #Total half perimeter of net bounding box = 36833 um.
[03/10 12:50:55    149] #Total wire length on LAYER M1 = 30 um.
[03/10 12:50:55    149] #Total wire length on LAYER M2 = 18908 um.
[03/10 12:50:55    149] #Total wire length on LAYER M3 = 25752 um.
[03/10 12:50:55    149] #Total wire length on LAYER M4 = 10096 um.
[03/10 12:50:55    149] #Total wire length on LAYER M5 = 7404 um.
[03/10 12:50:55    149] #Total wire length on LAYER M6 = 0 um.
[03/10 12:50:55    149] #Total wire length on LAYER M7 = 0 um.
[03/10 12:50:55    149] #Total wire length on LAYER M8 = 0 um.
[03/10 12:50:55    149] #Total number of vias = 17072
[03/10 12:50:55    149] #Total number of multi-cut vias = 30 (  0.2%)
[03/10 12:50:55    149] #Total number of single cut vias = 17042 ( 99.8%)
[03/10 12:50:55    149] #Up-Via Summary (total 17072):
[03/10 12:50:55    149] #                   single-cut          multi-cut      Total
[03/10 12:50:55    149] #-----------------------------------------------------------
[03/10 12:50:55    149] #  Metal 1        7940 ( 99.6%)        30 (  0.4%)       7970
[03/10 12:50:55    149] #  Metal 2        7357 (100.0%)         0 (  0.0%)       7357
[03/10 12:50:55    149] #  Metal 3        1498 (100.0%)         0 (  0.0%)       1498
[03/10 12:50:55    149] #  Metal 4         247 (100.0%)         0 (  0.0%)        247
[03/10 12:50:55    149] #-----------------------------------------------------------
[03/10 12:50:55    149] #                17042 ( 99.8%)        30 (  0.2%)      17072 
[03/10 12:50:55    149] #
[03/10 12:50:55    149] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.18 (MB), peak = 1054.36 (MB)
[03/10 12:50:55    149] #
[03/10 12:50:55    149] #Post Route wire spread is done.
[03/10 12:50:55    149] #Total wire length = 62189 um.
[03/10 12:50:55    149] #Total half perimeter of net bounding box = 36833 um.
[03/10 12:50:55    149] #Total wire length on LAYER M1 = 30 um.
[03/10 12:50:55    149] #Total wire length on LAYER M2 = 18908 um.
[03/10 12:50:55    149] #Total wire length on LAYER M3 = 25752 um.
[03/10 12:50:55    149] #Total wire length on LAYER M4 = 10096 um.
[03/10 12:50:55    149] #Total wire length on LAYER M5 = 7404 um.
[03/10 12:50:55    149] #Total wire length on LAYER M6 = 0 um.
[03/10 12:50:55    149] #Total wire length on LAYER M7 = 0 um.
[03/10 12:50:55    149] #Total wire length on LAYER M8 = 0 um.
[03/10 12:50:55    149] #Total number of vias = 17072
[03/10 12:50:55    149] #Total number of multi-cut vias = 30 (  0.2%)
[03/10 12:50:55    149] #Total number of single cut vias = 17042 ( 99.8%)
[03/10 12:50:55    149] #Up-Via Summary (total 17072):
[03/10 12:50:55    149] #                   single-cut          multi-cut      Total
[03/10 12:50:55    149] #-----------------------------------------------------------
[03/10 12:50:55    149] #  Metal 1        7940 ( 99.6%)        30 (  0.4%)       7970
[03/10 12:50:55    149] #  Metal 2        7357 (100.0%)         0 (  0.0%)       7357
[03/10 12:50:55    149] #  Metal 3        1498 (100.0%)         0 (  0.0%)       1498
[03/10 12:50:55    149] #  Metal 4         247 (100.0%)         0 (  0.0%)        247
[03/10 12:50:55    149] #-----------------------------------------------------------
[03/10 12:50:55    149] #                17042 ( 99.8%)        30 (  0.2%)      17072 
[03/10 12:50:55    149] #
[03/10 12:50:56    150] #
[03/10 12:50:56    150] #Start DRC checking..
[03/10 12:50:58    152] #    number of violations = 0
[03/10 12:50:58    152] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1043.38 (MB), peak = 1054.36 (MB)
[03/10 12:50:58    152] #CELL_VIEW sram_w16,init has no DRC violation.
[03/10 12:50:58    152] #Total number of DRC violations = 0
[03/10 12:50:58    152] #Total number of net violated process antenna rule = 0
[03/10 12:50:58    152] #
[03/10 12:50:58    152] #Start Post Route via swapping..
[03/10 12:51:01    155] #    number of violations = 0
[03/10 12:51:01    155] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1015.30 (MB), peak = 1054.36 (MB)
[03/10 12:51:01    155] #    number of violations = 0
[03/10 12:51:01    155] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1015.51 (MB), peak = 1054.36 (MB)
[03/10 12:51:01    155] #CELL_VIEW sram_w16,init has no DRC violation.
[03/10 12:51:01    155] #Total number of DRC violations = 0
[03/10 12:51:01    155] #Total number of net violated process antenna rule = 0
[03/10 12:51:01    155] #Post Route via swapping is done.
[03/10 12:51:01    155] #Total wire length = 62189 um.
[03/10 12:51:01    155] #Total half perimeter of net bounding box = 36833 um.
[03/10 12:51:01    155] #Total wire length on LAYER M1 = 30 um.
[03/10 12:51:01    155] #Total wire length on LAYER M2 = 18908 um.
[03/10 12:51:01    155] #Total wire length on LAYER M3 = 25752 um.
[03/10 12:51:01    155] #Total wire length on LAYER M4 = 10096 um.
[03/10 12:51:01    155] #Total wire length on LAYER M5 = 7404 um.
[03/10 12:51:01    155] #Total wire length on LAYER M6 = 0 um.
[03/10 12:51:01    155] #Total wire length on LAYER M7 = 0 um.
[03/10 12:51:01    155] #Total wire length on LAYER M8 = 0 um.
[03/10 12:51:01    155] #Total number of vias = 17072
[03/10 12:51:01    155] #Total number of multi-cut vias = 10445 ( 61.2%)
[03/10 12:51:01    155] #Total number of single cut vias = 6627 ( 38.8%)
[03/10 12:51:01    155] #Up-Via Summary (total 17072):
[03/10 12:51:01    155] #                   single-cut          multi-cut      Total
[03/10 12:51:01    155] #-----------------------------------------------------------
[03/10 12:51:01    155] #  Metal 1        6600 ( 82.8%)      1370 ( 17.2%)       7970
[03/10 12:51:01    155] #  Metal 2          19 (  0.3%)      7338 ( 99.7%)       7357
[03/10 12:51:01    155] #  Metal 3           8 (  0.5%)      1490 ( 99.5%)       1498
[03/10 12:51:01    155] #  Metal 4           0 (  0.0%)       247 (100.0%)        247
[03/10 12:51:01    155] #-----------------------------------------------------------
[03/10 12:51:01    155] #                 6627 ( 38.8%)     10445 ( 61.2%)      17072 
[03/10 12:51:01    155] #
[03/10 12:51:01    155] #detailRoute Statistics:
[03/10 12:51:01    155] #Cpu time = 00:00:30
[03/10 12:51:01    155] #Elapsed time = 00:00:30
[03/10 12:51:01    155] #Increased memory = 0.61 (MB)
[03/10 12:51:01    155] #Total memory = 1013.77 (MB)
[03/10 12:51:01    155] #Peak memory = 1054.36 (MB)
[03/10 12:51:01    155] #
[03/10 12:51:01    155] #globalDetailRoute statistics:
[03/10 12:51:01    155] #Cpu time = 00:00:36
[03/10 12:51:01    155] #Elapsed time = 00:00:36
[03/10 12:51:01    155] #Increased memory = 0.87 (MB)
[03/10 12:51:01    155] #Total memory = 1005.50 (MB)
[03/10 12:51:01    155] #Peak memory = 1054.36 (MB)
[03/10 12:51:01    155] #Number of warnings = 28
[03/10 12:51:01    155] #Total number of warnings = 28
[03/10 12:51:01    155] #Number of fails = 0
[03/10 12:51:01    155] #Total number of fails = 0
[03/10 12:51:01    155] #Complete globalDetailRoute on Mon Mar 10 12:51:01 2025
[03/10 12:51:01    155] #
[03/10 12:51:01    155] #routeDesign: cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1005.52 (MB), peak = 1054.36 (MB)
[03/10 12:51:02    155] 
[03/10 12:51:02    155] *** Summary of all messages that are not suppressed in this session:
[03/10 12:51:02    155] Severity  ID               Count  Summary                                  
[03/10 12:51:02    155] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/10 12:51:02    155] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/10 12:51:02    155] *** Message Summary: 2 warning(s), 0 error(s)
[03/10 12:51:02    155] 
[03/10 12:51:02    155] <CMD> setExtractRCMode -engine postRoute
[03/10 12:51:02    155] <CMD> extractRC
[03/10 12:51:02    155] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 12:51:02    155] Extraction called for design 'sram_w16' of instances=6597 and nets=1956 using extraction engine 'postRoute' at effort level 'low' .
[03/10 12:51:02    155] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/10 12:51:02    155] RC Extraction called in multi-corner(2) mode.
[03/10 12:51:02    155] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 12:51:02    155] Process corner(s) are loaded.
[03/10 12:51:02    155]  Corner: Cmax
[03/10 12:51:02    155]  Corner: Cmin
[03/10 12:51:02    155] extractDetailRC Option : -outfile /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d  -extended
[03/10 12:51:02    155] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 12:51:02    155]       RC Corner Indexes            0       1   
[03/10 12:51:02    155] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 12:51:02    155] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 12:51:02    155] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 12:51:02    155] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 12:51:02    155] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 12:51:02    155] Shrink Factor                : 1.00000
[03/10 12:51:02    156] Initializing multi-corner capacitance tables ... 
[03/10 12:51:02    156] Initializing multi-corner resistance tables ...
[03/10 12:51:02    156] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1252.4M)
[03/10 12:51:02    156] Creating parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for storing RC.
[03/10 12:51:02    156] Extracted 10.0057% (CPU Time= 0:00:00.1  MEM= 1307.8M)
[03/10 12:51:02    156] Extracted 20.0042% (CPU Time= 0:00:00.1  MEM= 1307.8M)
[03/10 12:51:02    156] Extracted 30.0064% (CPU Time= 0:00:00.1  MEM= 1307.8M)
[03/10 12:51:02    156] Extracted 40.005% (CPU Time= 0:00:00.1  MEM= 1307.8M)
[03/10 12:51:02    156] Extracted 50.0071% (CPU Time= 0:00:00.1  MEM= 1307.8M)
[03/10 12:51:02    156] Extracted 60.0057% (CPU Time= 0:00:00.2  MEM= 1307.8M)
[03/10 12:51:02    156] Extracted 70.0042% (CPU Time= 0:00:00.2  MEM= 1307.8M)
[03/10 12:51:02    156] Extracted 80.0064% (CPU Time= 0:00:00.2  MEM= 1307.8M)
[03/10 12:51:02    156] Extracted 90.005% (CPU Time= 0:00:00.2  MEM= 1307.8M)
[03/10 12:51:02    156] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1307.8M)
[03/10 12:51:02    156] Number of Extracted Resistors     : 47590
[03/10 12:51:02    156] Number of Extracted Ground Cap.   : 47266
[03/10 12:51:02    156] Number of Extracted Coupling Cap. : 80476
[03/10 12:51:02    156] Opening parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for reading.
[03/10 12:51:02    156] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 12:51:02    156]  Corner: Cmax
[03/10 12:51:02    156]  Corner: Cmin
[03/10 12:51:02    156] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1296.8M)
[03/10 12:51:02    156] Creating parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb_Filter.rcdb.d' for storing RC.
[03/10 12:51:02    156] Closing parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d'. 1954 times net's RC data read were performed.
[03/10 12:51:02    156] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1300.820M)
[03/10 12:51:02    156] Opening parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for reading.
[03/10 12:51:02    156] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1300.820M)
[03/10 12:51:02    156] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1300.820M)
[03/10 12:51:02    156] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/10 12:51:02    156] <CMD> optDesign -postRoute -setup -hold
[03/10 12:51:02    156] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 12:51:02    156] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/10 12:51:02    156] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 12:51:02    156] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 12:51:02    156] -setupDynamicPowerViewAsDefaultView false
[03/10 12:51:02    156]                                            # bool, default=false, private
[03/10 12:51:02    156] #spOpts: N=65 
[03/10 12:51:02    156] Core basic site is core
[03/10 12:51:02    156] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 12:51:02    156] #spOpts: N=65 mergeVia=F 
[03/10 12:51:02    156] Switching SI Aware to true by default in postroute mode   
[03/10 12:51:02    156] GigaOpt running with 1 threads.
[03/10 12:51:02    156] Info: 1 threads available for lower-level modules during optimization.
[03/10 12:51:02    156] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 12:51:02    156] 	Cell FILL1_LL, site bcore.
[03/10 12:51:02    156] 	Cell FILL_NW_HH, site bcore.
[03/10 12:51:02    156] 	Cell FILL_NW_LL, site bcore.
[03/10 12:51:02    156] 	Cell GFILL, site gacore.
[03/10 12:51:02    156] 	Cell GFILL10, site gacore.
[03/10 12:51:02    156] 	Cell GFILL2, site gacore.
[03/10 12:51:02    156] 	Cell GFILL3, site gacore.
[03/10 12:51:02    156] 	Cell GFILL4, site gacore.
[03/10 12:51:02    156] 	Cell LVLLHCD1, site bcore.
[03/10 12:51:02    156] 	Cell LVLLHCD2, site bcore.
[03/10 12:51:02    156] 	Cell LVLLHCD4, site bcore.
[03/10 12:51:02    156] 	Cell LVLLHCD8, site bcore.
[03/10 12:51:02    156] 	Cell LVLLHD1, site bcore.
[03/10 12:51:02    156] 	Cell LVLLHD2, site bcore.
[03/10 12:51:02    156] 	Cell LVLLHD4, site bcore.
[03/10 12:51:02    156] 	Cell LVLLHD8, site bcore.
[03/10 12:51:02    156] .
[03/10 12:51:02    156] Initializing multi-corner capacitance tables ... 
[03/10 12:51:02    156] Initializing multi-corner resistance tables ...
[03/10 12:51:03    156] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/10 12:51:03    156] Type 'man IMPOPT-7077' for more detail.
[03/10 12:51:04    158] Effort level <high> specified for reg2reg path_group
[03/10 12:51:04    158] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1296.8M, totSessionCpu=0:02:38 **
[03/10 12:51:04    158] #Created 847 library cell signatures
[03/10 12:51:04    158] #Created 1956 NETS and 0 SPECIALNETS signatures
[03/10 12:51:04    158] #Created 6598 instance signatures
[03/10 12:51:04    158] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.32 (MB), peak = 1054.36 (MB)
[03/10 12:51:04    158] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.52 (MB), peak = 1054.36 (MB)
[03/10 12:51:04    158] #spOpts: N=65 
[03/10 12:51:04    158] Begin checking placement ... (start mem=1296.8M, init mem=1296.8M)
[03/10 12:51:04    158] *info: Placed = 6597          
[03/10 12:51:04    158] *info: Unplaced = 0           
[03/10 12:51:04    158] Placement Density:100.00%(24149/24149)
[03/10 12:51:04    158] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1296.8M)
[03/10 12:51:04    158]  Initial DC engine is -> aae
[03/10 12:51:04    158]  
[03/10 12:51:04    158]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/10 12:51:04    158]  
[03/10 12:51:04    158]  
[03/10 12:51:04    158]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/10 12:51:04    158]  
[03/10 12:51:04    158] Reset EOS DB
[03/10 12:51:04    158] Ignoring AAE DB Resetting ...
[03/10 12:51:04    158]  Set Options for AAE Based Opt flow 
[03/10 12:51:04    158] *** optDesign -postRoute ***
[03/10 12:51:04    158] DRC Margin: user margin 0.0; extra margin 0
[03/10 12:51:04    158] Setup Target Slack: user slack 0
[03/10 12:51:04    158] Hold Target Slack: user slack 0
[03/10 12:51:04    158] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 12:51:04    158] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 12:51:04    158] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 12:51:04    158] -setupDynamicPowerViewAsDefaultView false
[03/10 12:51:04    158]                                            # bool, default=false, private
[03/10 12:51:04    158] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/10 12:51:04    158] Type 'man IMPOPT-3195' for more detail.
[03/10 12:51:04    158] Include MVT Delays for Hold Opt
[03/10 12:51:04    158] ** INFO : this run is activating 'postRoute' automaton
[03/10 12:51:04    158] 
[03/10 12:51:04    158] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 12:51:04    158] 
[03/10 12:51:04    158] Type 'man IMPOPT-3663' for more detail.
[03/10 12:51:04    158] 
[03/10 12:51:04    158] Power view               = WC_VIEW
[03/10 12:51:04    158] Number of VT partitions  = 2
[03/10 12:51:04    158] Standard cells in design = 811
[03/10 12:51:04    158] Instances in design      = 1883
[03/10 12:51:04    158] 
[03/10 12:51:04    158] Instance distribution across the VT partitions:
[03/10 12:51:04    158] 
[03/10 12:51:04    158]  LVT : inst = 54 (2.9%), cells = 335 (41%)
[03/10 12:51:04    158]    Lib tcbn65gpluswc        : inst = 54 (2.9%)
[03/10 12:51:04    158] 
[03/10 12:51:04    158]  HVT : inst = 1829 (97.1%), cells = 457 (56%)
[03/10 12:51:04    158]    Lib tcbn65gpluswc        : inst = 1829 (97.1%)
[03/10 12:51:04    158] 
[03/10 12:51:04    158] Reporting took 0 sec
[03/10 12:51:04    158] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 12:51:04    158] Extraction called for design 'sram_w16' of instances=6597 and nets=1956 using extraction engine 'postRoute' at effort level 'low' .
[03/10 12:51:04    158] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/10 12:51:04    158] RC Extraction called in multi-corner(2) mode.
[03/10 12:51:04    158] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 12:51:04    158] Process corner(s) are loaded.
[03/10 12:51:04    158]  Corner: Cmax
[03/10 12:51:04    158]  Corner: Cmin
[03/10 12:51:04    158] extractDetailRC Option : -outfile /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d -maxResLength 200  -extended
[03/10 12:51:04    158] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 12:51:04    158]       RC Corner Indexes            0       1   
[03/10 12:51:04    158] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 12:51:04    158] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 12:51:04    158] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 12:51:04    158] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 12:51:04    158] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 12:51:04    158] Shrink Factor                : 1.00000
[03/10 12:51:04    158] Initializing multi-corner capacitance tables ... 
[03/10 12:51:04    158] Initializing multi-corner resistance tables ...
[03/10 12:51:04    158] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1278.5M)
[03/10 12:51:05    158] Creating parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for storing RC.
[03/10 12:51:05    158] Extracted 10.0057% (CPU Time= 0:00:00.1  MEM= 1317.9M)
[03/10 12:51:05    158] Extracted 20.0042% (CPU Time= 0:00:00.1  MEM= 1317.9M)
[03/10 12:51:05    158] Extracted 30.0064% (CPU Time= 0:00:00.1  MEM= 1317.9M)
[03/10 12:51:05    158] Extracted 40.005% (CPU Time= 0:00:00.2  MEM= 1317.9M)
[03/10 12:51:05    158] Extracted 50.0071% (CPU Time= 0:00:00.2  MEM= 1317.9M)
[03/10 12:51:05    158] Extracted 60.0057% (CPU Time= 0:00:00.2  MEM= 1317.9M)
[03/10 12:51:05    158] Extracted 70.0042% (CPU Time= 0:00:00.2  MEM= 1317.9M)
[03/10 12:51:05    159] Extracted 80.0064% (CPU Time= 0:00:00.3  MEM= 1317.9M)
[03/10 12:51:05    159] Extracted 90.005% (CPU Time= 0:00:00.3  MEM= 1317.9M)
[03/10 12:51:05    159] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1317.9M)
[03/10 12:51:05    159] Number of Extracted Resistors     : 47590
[03/10 12:51:05    159] Number of Extracted Ground Cap.   : 47266
[03/10 12:51:05    159] Number of Extracted Coupling Cap. : 80476
[03/10 12:51:05    159] Opening parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for reading.
[03/10 12:51:05    159] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 12:51:05    159]  Corner: Cmax
[03/10 12:51:05    159]  Corner: Cmin
[03/10 12:51:05    159] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1297.9M)
[03/10 12:51:05    159] Creating parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb_Filter.rcdb.d' for storing RC.
[03/10 12:51:05    159] Closing parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d'. 1954 times net's RC data read were performed.
[03/10 12:51:05    159] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1301.938M)
[03/10 12:51:05    159] Opening parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for reading.
[03/10 12:51:05    159] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1301.938M)
[03/10 12:51:05    159] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1301.938M)
[03/10 12:51:05    159] Opening parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for reading.
[03/10 12:51:05    159] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1301.9M)
[03/10 12:51:05    159] Initializing multi-corner capacitance tables ... 
[03/10 12:51:05    159] Initializing multi-corner resistance tables ...
[03/10 12:51:06    160] **INFO: Starting Blocking QThread with 1 CPU
[03/10 12:51:06    160]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 12:51:06    160] #################################################################################
[03/10 12:51:06    160] # Design Stage: PostRoute
[03/10 12:51:06    160] # Design Name: sram_w16
[03/10 12:51:06    160] # Design Mode: 65nm
[03/10 12:51:06    160] # Analysis Mode: MMMC OCV 
[03/10 12:51:06    160] # Parasitics Mode: SPEF/RCDB
[03/10 12:51:06    160] # Signoff Settings: SI Off 
[03/10 12:51:06    160] #################################################################################
[03/10 12:51:06    160] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:06    160] Calculate late delays in OCV mode...
[03/10 12:51:06    160] Calculate early delays in OCV mode...
[03/10 12:51:06    160] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 12:51:06    160] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 12:51:06    160] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:51:06    160] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
[03/10 12:51:06    160] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 0.0M) ***
[03/10 12:51:06    160] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M)
[03/10 12:51:06    160] Done building cte hold timing graph (HoldAware) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
[03/10 12:51:07    160]  
_______________________________________________________________________
[03/10 12:51:07    160] Starting SI iteration 1 using Infinite Timing Windows
[03/10 12:51:07    160] Begin IPO call back ...
[03/10 12:51:07    160] End IPO call back ...
[03/10 12:51:07    160] #################################################################################
[03/10 12:51:07    160] # Design Stage: PostRoute
[03/10 12:51:07    160] # Design Name: sram_w16
[03/10 12:51:07    160] # Design Mode: 65nm
[03/10 12:51:07    160] # Analysis Mode: MMMC OCV 
[03/10 12:51:07    160] # Parasitics Mode: SPEF/RCDB
[03/10 12:51:07    160] # Signoff Settings: SI On 
[03/10 12:51:07    160] #################################################################################
[03/10 12:51:07    160] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:07    160] Setting infinite Tws ...
[03/10 12:51:07    160] First Iteration Infinite Tw... 
[03/10 12:51:07    160] Calculate early delays in OCV mode...
[03/10 12:51:07    160] Calculate late delays in OCV mode...
[03/10 12:51:07    160] Topological Sorting (CPU = 0:00:00.0, MEM = 1385.8M, InitMEM = 1385.8M)
[03/10 12:51:08    160] AAE_INFO-618: Total number of nets in the design is 1956,  96.5 percent of the nets selected for SI analysis
[03/10 12:51:08    161] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:51:08    161] End delay calculation. (MEM=1401.93 CPU=0:00:00.5 REAL=0:00:01.0)
[03/10 12:51:08    161] Save waveform /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/.AAE_lssOXw/.AAE_13490/waveform.data...
[03/10 12:51:08    161] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1401.9M) ***
[03/10 12:51:08    161] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1401.9M)
[03/10 12:51:08    161] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 12:51:08    161] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1401.9M)
[03/10 12:51:08    161] 
[03/10 12:51:08    161] Executing IPO callback for view pruning ..
[03/10 12:51:08    161] Starting SI iteration 2
[03/10 12:51:08    161] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:08    161] Calculate early delays in OCV mode...
[03/10 12:51:08    161] Calculate late delays in OCV mode...
[03/10 12:51:08    161] AAE_INFO-618: Total number of nets in the design is 1956,  0.6 percent of the nets selected for SI analysis
[03/10 12:51:08    161] End delay calculation. (MEM=1377.98 CPU=0:00:00.1 REAL=0:00:00.0)
[03/10 12:51:08    161] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1378.0M) ***
[03/10 12:51:08    161] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:41 mem=1378.0M)
[03/10 12:51:08    161] ** Profile ** Start :  cpu=0:00:00.0, mem=1378.0M
[03/10 12:51:08    161] ** Profile ** Other data :  cpu=0:00:00.0, mem=1378.0M
[03/10 12:51:08    161] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1378.0M
[03/10 12:51:08    161] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1378.0M
[03/10 12:51:08    161] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  |  0.246  | -0.004  |
|           TNS (ns):| -0.004  |  0.000  | -0.004  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.361%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1311.7M, totSessionCpu=0:02:41 **
[03/10 12:51:08    161] Setting latch borrow mode to budget during optimization.
[03/10 12:51:08    161] Glitch fixing enabled
[03/10 12:51:08    161] Leakage Power Opt: re-selecting buf/inv list 
[03/10 12:51:08    161] Summary for sequential cells idenfication: 
[03/10 12:51:08    161] Identified SBFF number: 199
[03/10 12:51:08    161] Identified MBFF number: 0
[03/10 12:51:08    161] Not identified SBFF number: 0
[03/10 12:51:08    161] Not identified MBFF number: 0
[03/10 12:51:08    161] Number of sequential cells which are not FFs: 104
[03/10 12:51:08    161] 
[03/10 12:51:08    161] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:51:08    161] optDesignOneStep: Leakage Power Flow
[03/10 12:51:08    161] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:51:08    161] **INFO: Start fixing DRV (Mem = 1378.51M) ...
[03/10 12:51:08    161] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/10 12:51:08    161] **INFO: Start fixing DRV iteration 1 ...
[03/10 12:51:08    161] Begin: GigaOpt DRV Optimization
[03/10 12:51:08    161] Glitch fixing enabled
[03/10 12:51:08    161] Info: 1 clock net  excluded from IPO operation.
[03/10 12:51:08    161] Summary for sequential cells idenfication: 
[03/10 12:51:08    161] Identified SBFF number: 199
[03/10 12:51:08    161] Identified MBFF number: 0
[03/10 12:51:08    161] Not identified SBFF number: 0
[03/10 12:51:08    161] Not identified MBFF number: 0
[03/10 12:51:08    161] Number of sequential cells which are not FFs: 104
[03/10 12:51:08    161] 
[03/10 12:51:08    161] DRV pessimism of 5.00% is used.
[03/10 12:51:08    161] PhyDesignGrid: maxLocalDensity 0.96
[03/10 12:51:08    161] #spOpts: N=65 mergeVia=F 
[03/10 12:51:12    165] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:51:12    165] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/10 12:51:12    165] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:51:12    165] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 12:51:12    165] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:51:12    165] DEBUG: @coeDRVCandCache::init.
[03/10 12:51:12    165] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 12:51:12    165] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  100.00 |            |           |
[03/10 12:51:12    165] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 12:51:12    165] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.00 |          0|          0|          0|  100.00 |   0:00:00.0|    1626.5M|
[03/10 12:51:12    165] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 12:51:12    165] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:51:12    165] 0 Ndr or Layer constraints added by optimization 
[03/10 12:51:12    165] **** End NDR-Layer Usage Statistics ****
[03/10 12:51:12    165] 
[03/10 12:51:12    165] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1626.5M) ***
[03/10 12:51:12    165] 
[03/10 12:51:12    165] Begin: glitch net info
[03/10 12:51:12    165] glitch slack range: number of glitch nets
[03/10 12:51:12    165] glitch slack < -0.32 : 0
[03/10 12:51:12    165] -0.32 < glitch slack < -0.28 : 0
[03/10 12:51:12    165] -0.28 < glitch slack < -0.24 : 0
[03/10 12:51:12    165] -0.24 < glitch slack < -0.2 : 0
[03/10 12:51:12    165] -0.2 < glitch slack < -0.16 : 0
[03/10 12:51:12    165] -0.16 < glitch slack < -0.12 : 0
[03/10 12:51:12    165] -0.12 < glitch slack < -0.08 : 0
[03/10 12:51:12    165] -0.08 < glitch slack < -0.04 : 0
[03/10 12:51:12    165] -0.04 < glitch slack : 0
[03/10 12:51:12    165] End: glitch net info
[03/10 12:51:12    165] DEBUG: @coeDRVCandCache::cleanup.
[03/10 12:51:12    165] drv optimizer changes nothing and skips refinePlace
[03/10 12:51:12    165] End: GigaOpt DRV Optimization
[03/10 12:51:12    165] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1482.8M, totSessionCpu=0:02:45 **
[03/10 12:51:12    165] *info:
[03/10 12:51:12    165] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1482.82M).
[03/10 12:51:12    165] Leakage Power Opt: resetting the buf/inv selection
[03/10 12:51:12    165] ** Profile ** Start :  cpu=0:00:00.0, mem=1482.8M
[03/10 12:51:12    165] ** Profile ** Other data :  cpu=0:00:00.0, mem=1482.8M
[03/10 12:51:12    165] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1492.8M
[03/10 12:51:12    165] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1492.8M
[03/10 12:51:12    165] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.07min mem=1482.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  |  0.246  | -0.004  |
|           TNS (ns):| -0.004  |  0.000  | -0.004  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.361%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1492.8M
[03/10 12:51:12    165] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1482.8M, totSessionCpu=0:02:45 **
[03/10 12:51:12    165]   Timing Snapshot: (REF)
[03/10 12:51:12    165]      Weighted WNS: 0.000
[03/10 12:51:12    165]       All  PG WNS: 0.000
[03/10 12:51:12    165]       High PG WNS: 0.000
[03/10 12:51:12    165]       All  PG TNS: 0.000
[03/10 12:51:12    165]       High PG TNS: 0.000
[03/10 12:51:12    165]          Tran DRV: 0
[03/10 12:51:12    165]           Cap DRV: 0
[03/10 12:51:12    165]        Fanout DRV: 0
[03/10 12:51:12    165]            Glitch: 0
[03/10 12:51:12    165] *** Timing NOT met, worst failing slack is -0.004
[03/10 12:51:12    165] *** Check timing (0:00:00.0)
[03/10 12:51:12    165] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:51:12    165] optDesignOneStep: Leakage Power Flow
[03/10 12:51:12    165] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:51:12    165] Begin: GigaOpt Optimization in WNS mode
[03/10 12:51:12    165] Info: 1 clock net  excluded from IPO operation.
[03/10 12:51:12    165] PhyDesignGrid: maxLocalDensity 0.96
[03/10 12:51:12    165] #spOpts: N=65 mergeVia=F 
[03/10 12:51:15    168] *info: 1 clock net excluded
[03/10 12:51:15    168] *info: 2 special nets excluded.
[03/10 12:51:15    168] *info: 2 no-driver nets excluded.
[03/10 12:51:16    169] ** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.004 Density 100.00
[03/10 12:51:16    169] Optimizer WNS Pass 0
[03/10 12:51:16    169] Active Path Group: default 
[03/10 12:51:16    169] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:51:16    169] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[03/10 12:51:16    169] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:51:16    169] |  -0.004|   -0.004|  -0.004|   -0.004|   100.00%|   0:00:00.0| 1568.7M|   WC_VIEW|  default| Q_reg_1_/D          |
[03/10 12:51:16    169] |   0.000|    0.049|   0.000|    0.000|   100.00%|   0:00:00.0| 1568.7M|   WC_VIEW|       NA| NA                  |
[03/10 12:51:16    169] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:51:16    169] 
[03/10 12:51:16    169] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1568.7M) ***
[03/10 12:51:16    169] 
[03/10 12:51:16    169] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1568.7M) ***
[03/10 12:51:16    169] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 100.00
[03/10 12:51:16    169] Update Timing Windows (Threshold 0.014) ...
[03/10 12:51:16    169] Re Calculate Delays on 0 Nets
[03/10 12:51:16    169] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:51:16    169] 0 Ndr or Layer constraints added by optimization 
[03/10 12:51:16    169] **** End NDR-Layer Usage Statistics ****
[03/10 12:51:16    169] 
[03/10 12:51:16    169] *** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1568.7M) ***
[03/10 12:51:16    169] #spOpts: N=65 
[03/10 12:51:16    169] *** Starting refinePlace (0:02:49 mem=1549.6M) ***
[03/10 12:51:16    169] Total net bbox length = 3.456e+04 (1.987e+04 1.470e+04) (ext = 1.072e+04)
[03/10 12:51:16    169] Starting refinePlace ...
[03/10 12:51:16    169] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[03/10 12:51:16    169] Type 'man IMPSP-2002' for more detail.
[03/10 12:51:16    169] Total net bbox length = 3.456e+04 (1.987e+04 1.470e+04) (ext = 1.072e+04)
[03/10 12:51:16    169] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1549.6MB
[03/10 12:51:16    169] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1549.6MB) @(0:02:49 - 0:02:49).
[03/10 12:51:16    169] *** Finished refinePlace (0:02:49 mem=1549.6M) ***
[03/10 12:51:16    169] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/10 12:51:16    169] End: GigaOpt Optimization in WNS mode
[03/10 12:51:16    169] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:51:16    169] optDesignOneStep: Leakage Power Flow
[03/10 12:51:16    169] **INFO: Num dontuse cells 97, Num usable cells 750
[03/10 12:51:16    169] GigaOpt: target slack met, skip TNS optimization
[03/10 12:51:17    170]   Timing Snapshot: (REF)
[03/10 12:51:17    170]      Weighted WNS: 0.000
[03/10 12:51:17    170]       All  PG WNS: 0.000
[03/10 12:51:17    170]       High PG WNS: 0.000
[03/10 12:51:17    170]       All  PG TNS: 0.000
[03/10 12:51:17    170]       High PG TNS: 0.000
[03/10 12:51:17    170]          Tran DRV: 0
[03/10 12:51:17    170]           Cap DRV: 0
[03/10 12:51:17    170]        Fanout DRV: 0
[03/10 12:51:17    170]            Glitch: 0
[03/10 12:51:17    170]    Category Slack: { [L, 0.049] [H, 0.267] }
[03/10 12:51:17    170] 
[03/10 12:51:17    170] ** Profile ** Start :  cpu=0:00:00.0, mem=1425.3M
[03/10 12:51:17    170] ** Profile ** Other data :  cpu=0:00:00.0, mem=1425.3M
[03/10 12:51:17    170] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1433.3M
[03/10 12:51:17    170] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1433.3M
[03/10 12:51:17    170] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.267  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.361%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1433.3M
[03/10 12:51:17    170] Info: 1 clock net  excluded from IPO operation.
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Begin Power Analysis
[03/10 12:51:17    170] 
[03/10 12:51:17    170]     0.00V	    VSS
[03/10 12:51:17    170]     0.90V	    VDD
[03/10 12:51:17    170] Begin Processing Timing Library for Power Calculation
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Begin Processing Timing Library for Power Calculation
[03/10 12:51:17    170] 
[03/10 12:51:17    170] 
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Begin Processing Power Net/Grid for Power Calculation
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.07MB/1131.07MB)
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Begin Processing Timing Window Data for Power Calculation
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.07MB/1131.07MB)
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Begin Processing User Attributes
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.07MB/1131.07MB)
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Begin Processing Signal Activity
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.10MB/1131.10MB)
[03/10 12:51:17    170] 
[03/10 12:51:17    170] Begin Power Computation
[03/10 12:51:17    170] 
[03/10 12:51:17    170]       ----------------------------------------------------------
[03/10 12:51:17    170]       # of cell(s) missing both power/leakage table: 0
[03/10 12:51:17    170]       # of cell(s) missing power table: 0
[03/10 12:51:17    170]       # of cell(s) missing leakage table: 0
[03/10 12:51:17    170]       # of MSMV cell(s) missing power_level: 0
[03/10 12:51:17    170]       ----------------------------------------------------------
[03/10 12:51:17    170] 
[03/10 12:51:17    170] 
[03/10 12:51:18    170] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.11MB/1131.11MB)
[03/10 12:51:18    170] 
[03/10 12:51:18    170] Begin Processing User Attributes
[03/10 12:51:18    170] 
[03/10 12:51:18    170] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.11MB/1131.11MB)
[03/10 12:51:18    170] 
[03/10 12:51:18    170] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.11MB/1131.11MB)
[03/10 12:51:18    170] 
[03/10 12:51:18    170] Begin: Power Optimization
[03/10 12:51:18    170] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:51:18    170] #spOpts: N=65 mergeVia=F 
[03/10 12:51:18    170] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 100.00
[03/10 12:51:18    170] +----------+---------+--------+--------+------------+--------+
[03/10 12:51:18    170] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 12:51:18    170] +----------+---------+--------+--------+------------+--------+
[03/10 12:51:18    170] |   100.00%|        -|   0.000|   0.000|   0:00:00.0| 1690.9M|
[03/10 12:51:23    176] |    99.96%|       46|   0.000|   0.000|   0:00:05.0| 1690.9M|
[03/10 12:51:23    176] +----------+---------+--------+--------+------------+--------+
[03/10 12:51:23    176] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 99.96
[03/10 12:51:23    176] 
[03/10 12:51:23    176] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 50 **
[03/10 12:51:23    176] --------------------------------------------------------------
[03/10 12:51:23    176] |                                   | Total     | Sequential |
[03/10 12:51:23    176] --------------------------------------------------------------
[03/10 12:51:23    176] | Num insts resized                 |      36  |       0    |
[03/10 12:51:23    176] | Num insts undone                  |       3  |       0    |
[03/10 12:51:23    176] | Num insts Downsized               |       9  |       0    |
[03/10 12:51:23    176] | Num insts Samesized               |      27  |       0    |
[03/10 12:51:23    176] | Num insts Upsized                 |       0  |       0    |
[03/10 12:51:23    176] | Num multiple commits+uncommits    |       8  |       -    |
[03/10 12:51:23    176] --------------------------------------------------------------
[03/10 12:51:23    176] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:51:23    176] 0 Ndr or Layer constraints added by optimization 
[03/10 12:51:23    176] **** End NDR-Layer Usage Statistics ****
[03/10 12:51:23    176] ** Finished Core Power Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
[03/10 12:51:23    176] #spOpts: N=65 
[03/10 12:51:23    176] *** Starting refinePlace (0:02:56 mem=1662.2M) ***
[03/10 12:51:23    176] Total net bbox length = 3.456e+04 (1.987e+04 1.469e+04) (ext = 1.072e+04)
[03/10 12:51:23    176] Starting refinePlace ...
[03/10 12:51:23    176] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[03/10 12:51:23    176] Type 'man IMPSP-2002' for more detail.
[03/10 12:51:23    176] Total net bbox length = 3.456e+04 (1.987e+04 1.469e+04) (ext = 1.072e+04)
[03/10 12:51:23    176] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1662.2MB
[03/10 12:51:23    176] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1662.2MB) @(0:02:56 - 0:02:56).
[03/10 12:51:23    176] *** Finished refinePlace (0:02:56 mem=1662.2M) ***
[03/10 12:51:23    176] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/10 12:51:23    176] Running setup recovery post routing.
[03/10 12:51:23    176] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1425.6M, totSessionCpu=0:02:56 **
[03/10 12:51:23    176]   Timing Snapshot: (TGT)
[03/10 12:51:23    176]      Weighted WNS: 0.000
[03/10 12:51:23    176]       All  PG WNS: 0.000
[03/10 12:51:23    176]       High PG WNS: 0.000
[03/10 12:51:23    176]       All  PG TNS: 0.000
[03/10 12:51:23    176]       High PG TNS: 0.000
[03/10 12:51:23    176]          Tran DRV: 0
[03/10 12:51:23    176]           Cap DRV: 0
[03/10 12:51:23    176]        Fanout DRV: 0
[03/10 12:51:23    176]            Glitch: 0
[03/10 12:51:23    176]    Category Slack: { [L, 0.025] [H, 0.266] }
[03/10 12:51:23    176] 
[03/10 12:51:23    176] Checking setup slack degradation ...
[03/10 12:51:23    176] 
[03/10 12:51:23    176] Recovery Manager:
[03/10 12:51:23    176]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.000) - Skip
[03/10 12:51:23    176]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.000) - Skip
[03/10 12:51:23    176]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/10 12:51:23    176]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/10 12:51:23    176] 
[03/10 12:51:23    176] Checking DRV degradation...
[03/10 12:51:23    176] 
[03/10 12:51:23    176] Recovery Manager:
[03/10 12:51:23    176]     Tran DRV degradation : 0 (0 -> 0)
[03/10 12:51:23    176]      Cap DRV degradation : 0 (0 -> 0)
[03/10 12:51:23    176]   Fanout DRV degradation : 0 (0 -> 0)
[03/10 12:51:23    176]       Glitch degradation : 0 (0 -> 0)
[03/10 12:51:23    176]   DRV Recovery (Margin: 100) - Skip
[03/10 12:51:23    176] 
[03/10 12:51:23    176] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/10 12:51:23    176] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1425.58M, totSessionCpu=0:02:56 .
[03/10 12:51:23    176] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1425.6M, totSessionCpu=0:02:56 **
[03/10 12:51:23    176] 
[03/10 12:51:23    176] Info: 1 clock net  excluded from IPO operation.
[03/10 12:51:23    176] PhyDesignGrid: maxLocalDensity 0.98
[03/10 12:51:23    176] #spOpts: N=65 
[03/10 12:51:25    178] Info: 1 clock net  excluded from IPO operation.
[03/10 12:51:26    178] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:51:26    178] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[03/10 12:51:26    178] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:51:26    178] |   0.025|    0.025|   0.000|    0.000|    99.96%|   0:00:00.0| 1566.1M|   WC_VIEW|  default| Q_reg_7_/D          |
[03/10 12:51:26    178] |   0.025|    0.025|   0.000|    0.000|    99.96%|   0:00:00.0| 1567.1M|   WC_VIEW|  default| Q_reg_7_/D          |
[03/10 12:51:26    178] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[03/10 12:51:26    178] 
[03/10 12:51:26    178] *** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1567.1M) ***
[03/10 12:51:26    178] 
[03/10 12:51:26    178] *** Finish post-Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1567.1M) ***
[03/10 12:51:26    178] **** Begin NDR-Layer Usage Statistics ****
[03/10 12:51:26    178] 0 Ndr or Layer constraints added by optimization 
[03/10 12:51:26    178] **** End NDR-Layer Usage Statistics ****
[03/10 12:51:26    178] 
[03/10 12:51:26    178] Begin Power Analysis
[03/10 12:51:26    178] 
[03/10 12:51:26    178]     0.00V	    VSS
[03/10 12:51:26    178]     0.90V	    VDD
[03/10 12:51:26    178] Begin Processing Timing Library for Power Calculation
[03/10 12:51:26    178] 
[03/10 12:51:26    178] Begin Processing Timing Library for Power Calculation
[03/10 12:51:26    178] 
[03/10 12:51:26    178] 
[03/10 12:51:26    178] 
[03/10 12:51:26    178] Begin Processing Power Net/Grid for Power Calculation
[03/10 12:51:26    178] 
[03/10 12:51:26    178] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.57MB/1153.57MB)
[03/10 12:51:26    178] 
[03/10 12:51:26    178] Begin Processing Timing Window Data for Power Calculation
[03/10 12:51:26    178] 
[03/10 12:51:26    178] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.57MB/1153.57MB)
[03/10 12:51:26    178] 
[03/10 12:51:26    178] Begin Processing User Attributes
[03/10 12:51:26    178] 
[03/10 12:51:26    178] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.57MB/1153.57MB)
[03/10 12:51:26    178] 
[03/10 12:51:26    178] Begin Processing Signal Activity
[03/10 12:51:26    178] 
[03/10 12:51:26    179] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.57MB/1153.57MB)
[03/10 12:51:26    179] 
[03/10 12:51:26    179] Begin Power Computation
[03/10 12:51:26    179] 
[03/10 12:51:26    179]       ----------------------------------------------------------
[03/10 12:51:26    179]       # of cell(s) missing both power/leakage table: 0
[03/10 12:51:26    179]       # of cell(s) missing power table: 0
[03/10 12:51:26    179]       # of cell(s) missing leakage table: 0
[03/10 12:51:26    179]       # of MSMV cell(s) missing power_level: 0
[03/10 12:51:26    179]       ----------------------------------------------------------
[03/10 12:51:26    179] 
[03/10 12:51:26    179] 
[03/10 12:51:26    179] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.57MB/1153.57MB)
[03/10 12:51:26    179] 
[03/10 12:51:26    179] Begin Processing User Attributes
[03/10 12:51:26    179] 
[03/10 12:51:26    179] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.57MB/1153.57MB)
[03/10 12:51:26    179] 
[03/10 12:51:26    179] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.57MB/1153.57MB)
[03/10 12:51:26    179] 
[03/10 12:51:26    179] *** Finished Leakage Power Optimization (cpu=0:00:08, real=0:00:08, mem=1431.57M, totSessionCpu=0:02:59).
[03/10 12:51:26    179] DEL0 does not have usable cells
[03/10 12:51:26    179]  This may be because it is dont_use, or because it has no LEF.
[03/10 12:51:26    179]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 12:51:26    179] Type 'man IMPOPT-3080' for more detail.
[03/10 12:51:26    179] *info: All cells identified as Buffer and Delay cells:
[03/10 12:51:26    179] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/10 12:51:26    179] *info: ------------------------------------------------------------------
[03/10 12:51:26    179] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 12:51:26    179] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 12:51:26    179] Summary for sequential cells idenfication: 
[03/10 12:51:26    179] Identified SBFF number: 199
[03/10 12:51:26    179] Identified MBFF number: 0
[03/10 12:51:26    179] Not identified SBFF number: 0
[03/10 12:51:26    179] Not identified MBFF number: 0
[03/10 12:51:26    179] Number of sequential cells which are not FFs: 104
[03/10 12:51:26    179] 
[03/10 12:51:26    179] **ERROR: (IMPOPT-310):	Design density (99.96%) exceeds/equals limit (95.00%).
[03/10 12:51:26    179] GigaOpt Hold Optimizer is used
[03/10 12:51:26    179] Include MVT Delays for Hold Opt
[03/10 12:51:26    179] <optDesign CMD> fixhold  no -lvt Cells
[03/10 12:51:26    179] **INFO: Num dontuse cells 396, Num usable cells 451
[03/10 12:51:26    179] optDesignOneStep: Leakage Power Flow
[03/10 12:51:26    179] **INFO: Num dontuse cells 396, Num usable cells 451
[03/10 12:51:26    179] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:00 mem=1431.6M ***
[03/10 12:51:26    179] **INFO: Starting Blocking QThread with 1 CPU
[03/10 12:51:26    179]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 12:51:26    179] Latch borrow mode reset to max_borrow
[03/10 12:51:26    179] Starting SI iteration 1 using Infinite Timing Windows
[03/10 12:51:26    179] Begin IPO call back ...
[03/10 12:51:26    179] End IPO call back ...
[03/10 12:51:26    179] #################################################################################
[03/10 12:51:26    179] # Design Stage: PostRoute
[03/10 12:51:26    179] # Design Name: sram_w16
[03/10 12:51:26    179] # Design Mode: 65nm
[03/10 12:51:26    179] # Analysis Mode: MMMC OCV 
[03/10 12:51:26    179] # Parasitics Mode: SPEF/RCDB
[03/10 12:51:26    179] # Signoff Settings: SI On 
[03/10 12:51:26    179] #################################################################################
[03/10 12:51:26    179] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:26    179] Setting infinite Tws ...
[03/10 12:51:26    179] First Iteration Infinite Tw... 
[03/10 12:51:26    179] Calculate late delays in OCV mode...
[03/10 12:51:26    179] Calculate early delays in OCV mode...
[03/10 12:51:26    179] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 12:51:26    179] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 12:51:26    179] AAE_INFO-618: Total number of nets in the design is 1956,  96.5 percent of the nets selected for SI analysis
[03/10 12:51:26    179] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:51:26    179] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[03/10 12:51:26    179] Save waveform /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/.AAE_lssOXw/.AAE_13490/waveform.data...
[03/10 12:51:26    179] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 0.0M) ***
[03/10 12:51:26    179] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 12:51:26    179] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 12:51:26    179] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 12:51:26    179] 
[03/10 12:51:26    179] Executing IPO callback for view pruning ..
[03/10 12:51:26    179] 
[03/10 12:51:26    179] Active hold views:
[03/10 12:51:26    179]  BC_VIEW
[03/10 12:51:26    179]   Dominating endpoints: 0
[03/10 12:51:26    179]   Dominating TNS: -0.000
[03/10 12:51:26    179] 
[03/10 12:51:26    179] Starting SI iteration 2
[03/10 12:51:26    179] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:26    179] Calculate late delays in OCV mode...
[03/10 12:51:26    179] Calculate early delays in OCV mode...
[03/10 12:51:26    179] AAE_INFO-618: Total number of nets in the design is 1956,  0.0 percent of the nets selected for SI analysis
[03/10 12:51:26    179] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[03/10 12:51:26    179] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[03/10 12:51:26    179] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=0.0M)
[03/10 12:51:26    179] Done building cte hold timing graph (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=0.0M ***
[03/10 12:51:26    179] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/10 12:51:26    179] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
[03/10 12:51:26    179] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:00:01.3 mem=0.0M ***
[03/10 12:51:26    179] Timing Data dump into file /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/coe_eosdata_H8P0SO/BC_VIEW.twf, for view: BC_VIEW 
[03/10 12:51:26    179] 	 Dumping view 1 BC_VIEW 
[03/10 12:51:28    180]  
_______________________________________________________________________
[03/10 12:51:28    180] Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:03:01 mem=1431.6M ***
[03/10 12:51:28    180] ** Profile ** Start :  cpu=0:00:00.0, mem=1431.6M
[03/10 12:51:28    180] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1439.6M
[03/10 12:51:28    180] *info: category slack lower bound [L 0.0] default
[03/10 12:51:28    180] *info: category slack lower bound [H 0.0] reg2reg 
[03/10 12:51:28    180] --------------------------------------------------- 
[03/10 12:51:28    180]    Setup Violation Summary with Target Slack (0.000 ns)
[03/10 12:51:28    180] --------------------------------------------------- 
[03/10 12:51:28    180]          WNS    reg2regWNS
[03/10 12:51:28    180]     0.025 ns      0.266 ns
[03/10 12:51:28    180] --------------------------------------------------- 
[03/10 12:51:28    180] Restoring autoHoldViews:  BC_VIEW
[03/10 12:51:28    180] Loading timing data from /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/coe_eosdata_H8P0SO/BC_VIEW.twf 
[03/10 12:51:28    180] 	 Loading view 1 BC_VIEW 
[03/10 12:51:28    180] ** Profile ** Start :  cpu=0:00:00.0, mem=1439.6M
[03/10 12:51:28    180] ** Profile ** Other data :  cpu=0:00:00.0, mem=1439.6M
[03/10 12:51:28    180] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1439.6M
[03/10 12:51:28    180] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.266  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.123  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.325%
       (99.964% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/10 12:51:28    180] Identified SBFF number: 199
[03/10 12:51:28    180] Identified MBFF number: 0
[03/10 12:51:28    180] Not identified SBFF number: 0
[03/10 12:51:28    180] Not identified MBFF number: 0
[03/10 12:51:28    180] Number of sequential cells which are not FFs: 104
[03/10 12:51:28    180] 
[03/10 12:51:28    180] Summary for sequential cells idenfication: 
[03/10 12:51:28    180] Identified SBFF number: 199
[03/10 12:51:28    180] Identified MBFF number: 0
[03/10 12:51:28    180] Not identified SBFF number: 0
[03/10 12:51:28    180] Not identified MBFF number: 0
[03/10 12:51:28    180] Number of sequential cells which are not FFs: 104
[03/10 12:51:28    180] 
[03/10 12:51:29    181] 
[03/10 12:51:29    181] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/10 12:51:29    181] *Info: worst delay setup view: WC_VIEW
[03/10 12:51:29    181] Footprint list for hold buffering (delay unit: ps)
[03/10 12:51:29    181] =================================================================
[03/10 12:51:29    181] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/10 12:51:29    181] ------------------------------------------------------------------
[03/10 12:51:29    181] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/10 12:51:29    181] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/10 12:51:29    181] =================================================================
[03/10 12:51:29    181] **optDesign ... cpu = 0:00:23, real = 0:00:25, mem = 1433.6M, totSessionCpu=0:03:01 **
[03/10 12:51:29    181] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/10 12:51:29    181] *info: Run optDesign holdfix with 1 thread.
[03/10 12:51:29    181] Info: 1 clock net  excluded from IPO operation.
[03/10 12:51:29    181] --------------------------------------------------- 
[03/10 12:51:29    181]    Hold Timing Summary  - Initial 
[03/10 12:51:29    181] --------------------------------------------------- 
[03/10 12:51:29    181]  Target slack: 0.000 ns
[03/10 12:51:29    181] View: BC_VIEW 
[03/10 12:51:29    181] 	WNS: 0.007 
[03/10 12:51:29    181] 	TNS: 0.000 
[03/10 12:51:29    181] 	VP: 0 
[03/10 12:51:29    181] 	Worst hold path end point: memory11_reg_58_/D 
[03/10 12:51:29    181] --------------------------------------------------- 
[03/10 12:51:29    181]    Setup Timing Summary  - Initial 
[03/10 12:51:29    181] --------------------------------------------------- 
[03/10 12:51:29    181]  Target slack: 0.000 ns
[03/10 12:51:29    181] View: WC_VIEW 
[03/10 12:51:29    181] 	WNS: 0.025 
[03/10 12:51:29    181] 	TNS: 0.000 
[03/10 12:51:29    181] 	VP: 0 
[03/10 12:51:29    181] 	Worst setup path end point:Q_reg_7_/D 
[03/10 12:51:29    181] --------------------------------------------------- 
[03/10 12:51:29    181] *** Hold timing is met. Hold fixing is not needed 
[03/10 12:51:29    181] Summary for sequential cells idenfication: 
[03/10 12:51:29    181] Identified SBFF number: 199
[03/10 12:51:29    181] Identified MBFF number: 0
[03/10 12:51:29    181] Not identified SBFF number: 0
[03/10 12:51:29    181] Not identified MBFF number: 0
[03/10 12:51:29    181] Number of sequential cells which are not FFs: 104
[03/10 12:51:29    181] 
[03/10 12:51:30    182] Default Rule : ""
[03/10 12:51:30    182] Non Default Rules :
[03/10 12:51:30    182] Worst Slack : 0.266 ns
[03/10 12:51:30    182] Total 0 nets layer assigned (1.3).
[03/10 12:51:31    184] GigaOpt: setting up router preferences
[03/10 12:51:31    184]         design wns: 0.2662
[03/10 12:51:31    184]         slack threshold: 1.6862
[03/10 12:51:31    184] GigaOpt: 0 nets assigned router directives
[03/10 12:51:31    184] 
[03/10 12:51:31    184] Start Assign Priority Nets ...
[03/10 12:51:31    184] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 12:51:31    184] Existing Priority Nets 0 (0.0%)
[03/10 12:51:31    184] Assigned Priority Nets 0 (0.0%)
[03/10 12:51:31    184] Default Rule : ""
[03/10 12:51:31    184] Non Default Rules :
[03/10 12:51:31    184] Worst Slack : 0.025 ns
[03/10 12:51:31    184] Total 0 nets layer assigned (0.1).
[03/10 12:51:31    184] GigaOpt: setting up router preferences
[03/10 12:51:31    184]         design wns: 0.0250
[03/10 12:51:31    184]         slack threshold: 1.4450
[03/10 12:51:31    184] GigaOpt: 30 nets assigned router directives
[03/10 12:51:31    184] 
[03/10 12:51:31    184] Start Assign Priority Nets ...
[03/10 12:51:31    184] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 12:51:31    184] Existing Priority Nets 0 (0.0%)
[03/10 12:51:31    184] Total Assign Priority Nets 58 (3.0%)
[03/10 12:51:31    184] ** Profile ** Start :  cpu=0:00:00.0, mem=1547.1M
[03/10 12:51:31    184] ** Profile ** Other data :  cpu=0:00:00.0, mem=1547.1M
[03/10 12:51:31    184] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1547.1M
[03/10 12:51:31    184] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1547.1M
[03/10 12:51:31    184] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.025  |  0.266  |  0.025  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.325%
       (99.964% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1547.1M
[03/10 12:51:31    184] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1374.2M, totSessionCpu=0:03:04 **
[03/10 12:51:31    184] -routeWithEco false                      # bool, default=false
[03/10 12:51:31    184] -routeWithEco true                       # bool, default=false, user setting
[03/10 12:51:31    184] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 12:51:31    184] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 12:51:31    184] -routeWithTimingDriven false             # bool, default=false, user setting
[03/10 12:51:31    184] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 12:51:31    184] -routeWithSiDriven false                 # bool, default=false, user setting
[03/10 12:51:31    184] 
[03/10 12:51:31    184] globalDetailRoute
[03/10 12:51:31    184] 
[03/10 12:51:31    184] #setNanoRouteMode -drouteAutoStop true
[03/10 12:51:31    184] #setNanoRouteMode -drouteFixAntenna true
[03/10 12:51:31    184] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 12:51:31    184] #setNanoRouteMode -routeWithEco true
[03/10 12:51:31    184] #setNanoRouteMode -routeWithSiDriven false
[03/10 12:51:31    184] #setNanoRouteMode -routeWithTimingDriven false
[03/10 12:51:31    184] #Start globalDetailRoute on Mon Mar 10 12:51:31 2025
[03/10 12:51:31    184] #
[03/10 12:51:31    184] Closing parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d'. 1957 times net's RC data read were performed.
[03/10 12:51:32    184] ### Net info: total nets: 1956
[03/10 12:51:32    184] ### Net info: dirty nets: 0
[03/10 12:51:32    184] ### Net info: marked as disconnected nets: 0
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC64_n905 connects to NET FE_OFN64_n905 at location ( 39.500 79.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET FE_OFN64_n905 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC61_n917 connects to NET FE_OFN61_n917 at location ( 18.900 72.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET FE_OFN61_n917 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC68_n916 connects to NET FE_OFN60_n916 at location ( 138.500 66.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET FE_OFN60_n916 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC51_n904 connects to NET FE_OFN51_n904 at location ( 39.900 73.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET FE_OFN51_n904 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC48_n919 connects to NET FE_OFN47_n919 at location ( 21.900 77.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET FE_OFN47_n919 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC42_N156 connects to NET FE_OFN41_N156 at location ( 37.500 73.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET FE_OFN41_N156 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC37_N161 connects to NET FE_OFN37_N161 at location ( 25.900 61.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET FE_OFN37_N161 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC0_N149 connects to NET FE_OFN0_N149 at location ( 74.900 94.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET FE_OFN0_N149 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC43_N157 connects to NET N157 at location ( 36.700 79.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET N157 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC52_N158 connects to NET N158 at location ( 33.500 61.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET N158 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC33_N159 connects to NET N159 at location ( 27.500 59.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET N159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC37_N161 connects to NET N161 at location ( 27.300 61.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET N161 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC35_N162 connects to NET N162 at location ( 13.300 66.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET N162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST U1485 connects to NET n671 at location ( 10.700 75.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET n671 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U755 connects to NET n675 at location ( 16.100 70.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET n675 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST U755 connects to NET n676 at location ( 15.700 70.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET n676 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC51_n904 connects to NET n904 at location ( 38.700 73.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET n904 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC64_n905 connects to NET n905 at location ( 38.100 79.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET n905 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC40_n907 connects to NET n907 at location ( 34.100 75.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET n907 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC72_n909 connects to NET n909 at location ( 30.500 73.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 12:51:32    184] #WARNING (NRIG-44) Imported NET n909 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 12:51:32    184] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/10 12:51:32    184] #To increase the message display limit, refer to the product command reference manual.
[03/10 12:51:32    184] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/10 12:51:32    184] #To increase the message display limit, refer to the product command reference manual.
[03/10 12:51:32    184] ### Net info: fully routed nets: 1881
[03/10 12:51:32    184] ### Net info: trivial (single pin) nets: 0
[03/10 12:51:32    184] ### Net info: unrouted nets: 2
[03/10 12:51:32    184] ### Net info: re-extraction nets: 73
[03/10 12:51:32    184] ### Net info: ignored nets: 0
[03/10 12:51:32    184] ### Net info: skip routing nets: 0
[03/10 12:51:32    184] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 12:51:32    184] #Loading the last recorded routing design signature
[03/10 12:51:32    184] #Summary of the placement changes since last routing:
[03/10 12:51:32    184] #  Number of instances resized = 29
[03/10 12:51:32    184] #  Number of instances with same cell size swap = 3
[03/10 12:51:32    184] #  Total number of placement changes (moved instances are counted twice) = 29
[03/10 12:51:32    184] #Start routing data preparation.
[03/10 12:51:32    184] #Minimum voltage of a net in the design = 0.000.
[03/10 12:51:32    184] #Maximum voltage of a net in the design = 1.100.
[03/10 12:51:32    184] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 12:51:32    184] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 12:51:32    184] #Voltage range [0.000 - 1.100] has 1954 nets.
[03/10 12:51:32    184] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 12:51:32    184] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:51:32    184] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:51:32    184] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:51:32    184] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:51:32    184] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 12:51:32    184] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 12:51:32    184] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 12:51:32    184] #58/1954 = 2% of signal nets have been set as priority nets
[03/10 12:51:32    184] #Regenerating Ggrids automatically.
[03/10 12:51:32    184] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 12:51:32    184] #Using automatically generated G-grids.
[03/10 12:51:32    184] #Done routing data preparation.
[03/10 12:51:32    184] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.31 (MB), peak = 1165.58 (MB)
[03/10 12:51:32    184] #Merging special wires...
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 74.750 93.700 ) on M1 for NET FE_OFN0_N149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 25.645 61.300 ) on M1 for NET FE_OFN37_N161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 37.280 73.900 ) on M1 for NET FE_OFN41_N156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 22.200 77.180 ) on M1 for NET FE_OFN47_n919. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 39.545 73.870 ) on M1 for NET FE_OFN51_n904. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 138.600 66.600 ) on M1 for NET FE_OFN60_n916. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 18.545 72.125 ) on M1 for NET FE_OFN61_n917. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 39.145 79.325 ) on M1 for NET FE_OFN64_n905. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 36.195 79.385 ) on M1 for NET N157. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 33.515 61.480 ) on M1 for NET N158. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 27.600 59.415 ) on M1 for NET N159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 26.595 61.385 ) on M1 for NET N161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 13.480 66.520 ) on M1 for NET N162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 10.750 75.715 ) on M1 for NET n671. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 15.700 70.315 ) on M1 for NET n675. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 16.055 70.300 ) on M1 for NET n676. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 38.675 73.900 ) on M1 for NET n904. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 38.275 79.300 ) on M1 for NET n905. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 34.200 76.000 ) on M1 for NET n907. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 30.600 73.595 ) on M1 for NET n909. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 12:51:32    184] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/10 12:51:32    184] #To increase the message display limit, refer to the product command reference manual.
[03/10 12:51:32    184] #
[03/10 12:51:32    184] #Connectivity extraction summary:
[03/10 12:51:32    184] #73 routed nets are extracted.
[03/10 12:51:32    184] #    26 (1.33%) extracted nets are partially routed.
[03/10 12:51:32    184] #1881 routed nets are imported.
[03/10 12:51:32    184] #2 nets are fixed|skipped|trivial (not extracted).
[03/10 12:51:32    184] #Total number of nets = 1956.
[03/10 12:51:32    184] #
[03/10 12:51:32    184] #Found 0 nets for post-route si or timing fixing.
[03/10 12:51:32    184] #Number of eco nets is 26
[03/10 12:51:32    184] #
[03/10 12:51:32    184] #Start data preparation...
[03/10 12:51:32    184] #
[03/10 12:51:32    184] #Data preparation is done on Mon Mar 10 12:51:32 2025
[03/10 12:51:32    184] #
[03/10 12:51:32    184] #Analyzing routing resource...
[03/10 12:51:32    185] #Routing resource analysis is done on Mon Mar 10 12:51:32 2025
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #  Resource Analysis:
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 12:51:32    185] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 12:51:32    185] #  --------------------------------------------------------------
[03/10 12:51:32    185] #  Metal 1        H         795          78        3422    80.60%
[03/10 12:51:32    185] #  Metal 2        V         797          83        3422     2.10%
[03/10 12:51:32    185] #  Metal 3        H         873           0        3422     0.70%
[03/10 12:51:32    185] #  Metal 4        V         567         313        3422     5.03%
[03/10 12:51:32    185] #  Metal 5        H         873           0        3422     0.00%
[03/10 12:51:32    185] #  Metal 6        V         880           0        3422     0.00%
[03/10 12:51:32    185] #  Metal 7        H         218           0        3422     0.00%
[03/10 12:51:32    185] #  Metal 8        V         220           0        3422     0.00%
[03/10 12:51:32    185] #  --------------------------------------------------------------
[03/10 12:51:32    185] #  Total                   5223       6.73%  27376    11.05%
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #  30 nets (1.53%) with 1 preferred extra spacing.
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.51 (MB), peak = 1165.58 (MB)
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #start global routing iteration 1...
[03/10 12:51:32    185] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.01 (MB), peak = 1165.58 (MB)
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #start global routing iteration 2...
[03/10 12:51:32    185] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.69 (MB), peak = 1165.58 (MB)
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/10 12:51:32    185] #Total number of routable nets = 1954.
[03/10 12:51:32    185] #Total number of nets in the design = 1956.
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #26 routable nets have only global wires.
[03/10 12:51:32    185] #1928 routable nets have only detail routed wires.
[03/10 12:51:32    185] #6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 12:51:32    185] #24 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #Routed nets constraints summary:
[03/10 12:51:32    185] #------------------------------------------------
[03/10 12:51:32    185] #        Rules   Pref Extra Space   Unconstrained  
[03/10 12:51:32    185] #------------------------------------------------
[03/10 12:51:32    185] #      Default                  6              20  
[03/10 12:51:32    185] #------------------------------------------------
[03/10 12:51:32    185] #        Total                  6              20  
[03/10 12:51:32    185] #------------------------------------------------
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #Routing constraints summary of the whole design:
[03/10 12:51:32    185] #------------------------------------------------
[03/10 12:51:32    185] #        Rules   Pref Extra Space   Unconstrained  
[03/10 12:51:32    185] #------------------------------------------------
[03/10 12:51:32    185] #      Default                 30            1924  
[03/10 12:51:32    185] #------------------------------------------------
[03/10 12:51:32    185] #        Total                 30            1924  
[03/10 12:51:32    185] #------------------------------------------------
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #                 OverCon          
[03/10 12:51:32    185] #                  #Gcell    %Gcell
[03/10 12:51:32    185] #     Layer           (1)   OverCon
[03/10 12:51:32    185] #  --------------------------------
[03/10 12:51:32    185] #   Metal 1      0(0.00%)   (0.00%)
[03/10 12:51:32    185] #   Metal 2      0(0.00%)   (0.00%)
[03/10 12:51:32    185] #   Metal 3      0(0.00%)   (0.00%)
[03/10 12:51:32    185] #   Metal 4      0(0.00%)   (0.00%)
[03/10 12:51:32    185] #   Metal 5      0(0.00%)   (0.00%)
[03/10 12:51:32    185] #   Metal 6      0(0.00%)   (0.00%)
[03/10 12:51:32    185] #   Metal 7      0(0.00%)   (0.00%)
[03/10 12:51:32    185] #   Metal 8      0(0.00%)   (0.00%)
[03/10 12:51:32    185] #  --------------------------------
[03/10 12:51:32    185] #     Total      0(0.00%)   (0.00%)
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 12:51:32    185] #  Overflow after GR: 0.00% H + 0.00% V
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #Complete Global Routing.
[03/10 12:51:32    185] #Total number of nets with non-default rule or having extra spacing = 30
[03/10 12:51:32    185] #Total wire length = 62193 um.
[03/10 12:51:32    185] #Total half perimeter of net bounding box = 36832 um.
[03/10 12:51:32    185] #Total wire length on LAYER M1 = 30 um.
[03/10 12:51:32    185] #Total wire length on LAYER M2 = 18911 um.
[03/10 12:51:32    185] #Total wire length on LAYER M3 = 25753 um.
[03/10 12:51:32    185] #Total wire length on LAYER M4 = 10096 um.
[03/10 12:51:32    185] #Total wire length on LAYER M5 = 7404 um.
[03/10 12:51:32    185] #Total wire length on LAYER M6 = 0 um.
[03/10 12:51:32    185] #Total wire length on LAYER M7 = 0 um.
[03/10 12:51:32    185] #Total wire length on LAYER M8 = 0 um.
[03/10 12:51:32    185] #Total number of vias = 17070
[03/10 12:51:32    185] #Total number of multi-cut vias = 10440 ( 61.2%)
[03/10 12:51:32    185] #Total number of single cut vias = 6630 ( 38.8%)
[03/10 12:51:32    185] #Up-Via Summary (total 17070):
[03/10 12:51:32    185] #                   single-cut          multi-cut      Total
[03/10 12:51:32    185] #-----------------------------------------------------------
[03/10 12:51:32    185] #  Metal 1        6601 ( 82.8%)      1367 ( 17.2%)       7968
[03/10 12:51:32    185] #  Metal 2          21 (  0.3%)      7336 ( 99.7%)       7357
[03/10 12:51:32    185] #  Metal 3           8 (  0.5%)      1490 ( 99.5%)       1498
[03/10 12:51:32    185] #  Metal 4           0 (  0.0%)       247 (100.0%)        247
[03/10 12:51:32    185] #-----------------------------------------------------------
[03/10 12:51:32    185] #                 6630 ( 38.8%)     10440 ( 61.2%)      17070 
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #Max overcon = 0 track.
[03/10 12:51:32    185] #Total overcon = 0.00%.
[03/10 12:51:32    185] #Worst layer Gcell overcon rate = 0.00%.
[03/10 12:51:32    185] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.69 (MB), peak = 1165.58 (MB)
[03/10 12:51:32    185] #
[03/10 12:51:32    185] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.97 (MB), peak = 1165.58 (MB)
[03/10 12:51:32    185] #Start Track Assignment.
[03/10 12:51:32    185] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/10 12:51:33    185] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[03/10 12:51:33    185] #Complete Track Assignment.
[03/10 12:51:33    185] #Total number of nets with non-default rule or having extra spacing = 30
[03/10 12:51:33    185] #Total wire length = 62195 um.
[03/10 12:51:33    185] #Total half perimeter of net bounding box = 36832 um.
[03/10 12:51:33    185] #Total wire length on LAYER M1 = 30 um.
[03/10 12:51:33    185] #Total wire length on LAYER M2 = 18911 um.
[03/10 12:51:33    185] #Total wire length on LAYER M3 = 25754 um.
[03/10 12:51:33    185] #Total wire length on LAYER M4 = 10096 um.
[03/10 12:51:33    185] #Total wire length on LAYER M5 = 7404 um.
[03/10 12:51:33    185] #Total wire length on LAYER M6 = 0 um.
[03/10 12:51:33    185] #Total wire length on LAYER M7 = 0 um.
[03/10 12:51:33    185] #Total wire length on LAYER M8 = 0 um.
[03/10 12:51:33    185] #Total number of vias = 17069
[03/10 12:51:33    185] #Total number of multi-cut vias = 10440 ( 61.2%)
[03/10 12:51:33    185] #Total number of single cut vias = 6629 ( 38.8%)
[03/10 12:51:33    185] #Up-Via Summary (total 17069):
[03/10 12:51:33    185] #                   single-cut          multi-cut      Total
[03/10 12:51:33    185] #-----------------------------------------------------------
[03/10 12:51:33    185] #  Metal 1        6601 ( 82.8%)      1367 ( 17.2%)       7968
[03/10 12:51:33    185] #  Metal 2          20 (  0.3%)      7336 ( 99.7%)       7356
[03/10 12:51:33    185] #  Metal 3           8 (  0.5%)      1490 ( 99.5%)       1498
[03/10 12:51:33    185] #  Metal 4           0 (  0.0%)       247 (100.0%)        247
[03/10 12:51:33    185] #-----------------------------------------------------------
[03/10 12:51:33    185] #                 6629 ( 38.8%)     10440 ( 61.2%)      17069 
[03/10 12:51:33    185] #
[03/10 12:51:33    185] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.04 (MB), peak = 1165.58 (MB)
[03/10 12:51:33    185] #
[03/10 12:51:33    185] #Cpu time = 00:00:01
[03/10 12:51:33    185] #Elapsed time = 00:00:01
[03/10 12:51:33    185] #Increased memory = 0.89 (MB)
[03/10 12:51:33    185] #Total memory = 1075.04 (MB)
[03/10 12:51:33    185] #Peak memory = 1165.58 (MB)
[03/10 12:51:33    185] #
[03/10 12:51:33    185] #Start Detail Routing..
[03/10 12:51:33    185] #start initial detail routing ...
[03/10 12:51:34    187] # ECO: 0.0% of the total area was rechecked for DRC, and 8.0% required routing.
[03/10 12:51:34    187] #    number of violations = 3
[03/10 12:51:34    187] #
[03/10 12:51:34    187] #    By Layer and Type :
[03/10 12:51:34    187] #	          Short   Totals
[03/10 12:51:34    187] #	M1            0        0
[03/10 12:51:34    187] #	M2            3        3
[03/10 12:51:34    187] #	Totals        3        3
[03/10 12:51:34    187] #29 out of 6597 instances need to be verified(marked ipoed).
[03/10 12:51:34    187] #5.9% of the total area is being checked for drcs
[03/10 12:51:35    187] #5.9% of the total area was checked
[03/10 12:51:35    187] #    number of violations = 12
[03/10 12:51:35    187] #
[03/10 12:51:35    187] #    By Layer and Type :
[03/10 12:51:35    187] #	         MetSpc    NSMet    Short   MinStp   MinCut   Totals
[03/10 12:51:35    187] #	M1            2        1        1        3        1        8
[03/10 12:51:35    187] #	M2            0        0        4        0        0        4
[03/10 12:51:35    187] #	Totals        2        1        5        3        1       12
[03/10 12:51:35    187] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1109.37 (MB), peak = 1165.58 (MB)
[03/10 12:51:35    187] #start 1st optimization iteration ...
[03/10 12:51:35    187] #    number of violations = 1
[03/10 12:51:35    187] #
[03/10 12:51:35    187] #    By Layer and Type :
[03/10 12:51:35    187] #	          Short   Totals
[03/10 12:51:35    187] #	M1            0        0
[03/10 12:51:35    187] #	M2            1        1
[03/10 12:51:35    187] #	Totals        1        1
[03/10 12:51:35    187] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.96 (MB), peak = 1165.58 (MB)
[03/10 12:51:35    187] #start 2nd optimization iteration ...
[03/10 12:51:35    187] #    number of violations = 0
[03/10 12:51:35    187] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.37 (MB), peak = 1165.58 (MB)
[03/10 12:51:35    187] #Complete Detail Routing.
[03/10 12:51:35    187] #Total number of nets with non-default rule or having extra spacing = 30
[03/10 12:51:35    187] #Total wire length = 62187 um.
[03/10 12:51:35    187] #Total half perimeter of net bounding box = 36832 um.
[03/10 12:51:35    187] #Total wire length on LAYER M1 = 29 um.
[03/10 12:51:35    187] #Total wire length on LAYER M2 = 18901 um.
[03/10 12:51:35    187] #Total wire length on LAYER M3 = 25734 um.
[03/10 12:51:35    187] #Total wire length on LAYER M4 = 10101 um.
[03/10 12:51:35    187] #Total wire length on LAYER M5 = 7421 um.
[03/10 12:51:35    187] #Total wire length on LAYER M6 = 0 um.
[03/10 12:51:35    187] #Total wire length on LAYER M7 = 0 um.
[03/10 12:51:35    187] #Total wire length on LAYER M8 = 0 um.
[03/10 12:51:35    187] #Total number of vias = 17095
[03/10 12:51:35    187] #Total number of multi-cut vias = 10357 ( 60.6%)
[03/10 12:51:35    187] #Total number of single cut vias = 6738 ( 39.4%)
[03/10 12:51:35    187] #Up-Via Summary (total 17095):
[03/10 12:51:35    187] #                   single-cut          multi-cut      Total
[03/10 12:51:35    187] #-----------------------------------------------------------
[03/10 12:51:35    187] #  Metal 1        6626 ( 83.1%)      1344 ( 16.9%)       7970
[03/10 12:51:35    187] #  Metal 2          87 (  1.2%)      7286 ( 98.8%)       7373
[03/10 12:51:35    187] #  Metal 3          19 (  1.3%)      1482 ( 98.7%)       1501
[03/10 12:51:35    187] #  Metal 4           6 (  2.4%)       245 ( 97.6%)        251
[03/10 12:51:35    187] #-----------------------------------------------------------
[03/10 12:51:35    187] #                 6738 ( 39.4%)     10357 ( 60.6%)      17095 
[03/10 12:51:35    187] #
[03/10 12:51:35    187] #Total number of DRC violations = 0
[03/10 12:51:35    187] #Cpu time = 00:00:02
[03/10 12:51:35    187] #Elapsed time = 00:00:02
[03/10 12:51:35    187] #Increased memory = 3.09 (MB)
[03/10 12:51:35    187] #Total memory = 1078.13 (MB)
[03/10 12:51:35    187] #Peak memory = 1165.58 (MB)
[03/10 12:51:35    187] #
[03/10 12:51:35    187] #start routing for process antenna violation fix ...
[03/10 12:51:36    188] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1080.01 (MB), peak = 1165.58 (MB)
[03/10 12:51:36    188] #
[03/10 12:51:36    188] #Total number of nets with non-default rule or having extra spacing = 30
[03/10 12:51:36    188] #Total wire length = 62187 um.
[03/10 12:51:36    188] #Total half perimeter of net bounding box = 36832 um.
[03/10 12:51:36    188] #Total wire length on LAYER M1 = 29 um.
[03/10 12:51:36    188] #Total wire length on LAYER M2 = 18901 um.
[03/10 12:51:36    188] #Total wire length on LAYER M3 = 25734 um.
[03/10 12:51:36    188] #Total wire length on LAYER M4 = 10101 um.
[03/10 12:51:36    188] #Total wire length on LAYER M5 = 7421 um.
[03/10 12:51:36    188] #Total wire length on LAYER M6 = 0 um.
[03/10 12:51:36    188] #Total wire length on LAYER M7 = 0 um.
[03/10 12:51:36    188] #Total wire length on LAYER M8 = 0 um.
[03/10 12:51:36    188] #Total number of vias = 17095
[03/10 12:51:36    188] #Total number of multi-cut vias = 10357 ( 60.6%)
[03/10 12:51:36    188] #Total number of single cut vias = 6738 ( 39.4%)
[03/10 12:51:36    188] #Up-Via Summary (total 17095):
[03/10 12:51:36    188] #                   single-cut          multi-cut      Total
[03/10 12:51:36    188] #-----------------------------------------------------------
[03/10 12:51:36    188] #  Metal 1        6626 ( 83.1%)      1344 ( 16.9%)       7970
[03/10 12:51:36    188] #  Metal 2          87 (  1.2%)      7286 ( 98.8%)       7373
[03/10 12:51:36    188] #  Metal 3          19 (  1.3%)      1482 ( 98.7%)       1501
[03/10 12:51:36    188] #  Metal 4           6 (  2.4%)       245 ( 97.6%)        251
[03/10 12:51:36    188] #-----------------------------------------------------------
[03/10 12:51:36    188] #                 6738 ( 39.4%)     10357 ( 60.6%)      17095 
[03/10 12:51:36    188] #
[03/10 12:51:36    188] #Total number of DRC violations = 0
[03/10 12:51:36    188] #Total number of net violated process antenna rule = 0
[03/10 12:51:36    188] #
[03/10 12:51:36    189] #
[03/10 12:51:36    189] #Start Post Route wire spreading..
[03/10 12:51:36    189] #
[03/10 12:51:36    189] #Start data preparation for wire spreading...
[03/10 12:51:36    189] #
[03/10 12:51:36    189] #Data preparation is done on Mon Mar 10 12:51:36 2025
[03/10 12:51:36    189] #
[03/10 12:51:36    189] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1080.01 (MB), peak = 1165.58 (MB)
[03/10 12:51:36    189] #
[03/10 12:51:36    189] #Start Post Route Wire Spread.
[03/10 12:51:37    189] #Done with 33 horizontal wires in 1 hboxes and 76 vertical wires in 1 hboxes.
[03/10 12:51:37    189] #Complete Post Route Wire Spread.
[03/10 12:51:37    189] #
[03/10 12:51:37    189] #Total number of nets with non-default rule or having extra spacing = 30
[03/10 12:51:37    189] #Total wire length = 62214 um.
[03/10 12:51:37    189] #Total half perimeter of net bounding box = 36832 um.
[03/10 12:51:37    189] #Total wire length on LAYER M1 = 29 um.
[03/10 12:51:37    189] #Total wire length on LAYER M2 = 18918 um.
[03/10 12:51:37    189] #Total wire length on LAYER M3 = 25743 um.
[03/10 12:51:37    189] #Total wire length on LAYER M4 = 10103 um.
[03/10 12:51:37    189] #Total wire length on LAYER M5 = 7421 um.
[03/10 12:51:37    189] #Total wire length on LAYER M6 = 0 um.
[03/10 12:51:37    189] #Total wire length on LAYER M7 = 0 um.
[03/10 12:51:37    189] #Total wire length on LAYER M8 = 0 um.
[03/10 12:51:37    189] #Total number of vias = 17095
[03/10 12:51:37    189] #Total number of multi-cut vias = 10357 ( 60.6%)
[03/10 12:51:37    189] #Total number of single cut vias = 6738 ( 39.4%)
[03/10 12:51:37    189] #Up-Via Summary (total 17095):
[03/10 12:51:37    189] #                   single-cut          multi-cut      Total
[03/10 12:51:37    189] #-----------------------------------------------------------
[03/10 12:51:37    189] #  Metal 1        6626 ( 83.1%)      1344 ( 16.9%)       7970
[03/10 12:51:37    189] #  Metal 2          87 (  1.2%)      7286 ( 98.8%)       7373
[03/10 12:51:37    189] #  Metal 3          19 (  1.3%)      1482 ( 98.7%)       1501
[03/10 12:51:37    189] #  Metal 4           6 (  2.4%)       245 ( 97.6%)        251
[03/10 12:51:37    189] #-----------------------------------------------------------
[03/10 12:51:37    189] #                 6738 ( 39.4%)     10357 ( 60.6%)      17095 
[03/10 12:51:37    189] #
[03/10 12:51:37    189] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.14 (MB), peak = 1165.58 (MB)
[03/10 12:51:37    189] #
[03/10 12:51:37    189] #Post Route wire spread is done.
[03/10 12:51:37    189] #Total number of nets with non-default rule or having extra spacing = 30
[03/10 12:51:37    189] #Total wire length = 62214 um.
[03/10 12:51:37    189] #Total half perimeter of net bounding box = 36832 um.
[03/10 12:51:37    189] #Total wire length on LAYER M1 = 29 um.
[03/10 12:51:37    189] #Total wire length on LAYER M2 = 18918 um.
[03/10 12:51:37    189] #Total wire length on LAYER M3 = 25743 um.
[03/10 12:51:37    189] #Total wire length on LAYER M4 = 10103 um.
[03/10 12:51:37    189] #Total wire length on LAYER M5 = 7421 um.
[03/10 12:51:37    189] #Total wire length on LAYER M6 = 0 um.
[03/10 12:51:37    189] #Total wire length on LAYER M7 = 0 um.
[03/10 12:51:37    189] #Total wire length on LAYER M8 = 0 um.
[03/10 12:51:37    189] #Total number of vias = 17095
[03/10 12:51:37    189] #Total number of multi-cut vias = 10357 ( 60.6%)
[03/10 12:51:37    189] #Total number of single cut vias = 6738 ( 39.4%)
[03/10 12:51:37    189] #Up-Via Summary (total 17095):
[03/10 12:51:37    189] #                   single-cut          multi-cut      Total
[03/10 12:51:37    189] #-----------------------------------------------------------
[03/10 12:51:37    189] #  Metal 1        6626 ( 83.1%)      1344 ( 16.9%)       7970
[03/10 12:51:37    189] #  Metal 2          87 (  1.2%)      7286 ( 98.8%)       7373
[03/10 12:51:37    189] #  Metal 3          19 (  1.3%)      1482 ( 98.7%)       1501
[03/10 12:51:37    189] #  Metal 4           6 (  2.4%)       245 ( 97.6%)        251
[03/10 12:51:37    189] #-----------------------------------------------------------
[03/10 12:51:37    189] #                 6738 ( 39.4%)     10357 ( 60.6%)      17095 
[03/10 12:51:37    189] #
[03/10 12:51:37    190] #
[03/10 12:51:37    190] #Start Post Route via swapping..
[03/10 12:51:37    190] #10.14% of area are rerouted by ECO routing.
[03/10 12:51:38    190] #    number of violations = 0
[03/10 12:51:38    190] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1080.03 (MB), peak = 1165.58 (MB)
[03/10 12:51:38    190] #    number of violations = 0
[03/10 12:51:38    190] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1080.04 (MB), peak = 1165.58 (MB)
[03/10 12:51:38    190] #CELL_VIEW sram_w16,init has no DRC violation.
[03/10 12:51:38    190] #Total number of DRC violations = 0
[03/10 12:51:38    190] #Total number of net violated process antenna rule = 0
[03/10 12:51:38    190] #Post Route via swapping is done.
[03/10 12:51:38    190] #Total number of nets with non-default rule or having extra spacing = 30
[03/10 12:51:38    190] #Total wire length = 62214 um.
[03/10 12:51:38    190] #Total half perimeter of net bounding box = 36832 um.
[03/10 12:51:38    190] #Total wire length on LAYER M1 = 29 um.
[03/10 12:51:38    190] #Total wire length on LAYER M2 = 18918 um.
[03/10 12:51:38    190] #Total wire length on LAYER M3 = 25743 um.
[03/10 12:51:38    190] #Total wire length on LAYER M4 = 10103 um.
[03/10 12:51:38    190] #Total wire length on LAYER M5 = 7421 um.
[03/10 12:51:38    190] #Total wire length on LAYER M6 = 0 um.
[03/10 12:51:38    190] #Total wire length on LAYER M7 = 0 um.
[03/10 12:51:38    190] #Total wire length on LAYER M8 = 0 um.
[03/10 12:51:38    190] #Total number of vias = 17095
[03/10 12:51:38    190] #Total number of multi-cut vias = 10471 ( 61.3%)
[03/10 12:51:38    190] #Total number of single cut vias = 6624 ( 38.7%)
[03/10 12:51:38    190] #Up-Via Summary (total 17095):
[03/10 12:51:38    190] #                   single-cut          multi-cut      Total
[03/10 12:51:38    190] #-----------------------------------------------------------
[03/10 12:51:38    190] #  Metal 1        6598 ( 82.8%)      1372 ( 17.2%)       7970
[03/10 12:51:38    190] #  Metal 2          18 (  0.2%)      7355 ( 99.8%)       7373
[03/10 12:51:38    190] #  Metal 3           8 (  0.5%)      1493 ( 99.5%)       1501
[03/10 12:51:38    190] #  Metal 4           0 (  0.0%)       251 (100.0%)        251
[03/10 12:51:38    190] #-----------------------------------------------------------
[03/10 12:51:38    190] #                 6624 ( 38.7%)     10471 ( 61.3%)      17095 
[03/10 12:51:38    190] #
[03/10 12:51:38    190] #detailRoute Statistics:
[03/10 12:51:38    190] #Cpu time = 00:00:05
[03/10 12:51:38    190] #Elapsed time = 00:00:05
[03/10 12:51:38    190] #Increased memory = 3.26 (MB)
[03/10 12:51:38    190] #Total memory = 1078.30 (MB)
[03/10 12:51:38    190] #Peak memory = 1165.58 (MB)
[03/10 12:51:38    190] #Updating routing design signature
[03/10 12:51:38    190] #Created 847 library cell signatures
[03/10 12:51:38    190] #Created 1956 NETS and 0 SPECIALNETS signatures
[03/10 12:51:38    190] #Created 6598 instance signatures
[03/10 12:51:38    190] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.30 (MB), peak = 1165.58 (MB)
[03/10 12:51:38    190] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.45 (MB), peak = 1165.58 (MB)
[03/10 12:51:38    190] #
[03/10 12:51:38    190] #globalDetailRoute statistics:
[03/10 12:51:38    190] #Cpu time = 00:00:07
[03/10 12:51:38    190] #Elapsed time = 00:00:07
[03/10 12:51:38    190] #Increased memory = -33.43 (MB)
[03/10 12:51:38    190] #Total memory = 1046.55 (MB)
[03/10 12:51:38    190] #Peak memory = 1165.58 (MB)
[03/10 12:51:38    190] #Number of warnings = 63
[03/10 12:51:38    190] #Total number of warnings = 92
[03/10 12:51:38    190] #Number of fails = 0
[03/10 12:51:38    190] #Total number of fails = 0
[03/10 12:51:38    190] #Complete globalDetailRoute on Mon Mar 10 12:51:38 2025
[03/10 12:51:38    190] #
[03/10 12:51:38    190] **optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 1341.3M, totSessionCpu=0:03:11 **
[03/10 12:51:38    190] -routeWithEco false                      # bool, default=false
[03/10 12:51:38    190] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 12:51:38    190] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 12:51:38    190] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 12:51:38    190] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 12:51:38    190] Extraction called for design 'sram_w16' of instances=6597 and nets=1956 using extraction engine 'postRoute' at effort level 'low' .
[03/10 12:51:38    190] PostRoute (effortLevel low) RC Extraction called for design sram_w16.
[03/10 12:51:38    190] RC Extraction called in multi-corner(2) mode.
[03/10 12:51:38    190] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 12:51:38    190] Process corner(s) are loaded.
[03/10 12:51:38    190]  Corner: Cmax
[03/10 12:51:38    190]  Corner: Cmin
[03/10 12:51:38    190] extractDetailRC Option : -outfile /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d -maxResLength 200  -extended
[03/10 12:51:38    190] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 12:51:38    190]       RC Corner Indexes            0       1   
[03/10 12:51:38    190] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 12:51:38    190] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 12:51:38    190] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 12:51:38    190] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 12:51:38    190] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 12:51:38    190] Shrink Factor                : 1.00000
[03/10 12:51:38    190] Initializing multi-corner capacitance tables ... 
[03/10 12:51:38    190] Initializing multi-corner resistance tables ...
[03/10 12:51:38    190] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1341.3M)
[03/10 12:51:38    190] Creating parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for storing RC.
[03/10 12:51:38    191] Extracted 10.0056% (CPU Time= 0:00:00.1  MEM= 1379.0M)
[03/10 12:51:38    191] Extracted 20.0042% (CPU Time= 0:00:00.1  MEM= 1379.0M)
[03/10 12:51:38    191] Extracted 30.0063% (CPU Time= 0:00:00.1  MEM= 1379.0M)
[03/10 12:51:38    191] Extracted 40.0049% (CPU Time= 0:00:00.2  MEM= 1379.0M)
[03/10 12:51:38    191] Extracted 50.007% (CPU Time= 0:00:00.2  MEM= 1379.0M)
[03/10 12:51:38    191] Extracted 60.0056% (CPU Time= 0:00:00.2  MEM= 1379.0M)
[03/10 12:51:38    191] Extracted 70.0042% (CPU Time= 0:00:00.2  MEM= 1379.0M)
[03/10 12:51:38    191] Extracted 80.0063% (CPU Time= 0:00:00.2  MEM= 1379.0M)
[03/10 12:51:38    191] Extracted 90.0049% (CPU Time= 0:00:00.3  MEM= 1379.0M)
[03/10 12:51:39    191] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1379.0M)
[03/10 12:51:39    191] Number of Extracted Resistors     : 47884
[03/10 12:51:39    191] Number of Extracted Ground Cap.   : 47559
[03/10 12:51:39    191] Number of Extracted Coupling Cap. : 80796
[03/10 12:51:39    191] Opening parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for reading.
[03/10 12:51:39    191] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 12:51:39    191]  Corner: Cmax
[03/10 12:51:39    191]  Corner: Cmin
[03/10 12:51:39    191] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1359.0M)
[03/10 12:51:39    191] Creating parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb_Filter.rcdb.d' for storing RC.
[03/10 12:51:39    191] Closing parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d'. 1954 times net's RC data read were performed.
[03/10 12:51:39    191] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1366.984M)
[03/10 12:51:39    191] Opening parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for reading.
[03/10 12:51:39    191] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1366.984M)
[03/10 12:51:39    191] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1366.984M)
[03/10 12:51:39    191] **optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1340.1M, totSessionCpu=0:03:11 **
[03/10 12:51:39    191] Starting SI iteration 1 using Infinite Timing Windows
[03/10 12:51:39    191] Begin IPO call back ...
[03/10 12:51:39    191] End IPO call back ...
[03/10 12:51:39    191] #################################################################################
[03/10 12:51:39    191] # Design Stage: PostRoute
[03/10 12:51:39    191] # Design Name: sram_w16
[03/10 12:51:39    191] # Design Mode: 65nm
[03/10 12:51:39    191] # Analysis Mode: MMMC OCV 
[03/10 12:51:39    191] # Parasitics Mode: SPEF/RCDB
[03/10 12:51:39    191] # Signoff Settings: SI On 
[03/10 12:51:39    191] #################################################################################
[03/10 12:51:39    191] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:39    191] Setting infinite Tws ...
[03/10 12:51:39    191] First Iteration Infinite Tw... 
[03/10 12:51:39    191] Calculate early delays in OCV mode...
[03/10 12:51:39    191] Calculate late delays in OCV mode...
[03/10 12:51:39    191] Topological Sorting (CPU = 0:00:00.0, MEM = 1340.1M, InitMEM = 1340.1M)
[03/10 12:51:39    191] Initializing multi-corner capacitance tables ... 
[03/10 12:51:39    191] Initializing multi-corner resistance tables ...
[03/10 12:51:39    191] Opening parasitic data file '/tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/sram_w16_13490_xgd0jY.rcdb.d' for reading.
[03/10 12:51:39    191] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1359.3M)
[03/10 12:51:39    191] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:40    192] AAE_INFO-618: Total number of nets in the design is 1956,  96.5 percent of the nets selected for SI analysis
[03/10 12:51:40    192] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/10 12:51:40    192] End delay calculation. (MEM=1426.03 CPU=0:00:00.6 REAL=0:00:01.0)
[03/10 12:51:40    192] Save waveform /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/.AAE_lssOXw/.AAE_13490/waveform.data...
[03/10 12:51:40    192] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1426.0M) ***
[03/10 12:51:40    192] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1426.0M)
[03/10 12:51:40    192] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 12:51:40    192] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1426.0M)
[03/10 12:51:40    192] Starting SI iteration 2
[03/10 12:51:40    192] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:40    192] Calculate early delays in OCV mode...
[03/10 12:51:40    192] Calculate late delays in OCV mode...
[03/10 12:51:40    192] AAE_INFO-618: Total number of nets in the design is 1956,  1.5 percent of the nets selected for SI analysis
[03/10 12:51:40    192] End delay calculation. (MEM=1402.07 CPU=0:00:00.1 REAL=0:00:00.0)
[03/10 12:51:40    192] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1402.1M) ***
[03/10 12:51:40    192] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:13 mem=1402.1M)
[03/10 12:51:40    192] **optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1339.3M, totSessionCpu=0:03:13 **
[03/10 12:51:40    192] *** Timing Is met
[03/10 12:51:40    192] *** Check timing (0:00:00.0)
[03/10 12:51:40    192] Running setup recovery post routing.
[03/10 12:51:40    192] **optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1339.3M, totSessionCpu=0:03:13 **
[03/10 12:51:40    192]   Timing Snapshot: (TGT)
[03/10 12:51:40    192]      Weighted WNS: 0.000
[03/10 12:51:40    192]       All  PG WNS: 0.000
[03/10 12:51:40    192]       High PG WNS: 0.000
[03/10 12:51:40    192]       All  PG TNS: 0.000
[03/10 12:51:40    192]       High PG TNS: 0.000
[03/10 12:51:40    192]          Tran DRV: 0
[03/10 12:51:40    192]           Cap DRV: 0
[03/10 12:51:40    192]        Fanout DRV: 0
[03/10 12:51:40    192]            Glitch: 0
[03/10 12:51:40    192]    Category Slack: { [L, 0.027] [H, 0.268] }
[03/10 12:51:40    192] 
[03/10 12:51:40    192] Checking setup slack degradation ...
[03/10 12:51:40    192] 
[03/10 12:51:40    192] Recovery Manager:
[03/10 12:51:40    192]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/10 12:51:40    192]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/10 12:51:40    192]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/10 12:51:40    192]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/10 12:51:40    192] 
[03/10 12:51:40    192] Checking DRV degradation...
[03/10 12:51:40    192] 
[03/10 12:51:40    192] Recovery Manager:
[03/10 12:51:40    192]     Tran DRV degradation : 0 (0 -> 0)
[03/10 12:51:40    192]      Cap DRV degradation : 0 (0 -> 0)
[03/10 12:51:40    192]   Fanout DRV degradation : 0 (0 -> 0)
[03/10 12:51:40    192]       Glitch degradation : 0 (0 -> 0)
[03/10 12:51:40    192]   DRV Recovery (Margin: 100) - Skip
[03/10 12:51:40    192] 
[03/10 12:51:40    192] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/10 12:51:40    192] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1339.31M, totSessionCpu=0:03:13 .
[03/10 12:51:40    192] **optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1339.3M, totSessionCpu=0:03:13 **
[03/10 12:51:40    192] 
[03/10 12:51:40    192] Latch borrow mode reset to max_borrow
[03/10 12:51:40    193] <optDesign CMD> Restore Using all VT Cells
[03/10 12:51:40    193] Reported timing to dir ./timingReports
[03/10 12:51:40    193] **optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1339.3M, totSessionCpu=0:03:13 **
[03/10 12:51:40    193] Begin: glitch net info
[03/10 12:51:40    193] glitch slack range: number of glitch nets
[03/10 12:51:40    193] glitch slack < -0.32 : 0
[03/10 12:51:40    193] -0.32 < glitch slack < -0.28 : 0
[03/10 12:51:40    193] -0.28 < glitch slack < -0.24 : 0
[03/10 12:51:40    193] -0.24 < glitch slack < -0.2 : 0
[03/10 12:51:40    193] -0.2 < glitch slack < -0.16 : 0
[03/10 12:51:40    193] -0.16 < glitch slack < -0.12 : 0
[03/10 12:51:40    193] -0.12 < glitch slack < -0.08 : 0
[03/10 12:51:40    193] -0.08 < glitch slack < -0.04 : 0
[03/10 12:51:40    193] -0.04 < glitch slack : 0
[03/10 12:51:40    193] End: glitch net info
[03/10 12:51:40    193] ** Profile ** Start :  cpu=0:00:00.0, mem=1396.5M
[03/10 12:51:40    193] ** Profile ** Other data :  cpu=0:00:00.0, mem=1396.6M
[03/10 12:51:40    193] **INFO: Starting Blocking QThread with 1 CPU
[03/10 12:51:40    193]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 12:51:40    193] Starting SI iteration 1 using Infinite Timing Windows
[03/10 12:51:40    193] Begin IPO call back ...
[03/10 12:51:40    193] End IPO call back ...
[03/10 12:51:40    193] #################################################################################
[03/10 12:51:40    193] # Design Stage: PostRoute
[03/10 12:51:40    193] # Design Name: sram_w16
[03/10 12:51:40    193] # Design Mode: 65nm
[03/10 12:51:40    193] # Analysis Mode: MMMC OCV 
[03/10 12:51:40    193] # Parasitics Mode: SPEF/RCDB
[03/10 12:51:40    193] # Signoff Settings: SI On 
[03/10 12:51:40    193] #################################################################################
[03/10 12:51:40    193] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:40    193] Setting infinite Tws ...
[03/10 12:51:40    193] First Iteration Infinite Tw... 
[03/10 12:51:40    193] Calculate late delays in OCV mode...
[03/10 12:51:40    193] Calculate early delays in OCV mode...
[03/10 12:51:40    193] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 12:51:40    193] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 12:51:40    193] AAE_INFO-618: Total number of nets in the design is 1956,  96.5 percent of the nets selected for SI analysis
[03/10 12:51:40    193] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 12:51:40    193] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[03/10 12:51:40    193] Save waveform /tmp/innovus_temp_13490_ieng6-ece-04.ucsd.edu_h3le_3HCYdv/.AAE_lssOXw/.AAE_13490/waveform.data...
[03/10 12:51:40    193] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 0.0M) ***
[03/10 12:51:40    193] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 12:51:40    193] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 12:51:40    193] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 12:51:40    193] Starting SI iteration 2
[03/10 12:51:40    193] AAE_INFO: 1 threads acquired from CTE.
[03/10 12:51:40    193] Calculate late delays in OCV mode...
[03/10 12:51:40    193] Calculate early delays in OCV mode...
[03/10 12:51:40    193] AAE_INFO-618: Total number of nets in the design is 1956,  0.0 percent of the nets selected for SI analysis
[03/10 12:51:40    193] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[03/10 12:51:40    193] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[03/10 12:51:40    193] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:02.2 mem=0.0M)
[03/10 12:51:40    193] ** Profile ** Overall slacks :  cpu=0:0-3:00.-7, mem=0.0M
[03/10 12:51:40    193] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[03/10 12:51:42    194]  
_______________________________________________________________________
[03/10 12:51:42    194] ** Profile ** Overall slacks :  cpu=0:00:01.1, mem=1396.6M
[03/10 12:51:42    194] ** Profile ** Total reports :  cpu=0:00:00.1, mem=1341.3M
[03/10 12:51:42    194] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1341.3M
[03/10 12:51:42    194] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.268  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.123  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2176   |   64    |  2176   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.325%
       (99.964% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1341.3M
[03/10 12:51:42    194] *** Final Summary (holdfix) CPU=0:00:01.3, REAL=0:00:02.0, MEM=1341.3M
[03/10 12:51:42    194] **optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 1339.3M, totSessionCpu=0:03:14 **
[03/10 12:51:42    194]  ReSet Options after AAE Based Opt flow 
[03/10 12:51:42    194] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/10 12:51:42    194] Type 'man IMPOPT-3195' for more detail.
[03/10 12:51:42    194] *** Finished optDesign ***
[03/10 12:51:42    194] 
[03/10 12:51:42    194] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:38.1 real=0:00:40.3)
[03/10 12:51:42    194] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 12:51:42    194] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.2 real=0:00:01.6)
[03/10 12:51:42    194] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 12:51:42    194] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.2 real=0:00:02.9)
[03/10 12:51:42    194] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[03/10 12:51:42    194] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[03/10 12:51:42    194] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/10 12:51:42    194] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:02.3 real=0:00:02.8)
[03/10 12:51:42    194] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[03/10 12:51:42    194] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:06.6 real=0:00:06.6)
[03/10 12:51:42    194] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[03/10 12:51:42    194] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 12:51:42    194] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 12:51:42    194] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 12:51:42    194] Info: pop threads available for lower-level modules during optimization.
[03/10 12:51:42    194] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 12:51:42    194] <CMD> saveDesign route.enc
[03/10 12:51:42    194] The in-memory database contained RC information but was not saved. To save 
[03/10 12:51:42    194] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/10 12:51:42    194] so it should only be saved when it is really desired.
[03/10 12:51:42    194] Writing Netlist "route.enc.dat.tmp/sram_w16.v.gz" ...
[03/10 12:51:42    194] Saving AAE Data ...
[03/10 12:51:42    194] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/10 12:51:42    194] Saving mode setting ...
[03/10 12:51:42    194] Saving global file ...
[03/10 12:51:42    194] Saving floorplan file ...
[03/10 12:51:43    194] Saving Drc markers ...
[03/10 12:51:43    194] ... No Drc file written since there is no markers found.
[03/10 12:51:43    194] Saving placement file ...
[03/10 12:51:43    194] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1339.3M) ***
[03/10 12:51:43    194] Saving route file ...
[03/10 12:51:43    194] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1339.3M) ***
[03/10 12:51:43    194] Saving DEF file ...
[03/10 12:51:43    194] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 12:51:43    194] 
[03/10 12:51:43    194] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 12:51:43    194] 
[03/10 12:51:43    194] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 12:51:44    195] Generated self-contained design route.enc.dat.tmp
[03/10 12:51:44    195] 
[03/10 12:51:44    195] *** Summary of all messages that are not suppressed in this session:
[03/10 12:51:44    195] Severity  ID               Count  Summary                                  
[03/10 12:51:44    195] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 12:51:44    195] ERROR     IMPOAX-142           2  %s                                       
[03/10 12:51:44    195] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 12:51:44    195] 
[03/10 12:52:05    199] <CMD> setLayerPreference allM0 -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM1Cont -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM1 -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM2Cont -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM2 -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM3Cont -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM3 -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM4Cont -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM4 -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM5Cont -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM5 -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM6Cont -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM6 -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM7Cont -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM7 -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM8Cont -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM8 -isSelectable 0
[03/10 12:52:05    199] <CMD> setLayerPreference allM0 -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM1Cont -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM1 -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM2Cont -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM2 -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM3Cont -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM3 -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM4Cont -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM4 -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM5Cont -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM5 -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM6Cont -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM6 -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM7Cont -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM7 -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM8Cont -isSelectable 1
[03/10 12:52:05    199] <CMD> setLayerPreference allM8 -isSelectable 1
[03/10 12:52:06    199] <CMD> setLayerPreference allM0 -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM1 -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM2 -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM3 -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM4 -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM5 -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM6 -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM7 -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/10 12:52:06    199] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 12:52:07    199] <CMD> pan -3.683 -24.498
[03/10 12:52:09    200] <CMD> pan 54.723 81.525
[03/10 12:52:10    200] <CMD> pan -34.939 56.797
[03/10 12:52:13    200] <CMD> selectInst FILLER_397
[03/10 12:52:14    200] <CMD> deselectAll
[03/10 12:52:14    200] <CMD> selectInst U1304
[03/10 12:52:14    201] <CMD> deselectAll
[03/10 12:52:14    201] <CMD> selectInst FILLER_397
[03/10 12:52:15    201] <CMD> setLayerPreference allM0 -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM1Cont -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM1 -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM2 -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM3 -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM4Cont -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM4 -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM5Cont -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM5 -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM6Cont -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM6 -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM7Cont -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM7 -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM8Cont -isVisible 1
[03/10 12:52:15    201] <CMD> setLayerPreference allM8 -isVisible 1
[03/10 12:52:23    202] <CMD> verifyConnectivity
[03/10 12:52:23    202] VERIFY_CONNECTIVITY use new engine.
[03/10 12:52:23    202] 
[03/10 12:52:23    202] ******** Start: VERIFY CONNECTIVITY ********
[03/10 12:52:23    202] Start Time: Mon Mar 10 12:52:23 2025
[03/10 12:52:23    202] 
[03/10 12:52:23    202] Design Name: sram_w16
[03/10 12:52:23    202] Database Units: 2000
[03/10 12:52:23    202] Design Boundary: (0.0000, 0.0000) (176.0000, 174.8000)
[03/10 12:52:23    202] Error Limit = 1000; Warning Limit = 50
[03/10 12:52:23    202] Check all nets
[03/10 12:52:24    202] 
[03/10 12:52:24    202] Begin Summary 
[03/10 12:52:24    202]   Found no problems or warnings.
[03/10 12:52:24    202] End Summary
[03/10 12:52:24    202] 
[03/10 12:52:24    202] End Time: Mon Mar 10 12:52:24 2025
[03/10 12:52:24    202] Time Elapsed: 0:00:01.0
[03/10 12:52:24    202] 
[03/10 12:52:24    202] ******** End: VERIFY CONNECTIVITY ********
[03/10 12:52:24    202]   Verification Complete : 0 Viols.  0 Wrngs.
[03/10 12:52:24    202]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[03/10 12:52:24    202] 
[03/10 12:52:29    203] <CMD> verifyGeometry
[03/10 12:52:29    203]  *** Starting Verify Geometry (MEM: 1336.3) ***
[03/10 12:52:29    203] 
[03/10 12:52:29    203]   VERIFY GEOMETRY ...... Starting Verification
[03/10 12:52:29    203]   VERIFY GEOMETRY ...... Initializing
[03/10 12:52:29    203]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/10 12:52:29    203]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/10 12:52:29    203]                   ...... bin size: 2880
[03/10 12:52:29    203]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/10 12:52:32    206]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/10 12:52:32    206]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/10 12:52:32    206]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/10 12:52:32    206]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/10 12:52:32    206]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/10 12:52:32    206] VG: elapsed time: 3.00
[03/10 12:52:32    206] Begin Summary ...
[03/10 12:52:32    206]   Cells       : 0
[03/10 12:52:32    206]   SameNet     : 0
[03/10 12:52:32    206]   Wiring      : 0
[03/10 12:52:32    206]   Antenna     : 0
[03/10 12:52:32    206]   Short       : 0
[03/10 12:52:32    206]   Overlap     : 0
[03/10 12:52:32    206] End Summary
[03/10 12:52:32    206] 
[03/10 12:52:32    206]   Verification Complete : 0 Viols.  0 Wrngs.
[03/10 12:52:32    206] 
[03/10 12:52:32    206] **********End: VERIFY GEOMETRY**********
[03/10 12:52:32    206]  *** verify geometry (CPU: 0:00:03.0  MEM: 202.6M)
[03/10 12:52:32    206] 
[03/10 12:52:36    207] <CMD> pan 68.758 -32.141
[03/10 12:52:37    207] <CMD> pan 56.010 -43.533
[03/10 12:52:38    208] <CMD> pan -10.171 -37.431
[03/10 12:52:39    208] <CMD> pan -54.383 -12.341
[03/10 12:52:43    209] <CMD> pan 1.754 -3.294
[03/10 12:52:45    209] <CMD> pan -0.669 2.035
[03/10 12:52:50    210] 
[03/10 12:52:50    210] *** Memory Usage v#1 (Current mem = 1397.023M, initial mem = 149.258M) ***
[03/10 12:52:50    210] 
[03/10 12:52:50    210] *** Summary of all messages that are not suppressed in this session:
[03/10 12:52:50    210] Severity  ID               Count  Summary                                  
[03/10 12:52:50    210] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 12:52:50    210] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/10 12:52:50    210] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/10 12:52:50    210] ERROR     IMPPTN-1668          1  Specifying negative spacing value to spr...
[03/10 12:52:50    210] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/10 12:52:50    210] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/10 12:52:50    210] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/10 12:52:50    210] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/10 12:52:50    210] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/10 12:52:50    210] WARNING   IMPEXT-3442          9  The version of the capacitance table fil...
[03/10 12:52:50    210] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/10 12:52:50    210] WARNING   IMPEXT-3518          3  The lower process node is set (using com...
[03/10 12:52:50    210] ERROR     IMPSYT-6245          3  Error %s, while saving MS constraint fil...
[03/10 12:52:50    210] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 12:52:50    210] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/10 12:52:50    210] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/10 12:52:50    210] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/10 12:52:50    210] ERROR     IMPSP-9022           2  Command '%s' completed with some error(s...
[03/10 12:52:50    210] WARNING   IMPSP-5213           1  Option -fitGap is set to true when one s...
[03/10 12:52:50    210] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/10 12:52:50    210] ERROR     IMPSP-2002           2  Density too high (%.1f%%), stopping deta...
[03/10 12:52:50    210] WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
[03/10 12:52:50    210] WARNING   IMPOPT-3663          2  Power view is not set. First setup analy...
[03/10 12:52:50    210] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/10 12:52:50    210] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[03/10 12:52:50    210] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/10 12:52:50    210] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/10 12:52:50    210] WARNING   IMPOPT-3564          2  The following cells are set dont_use tem...
[03/10 12:52:50    210] ERROR     IMPOAX-142           9  %s                                       
[03/10 12:52:50    210] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/10 12:52:50    210] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/10 12:52:50    210] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/10 12:52:50    210] *** Message Summary: 1666 warning(s), 20 error(s)
[03/10 12:52:50    210] 
[03/10 12:52:50    210] --- Ending "Innovus" (totcpu=0:03:30, real=0:07:56, mem=1397.0M) ---
