$date
	Sat Oct 24 23:10:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Output [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 3 $ seleccion [2:0] $end
$scope module alu $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' Seleccion [2:0] $end
$var reg 4 ( Output [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b0 !
b0 (
b1 #
b1 &
b110 "
b110 %
b0 $
b0 '
#2
b111 !
b111 (
b1 $
b1 '
#3
b10 $
b10 '
#4
bx !
bx (
b11 $
b11 '
#5
b110 !
b110 (
b100 $
b100 '
#6
b1110 !
b1110 (
b101 $
b101 '
#7
b101 !
b101 (
b110 $
b110 '
#8
b0 !
b0 (
b111 $
b111 '
#9
b1 !
b1 (
b1111 #
b1111 &
#10
b0 !
b0 (
b1 #
b1 &
b1 "
b1 %
#100
