Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec  9 09:33:23 2024
| Host         : TinkPad-Dani running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sintesis_tragaperras_control_sets_placed.rpt
| Design       : sintesis_tragaperras
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              79 |           25 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              71 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                              Enable Signal                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | tragaperrasInsts_displayce/ControllerInst/E[0]                         | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[0]_0[0] | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tragaperrasInsts_displayce/ControllerInst/clk_aux_reg[0]               | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | tragaperrasInsts_displayce/DataPath/Divisor2HZInst/E[0]                | rst_IBUF         |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG | debouncerInsts_displayce1/timer.count[0]_i_1_n_0                       | rst_IBUF         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | debouncerInsts_displayce2/timer.count[0]_i_1__0_n_0                    | rst_IBUF         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                                        | rst_IBUF         |               33 |            105 |         3.18 |
+----------------+------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


