Source Block: hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@118:128@HdlStmAssign
reg [2:0] up_reset_vector = 3'b111;
assign up_reset = up_reset_vector[0];

/* Reset signal generation for the JESD core */
reg [4:0] core_reset_vector = 5'b11111;
assign core_reset = core_reset_vector[0];

reg [4:0] device_reset_vector = 5'b11111;
assign device_reset = device_reset_vector[0];

/* Transfer the reset signal back to the up domain, used to keep the

Diff Content:
- 123 assign core_reset = core_reset_vector[0];
+ 123   /* Reset signal generation for the JESD core */
+ 123   reg [4:0] core_reset_vector = 5'b11111;
+ 123   assign core_reset = core_reset_vector[0];

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@117:127
/* Reset for the register map */
reg [2:0] up_reset_vector = 3'b111;
assign up_reset = up_reset_vector[0];

/* Reset signal generation for the JESD core */
reg [4:0] core_reset_vector = 5'b11111;
assign core_reset = core_reset_vector[0];

reg [4:0] device_reset_vector = 5'b11111;
assign device_reset = device_reset_vector[0];


