<div id="pf8e" class="pf w0 h0" data-page-no="8e"><div class="pc pc8e w0 h0"><img class="bi xf y13ae w2 hff" alt="" src="bg8e.png"/><div class="t m0 xf h8 y10d ff3 fs4 fc0 sc0 ls0 ws0">9.3.<span class="_ _1f"> </span>INTERRUPTS<span class="_ _6"> </span>ON<span class="_ _2"> </span>R<span class="_ _12"></span>V32I</div><div class="t m0 xf h8 y57 ff3 fs4 fc0 sc0 ls0 ws0">handles<span class="_ _b"> </span>the<span class="_ _34"> </span>interrupt<span class="_ _b"> </span>(lines<span class="_ _34"> </span>4-13).<span class="_ _39"> </span>When<span class="_ _34"> </span>handling<span class="_ _34"> </span>an<span class="_ _34"> </span>interrupt,<span class="_ _b"> </span>the<span class="_ _34"> </span>CPU<span class="_ _34"> </span>ﬁrst<span class="_ _34"> </span>sav<span class="_ _27"></span>es<span class="_ _34"> </span>the<span class="_ _34"> </span>v<span class="_ _27"></span>alue<span class="_ _b"> </span>of<span class="_ _34"> </span>the</div><div class="t m0 xf h8 y86 ff5 fs4 fc0 sc0 ls0 ws0">mstatus<span class="ff3">.</span>MIE<span class="_ _2"> </span><span class="ff3">subﬁeld<span class="_ _3"> </span>and<span class="_ _3"> </span>clears<span class="_ _3"> </span>it<span class="_ _3"> </span>so<span class="_ _2"> </span>that<span class="_ _3"> </span>new<span class="_ _3"> </span>interrupts<span class="_ _2"> </span>are<span class="_ _2"> </span>ignored</span></div><div class="t m0 x107 h12 y11fb ffc fs7 fc0 sc0 ls0 ws0">9</div><div class="t m0 xcc h8 y86 ff3 fs4 fc0 sc0 ls0 ws0">(lines<span class="_ _2"> </span>4<span class="_ _3"> </span>and<span class="_ _3"> </span>5).<span class="_ _18"> </span>Then,<span class="_ _3"> </span>the<span class="_ _3"> </span>CPU</div><div class="t m0 xf h8 y87 ff3 fs4 fc0 sc0 ls0 ws0">sa<span class="_ _1"></span>v<span class="_ _1"></span>es<span class="_ _34"> </span>the<span class="_ _7"> </span>conten<span class="_ _27"></span>ts<span class="_ _7"> </span>of<span class="_ _7"> </span>the<span class="_ _34"> </span>PC<span class="_ _7"> </span>into<span class="_ _34"> </span>the<span class="_ _34"> </span><span class="ff5">mepc<span class="_ _7"> </span></span>CSR<span class="_ _7"> </span>(line<span class="_ _7"> </span>6),<span class="_ _7"> </span>and<span class="_ _7"> </span>sets<span class="_ _7"> </span>the<span class="_ _7"> </span><span class="ff5">mcause<span class="_ _34"> </span></span>CSR<span class="_ _7"> </span>(lines<span class="_ _7"> </span>7<span class="_ _7"> </span>and<span class="_ _34"> </span>8).</div><div class="t m0 xf h8 y88 ff3 fs4 fc0 sc0 ls0 ws0">Finally<span class="_ _9"></span>,<span class="_ _b"> </span>it<span class="_ _34"> </span>changes<span class="_ _3"> </span>the<span class="_ _34"> </span>PC<span class="_ _b"> </span>register<span class="_ _b"> </span>so<span class="_ _34"> </span>it<span class="_ _b"> </span>p<span class="_ _5"></span>oints<span class="_ _3"> </span>to<span class="_ _34"> </span>the<span class="_ _b"> </span>ﬁrst<span class="_ _b"> </span>instruction<span class="_ _34"> </span>of<span class="_ _b"> </span>the<span class="_ _b"> </span>interrupt<span class="_ _b"> </span>service<span class="_ _b"> </span>routine</div><div class="t m0 xf h8 y89 ff3 fs4 fc0 sc0 ls0 ws0">(lines<span class="_ _2"> </span>9-13).</div><div class="t m0 x40 h8 y14bd ff7 fs4 fc0 sc0 ls0 ws0">Algorithm<span class="_ _3"> </span>7:<span class="_ _2"> </span><span class="ff3">R<span class="_ _12"></span>V32I<span class="_ _2"> </span>CPU<span class="_ _2"> </span>external<span class="_ _2"> </span>interrupt<span class="_ _6"> </span>handling<span class="_ _2"> </span>ﬂow.</span></div><div class="t m0 x1b h8 y14be ff15 fs7 fc0 sc0 ls0 ws0">1<span class="_ _18"> </span><span class="ff7 fs4">while <span class="ff8">T<span class="_ _9"></span>rue<span class="_ _34"> </span><span class="ff7">do</span></span></span></div><div class="t m0 x1b h8 y14bf ff15 fs7 fc0 sc0 ls0 ws0">2<span class="_ _3a"> </span><span class="ff7 fs4">if<span class="_ _34"> </span><span class="ff5">mstatus<span class="ff8">.</span>MIE<span class="_ _3"> </span><span class="ff8">=<span class="_ _3"> </span>‘1’<span class="_ _24"> </span></span></span>then</span></div><div class="t m0 x46 h9 y14c0 ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Check<span class="_ _4"> </span>for<span class="_ _4"> </span>external<span class="_ _4"> </span>interrupts<span class="_ _4"> </span>*/</div><div class="t m0 x3f h8 y14c1 ff15 fs7 fc0 sc0 ls0 ws0">3<span class="_ _c2"> </span><span class="ff7 fs4">if<span class="_ _34"> </span><span class="ff8">(<span class="ff5">mip</span>.<span class="ff5">MEIP<span class="_ _3"> </span></span>=<span class="_ _3"> </span>‘1’)<span class="_ _3"> </span></span>and<span class="_ _3"> </span><span class="ff8">(<span class="ff5">mie</span>.<span class="ff5">MEIE<span class="_ _3"> </span></span>=<span class="_ _3"> </span>‘1’)<span class="_ _3"> </span></span>then</span></div><div class="t m0 x1f h9 y14c2 ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Save<span class="_ _4"> </span>part<span class="_ _4"> </span>of<span class="_ _4"> </span>the<span class="_ _4"> </span>context<span class="_ _18"> </span>and<span class="_ _4"> </span>ignore<span class="_ _4"> </span>new<span class="_ _4"> </span>interrupts<span class="_ _18"> </span>*/</div><div class="t m0 x3f h8 y14c3 ff15 fs7 fc0 sc0 ls0 ws0">4<span class="_ _c3"> </span><span class="ff5 fs4">mstatus<span class="ff3">.</span>MPIE<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span></span>mstatus<span class="ff3">.</span>MIE<span class="_ _6"> </span><span class="ff3">;</span></span></div><div class="t m0 x3f h8 y14c4 ff15 fs7 fc0 sc0 ls0 ws0">5<span class="_ _c3"> </span><span class="ff5 fs4">mstatus<span class="ff3">.</span>MIE<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span><span class="ff3">‘0’<span class="_ _6"> </span>;</span></span></span></div><div class="t m0 x3f h8 y14c5 ff15 fs7 fc0 sc0 ls0 ws0">6<span class="_ _c3"> </span><span class="ff5 fs4">mepc<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span></span>PC<span class="_ _6"> </span><span class="ff3">;</span></span></div><div class="t m0 x1f h9 y14c6 ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Sets<span class="_ _4"> </span>the<span class="_ _4"> </span>interrupt<span class="_ _4"> </span>cause<span class="_ _4"> </span>*/</div><div class="t m0 x3f h8 y14c7 ff15 fs7 fc0 sc0 ls0 ws0">7<span class="_ _c3"> </span><span class="ff5 fs4">mcause<span class="ff3">.</span>INTERRUPT<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span><span class="ff3">‘1’<span class="_ _6"> </span>;</span></span></span></div><div class="t m0 x3f h8 y14c8 ff15 fs7 fc0 sc0 ls0 ws0">8<span class="_ _c3"> </span><span class="ff5 fs4">mcause<span class="ff3">.</span>EXCCODE<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span><span class="ff3">‘0xB’<span class="_ _6"> </span>;</span></span></span></div><div class="t m0 x1f h9 y14c9 ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Change<span class="_ _4"> </span>PC<span class="_ _4"> </span>to<span class="_ _4"> </span>execute<span class="_ _4"> </span>the<span class="_ _18"> </span>ISR<span class="_ _4"> </span>*/</div><div class="t m0 x3f h8 y14ca ff15 fs7 fc0 sc0 ls0 ws0">9<span class="_ _c3"> </span><span class="ff7 fs4">if<span class="_ _34"> </span><span class="ff5">mtvec<span class="ff8">.</span>MODE<span class="_ _3"> </span><span class="ff8">=<span class="_ _3"> </span>’0’<span class="_ _24"> </span></span></span>then</span></div><div class="t m0 x29 h9 y14cb ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Direct<span class="_ _4"> </span>mode<span class="_ _4"> </span>(0)<span class="_ _4"> </span>*/</div><div class="t m0 x114 h8 y14cc ff15 fs7 fc0 sc0 ls0 ws0">10<span class="_ _d7"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span></span>mtvec<span class="ff3">.</span>BASE<span class="_ _6"> </span><span class="ff3">;</span></span></div><div class="t m0 x114 h8 y14cd ff15 fs7 fc0 sc0 ls0 ws0">11<span class="_ _c3"> </span><span class="ff7 fs4">else</span></div><div class="t m0 x29 h9 y14ce ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Vectored<span class="_ _4"> </span>mode<span class="_ _4"> </span>(1)<span class="_ _4"> </span>*/</div><div class="t m0 x114 h8 y14cf ff15 fs7 fc0 sc0 ls0 ws0">12<span class="_ _d7"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span></span>mtvec<span class="ff3">.</span>BASE<span class="_ _6"> </span><span class="ff3">+<span class="_ _2"> </span>(4<span class="_ _2"> </span><span class="ff16">×<span class="_ _2"> </span></span></span>mcause<span class="ff3">.</span>EXCCODE<span class="ff3">)<span class="_ _2"> </span>;</span></span></div><div class="t m0 x114 h8 y14d0 ff15 fs7 fc0 sc0 ls0 ws0">13<span class="_ _c3"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x114 h8 y14d1 ff15 fs7 fc0 sc0 ls0 ws0">14<span class="_ _c2"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x114 h8 y14d2 ff15 fs7 fc0 sc0 ls0 ws0">15<span class="_ _3a"> </span><span class="ff7 fs4">end</span></div><div class="t m0 x41 h9 y14d3 ff5 fs4 fc0 sc0 ls0 ws0">/*<span class="_ _18"> </span>Fetch<span class="_ _4"> </span>instruction<span class="_ _4"> </span>and<span class="_ _4"> </span>update<span class="_ _4"> </span>PC<span class="_ _18"> </span>*/</div><div class="t m0 x114 h8 y14d4 ff15 fs7 fc0 sc0 ls0 ws0">16<span class="_ _3a"> </span><span class="ff5 fs4">IR<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span><span class="ff3">MainMemory[</span></span>PC<span class="ff3">]<span class="_ _6"> </span>;</span></span></div><div class="t m0 x114 h8 y14d5 ff15 fs7 fc0 sc0 ls0 ws0">17<span class="_ _3a"> </span><span class="ff5 fs4">PC<span class="_ _2"> </span><span class="ff16">←<span class="_ _2"> </span></span>PC<span class="ff3">+4;</span></span></div><div class="t m0 x114 h8 y14d6 ff15 fs7 fc0 sc0 ls0 ws0">18<span class="_ _3a"> </span><span class="ff3 fs4">ExecuteInstruction(<span class="ff5">IR</span>);</span></div><div class="t m0 xf h8 y14d7 ff15 fs7 fc0 sc0 ls0 ws0">19<span class="_ _18"> </span><span class="ff7 fs4">end</span></div><div class="t m0 xf hb y14d8 ff6 fs6 fc0 sc0 ls0 ws0">9.3.4<span class="_ _11"> </span>Implemen<span class="_ _27"></span>ting<span class="_ _7"> </span>an<span class="_ _24"> </span>in<span class="_ _27"></span>terrupt<span class="_ _7"> </span>service<span class="_ _24"> </span>routine</div><div class="t m0 xf h8 y14d9 ff3 fs4 fc0 sc0 ls0 ws0">As indicated<span class="_ _6"> </span>by Algorithm 7,<span class="_ _6"> </span>the RISC-V<span class="_ _6"> </span>CPU<span class="_ _38"> </span>hardware already<span class="_ _6"> </span>sa<span class="_ _1"></span>v<span class="_ _1"></span>es part<span class="_ _6"> </span>of the<span class="_ _6"> </span>current program con-</div><div class="t m0 xf h8 y14da ff3 fs4 fc0 sc0 ls0 ws0">text b<span class="_ _5"></span>efore redirecting the execution ﬂo<span class="_ _27"></span>w to the interrupt service routine.<span class="_ _b"> </span>Notice that the conten<span class="_ _27"></span>ts of the</div><div class="t m0 xf h8 y14db ff5 fs4 fc0 sc0 ls0 ws0">mstatus<span class="ff3">.</span>MIE<span class="_ _6"> </span><span class="ff3">subﬁeld<span class="_ _2"> </span>and<span class="_ _6"> </span>the<span class="_ _2"> </span>conten<span class="_ _27"></span>ts<span class="_ _2"> </span>of<span class="_ _6"> </span>the<span class="_ _2"> </span><span class="ff5">PC<span class="_ _6"> </span></span>register<span class="_ _2"> </span>were<span class="_ _38"> </span>automatically<span class="_ _2"> </span>sav<span class="_ _27"></span>ed<span class="_ _2"> </span>on<span class="_ _6"> </span>the<span class="_ _2"> </span><span class="ff5">mstatus</span>.<span class="ff5">MPIE</span></span></div><div class="t m0 xf h8 y14dc ff3 fs4 fc0 sc0 ls0 ws0">subﬁeld<span class="_ _7"> </span>and<span class="_ _24"> </span>the<span class="_ _7"> </span><span class="ff5">mepc<span class="_ _7"> </span></span>CSR,<span class="_ _24"> </span>resp<span class="_ _5"></span>ectively<span class="_ _12"></span>.<span class="_ _21"> </span>The<span class="_ _7"> </span>interrupt<span class="_ _7"> </span>service<span class="_ _7"> </span>routine<span class="_ _24"> </span>is<span class="_ _7"> </span>resp<span class="_ _5"></span>onsible<span class="_ _7"> </span>for<span class="_ _24"> </span>saving<span class="_ _34"> </span>the</div><div class="t m0 xf h8 y14dd ff3 fs4 fc0 sc0 ls0 ws0">remaining<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _6"> </span>context<span class="_ _6"> </span>b<span class="_ _5"></span>efore<span class="_ _2"> </span>handling<span class="_ _2"> </span>the<span class="_ _2"> </span>interrupt.</div><div class="t m0 xc h8 y14de ff3 fs4 fc0 sc0 ls0 ws0">A program<span class="_ _38"> </span>context is deﬁned<span class="_ _6"> </span>by the program v<span class="_ _27"></span>alues,<span class="_ _6"> </span>which are stored at<span class="_ _6"> </span>CPU registers<span class="_ _38"> </span>and<span class="_ _6"> </span>the main</div><div class="t m0 xf h8 y14df ff3 fs4 fc0 sc0 ls0 ws0">memory.<span class="_ _34"> </span>The<span class="_ _6"> </span>interrupt service<span class="_ _6"> </span>routine<span class="_ _6"> </span>usually<span class="_ _6"> </span>sav<span class="_ _27"></span>es<span class="_ _6"> </span>the<span class="_ _6"> </span>registers’<span class="_ _6"> </span>v<span class="_ _27"></span>alues<span class="_ _38"> </span>by copying them<span class="_ _6"> </span>into the<span class="_ _6"> </span>main</div><div class="t m0 xf h8 y14e0 ff3 fs4 fc0 sc0 ls0 ws0">memory.<span class="_ _7"> </span>V<span class="_ _9"></span>alues<span class="_ _3"> </span>that<span class="_ _2"> </span>are<span class="_ _2"> </span>already<span class="_ _2"> </span>in<span class="_ _3"> </span>the<span class="_ _2"> </span>main<span class="_ _2"> </span>memory,<span class="_ _2"> </span>how<span class="_ _27"></span>ever,<span class="_ _2"> </span>are<span class="_ _2"> </span>not<span class="_ _2"> </span>copied.<span class="_ _24"> </span>They<span class="_ _2"> </span>are<span class="_ _2"> </span>preserved<span class="_ _2"> </span>by</div><div class="t m0 xf h8 y14e1 ff3 fs4 fc0 sc0 ls0 ws0">designing the<span class="_ _6"> </span>interrupt service<span class="_ _6"> </span>routine<span class="_ _6"> </span>so<span class="_ _38"> </span>that<span class="_ _6"> </span>it<span class="_ _6"> </span>do<span class="_ _5"></span>es<span class="_ _6"> </span>not<span class="_ _38"> </span>touch the<span class="_ _6"> </span>memory<span class="_ _6"> </span>words that<span class="_ _38"> </span>were b<span class="_ _5"></span>eing<span class="_ _6"> </span>used</div><div class="t m0 xf h8 y14e2 ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _1"></span>y<span class="_ _2"> </span>the<span class="_ _2"> </span>program<span class="_ _6"> </span>that<span class="_ _2"> </span>was<span class="_ _6"> </span>executing.</div><div class="t m0 xc h8 y14e3 ff3 fs4 fc0 sc0 ls0 ws0">An<span class="_ _1"></span>y<span class="_ _b"> </span>register<span class="_ _34"> </span>that<span class="_ _b"> </span>may<span class="_ _b"> </span>b<span class="_ _5"></span>e<span class="_ _b"> </span>changed<span class="_ _b"> </span>b<span class="_ _1"></span>y<span class="_ _b"> </span>the<span class="_ _34"> </span>in<span class="_ _1"></span>terrupt<span class="_ _b"> </span>service<span class="_ _34"> </span>routine<span class="_ _b"> </span>must<span class="_ _b"> </span>b<span class="_ _5"></span>e<span class="_ _b"> </span>sav<span class="_ _27"></span>ed.<span class="_ _39"> </span>In<span class="_ _b"> </span>some<span class="_ _34"> </span>cases,</div><div class="t m0 xf h8 y14e4 ff3 fs4 fc0 sc0 ls0 ws0">only<span class="_ _38"> </span>a<span class="_ _6"> </span>subset<span class="_ _6"> </span>of<span class="_ _6"> </span>the<span class="_ _6"> </span>context needs<span class="_ _6"> </span>to<span class="_ _6"> </span>b<span class="_ _5"></span>e<span class="_ _6"> </span>sav<span class="_ _27"></span>ed.<span class="_ _34"> </span>In<span class="_ _6"> </span>others,<span class="_ _6"> </span>when<span class="_ _6"> </span>executing<span class="_ _6"> </span>sophisticated<span class="_ _6"> </span>interrupt service</div><div class="t m0 xf h8 y14e5 ff3 fs4 fc0 sc0 ls0 ws0">routines,<span class="_ _2"> </span>for<span class="_ _2"> </span>example,<span class="_ _6"> </span>it<span class="_ _2"> </span>may<span class="_ _6"> </span>b<span class="_ _5"></span>e<span class="_ _2"> </span>necessary<span class="_ _2"> </span>to<span class="_ _2"> </span>sav<span class="_ _27"></span>e<span class="_ _2"> </span>all<span class="_ _2"> </span>registers.</div><div class="t m0 xc h8 y14e6 ff3 fs4 fc0 sc0 ls0 ws0">There are<span class="_ _a"> </span>several strategies<span class="_ _a"> </span>that ma<span class="_ _1"></span>y be employ<span class="_ _27"></span>ed to sa<span class="_ _27"></span>ve<span class="_ _a"> </span>the registers’ con<span class="_ _27"></span>tents<span class="_ _a"> </span>in the main memory.</div><div class="t m0 xf h8 y14e7 ff3 fs4 fc0 sc0 ls0 ws0">In<span class="_ _3"> </span>our<span class="_ _b"> </span>discussion,<span class="_ _b"> </span>we<span class="_ _3"> </span>will<span class="_ _b"> </span>assume<span class="_ _b"> </span>there<span class="_ _b"> </span>is<span class="_ _3"> </span>a<span class="_ _b"> </span>dedicated<span class="_ _b"> </span>stack<span class="_ _3"> </span>for<span class="_ _b"> </span>in<span class="_ _1"></span>terrupt<span class="_ _3"> </span>service<span class="_ _b"> </span>routines.<span class="_ _1c"> </span>This<span class="_ _b"> </span>stack,</div><div class="t m0 x2b h1e y14e8 fff fsd fc0 sc0 ls0 ws0">9</div><div class="t m0 xc h1f y14e9 ff10 fse fc0 sc0 ls0 ws0">New<span class="_ _38"> </span>interrupts are<span class="_ _6"> </span>ignored<span class="_ _38"> </span>until<span class="_ _8b"> </span>the<span class="_ _38"> </span>interrupt<span class="_ _8b"> </span>service<span class="_ _38"> </span>routine<span class="_ _38"> </span>sets<span class="_ _38"> </span>this<span class="_ _38"> </span>subﬁeld<span class="_ _38"> </span>again</div><div class="t m0 x2c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">Prin<span class="_ _1"></span>ted<span class="_ _2"> </span>v<span class="_ _1"></span>ersion<span class="_ _2"> </span>a<span class="_ _1"></span>v<span class="_ _27"></span>ailable<span class="_ _2"> </span>for<span class="_ _6"> </span>purchase<span class="_ _6"> </span>at<span class="_ _2"> </span>Amazon.com</div><div class="t m0 x2d h8 y143 ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>ree<span class="_ _2"> </span>online<span class="_ _6"> </span>version<span class="_ _6"> </span>at<span class="_ _2"> </span><span class="ff5">http://riscv-<span class="_ _22"></span>programming.org</span></div><div class="t m0 x2e h8 y144 ff3 fs4 fc0 sc0 ls0 ws0">(Generated<span class="_ _2"> </span>on<span class="_ _2"> </span>August<span class="_ _6"> </span>28,<span class="_ _2"> </span>2024)</div><div class="t m0 x9c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">129</div><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:378.693000px;bottom:719.578000px;width:23.440000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8e" data-dest-detail='[142,"XYZ",87.243,113.643,null]'><div class="d m1" style="border-style:none;position:absolute;left:374.690000px;bottom:707.623000px;width:6.461000px;height:12.593000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:500.832000px;bottom:707.623000px;width:23.440000px;height:12.593000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,411.096,null]'><div class="d m1" style="border-style:none;position:absolute;left:186.504000px;bottom:695.668000px;width:15.968000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:269.557000px;bottom:695.668000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:428.822000px;bottom:695.668000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,411.096,null]'><div class="d m1" style="border-style:none;position:absolute;left:173.721000px;bottom:684.266000px;width:15.967000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:415.035000px;bottom:684.266000px;width:109.237000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8e" data-dest-detail='[142,"XYZ",86.944,336.526,null]'><div class="d m1" style="border-style:none;position:absolute;left:189.110000px;bottom:286.186000px;width:6.974000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:254.042000px;bottom:286.186000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:278.810000px;bottom:274.230000px;width:106.740000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,494.782,null]'><div class="d m1" style="border-style:none;position:absolute;left:173.306000px;bottom:250.043000px;width:22.057000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:283.487000px;bottom:250.043000px;width:110.346000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:401.620000px;bottom:226.410000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,499.142,null]'><div class="d m1" style="border-style:none;position:absolute;left:500.694000px;bottom:226.410000px;width:23.578000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,499.142,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:214.455000px;width:37.166000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:133.480000px;bottom:214.455000px;width:107.317000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,499.142,null]'><div class="d m1" style="border-style:none;position:absolute;left:500.694000px;bottom:214.455000px;width:23.578000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,499.142,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:202.499000px;width:37.166000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,499.142,null]'><div class="d m1" style="border-style:none;position:absolute;left:247.803000px;bottom:202.499000px;width:62.145000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:131.316000px;bottom:190.544000px;width:107.248000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:274.849000px;bottom:166.634000px;width:109.339000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:451.022000px;bottom:154.679000px;width:73.250000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:142.724000px;width:36.945000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,499.142,null]'><div class="d m1" style="border-style:none;position:absolute;left:460.113000px;bottom:130.768000px;width:61.391000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:354.399000px;bottom:118.813000px;width:112.858000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,698.578,null]'><div class="d m1" style="border-style:none;position:absolute;left:223.454000px;bottom:100.342000px;width:91.926000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="https://a.co/d/gUfKWsD"><div class="d m1" style="border-style:none;position:absolute;left:358.258000px;bottom:69.067000px;width:58.171000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:271.722000px;bottom:56.835000px;width:148.940000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
