
*** Running vivado
    with args -log top5x2_7to1_ddr_rx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top5x2_7to1_ddr_rx.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2139404 on Wed Feb 21 18:47:47 MST 2018
  **** IP Build 2136750 on Wed Feb 21 20:48:04 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top5x2_7to1_ddr_rx.tcl -notrace
Command: synth_design -top top5x2_7to1_ddr_rx -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 416.609 ; gain = 107.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top5x2_7to1_ddr_rx' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_200m_in' to cell 'IBUF' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:142]
INFO: [Synth 8-113] binding component instance 'bufg_200_ref' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:146]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'icontrol' to cell 'IDELAYCTRL' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:150]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:65' bound to instance 'rx0' of component 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:162]
INFO: [Synth 8-638] synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:67' bound to instance 'rx0' of component 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:197]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:368]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:376]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cs' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:398]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:420]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 11.250000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.100000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'rx_mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:460]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_x1' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:526]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_d4' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:539]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_xn' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:552]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
INFO: [Synth 8-638] synthesizing module 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_controller_wrap' (1#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:64' bound to instance 'gb0' of component 'gearbox_4_to_7' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:774]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:77]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7' (2#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:77]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' (3#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_slave_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:67' bound to instance 'rxn' of component 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:243]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:290]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:297]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:319]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7_slave' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:63' bound to instance 'gb0' of component 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:464]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7_slave' (4#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_ddr' (5#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' (6#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'top5x2_7to1_ddr_rx' (7#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
WARNING: [Synth 8-3331] design serdes_1_to_7_mmcm_idelay_ddr has unconnected port dcd_correct
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 475.941 ; gain = 167.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 475.941 ; gain = 167.320
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top5x2_7to1_ddr_rx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top5x2_7to1_ddr_rx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS => IBUFDS: 1 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 890.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 890.355 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 890.355 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 890.355 ; gain = 581.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "read_addra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addrb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addrb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addrc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addrc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jog_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jog_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element write_addr_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:118]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:285]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:342]
INFO: [Synth 8-5544] ROM "m_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_delay_val_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_run" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eye_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_delay_val_eye" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
INFO: [Synth 8-5544] ROM "m_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_delay_val_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_delay_val_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_delay_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_run" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eye_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_delay_val_eye" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "msxor_cti" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msxor_ctd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msxor_ctix" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "msxor_ctdx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "action" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "match" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "match" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:713]
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'serdes_1_to_7_mmcm_idelay_ddr'
INFO: [Synth 8-5544] ROM "bslip" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_iserdes_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_delay_in_target" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element bcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:304]
WARNING: [Synth 8-6014] Unused sequential element scount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:677]
WARNING: [Synth 8-6014] Unused sequential element state2_count_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:679]
INFO: [Synth 8-5544] ROM "bslip" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "locked_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chfoundc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rst_iserdes_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_delay_in_target" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addrb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addrb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addrc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_addrc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jog_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jog_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element write_addr_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:97]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:415]
INFO: [Synth 8-5544] ROM "bslip" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element bcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element scount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:374]
WARNING: [Synth 8-6014] Unused sequential element state2_count_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:376]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'one-hot' in module 'serdes_1_to_7_mmcm_idelay_ddr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 890.355 ; gain = 581.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 44    
	   3 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 22    
	   2 Input      2 Bit       Adders := 12    
+---Registers : 
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 20    
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 44    
	                4 Bit    Registers := 67    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 79    
	                1 Bit    Registers := 171   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   4 Input      7 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 139   
	   3 Input      5 Bit        Muxes := 10    
	  25 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 44    
	   8 Input      4 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 20    
	  16 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 174   
	  16 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 22    
	   6 Input      1 Bit        Muxes := 80    
	   5 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top5x2_7to1_ddr_rx 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module gearbox_4_to_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module delay_controller_wrap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module serdes_1_to_7_mmcm_idelay_ddr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module gearbox_4_to_7_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module serdes_1_to_7_slave_idelay_ddr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element write_addr_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:118]
INFO: [Synth 8-4471] merging register 'msxor_ctdx_reg[1:0]' into 'msxor_ctix_reg[1:0]' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element msxor_ctdx_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element state2_count_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:679]
WARNING: [Synth 8-6014] Unused sequential element scount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:677]
WARNING: [Synth 8-6014] Unused sequential element bcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:304]
WARNING: [Synth 8-6014] Unused sequential element write_addr_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element pdcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element s_delay_val_eye_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element bcount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element state2_count_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:376]
WARNING: [Synth 8-6014] Unused sequential element scount_reg was removed.  [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:374]
WARNING: [Synth 8-3331] design serdes_1_to_7_mmcm_idelay_ddr has unconnected port dcd_correct
INFO: [Synth 8-3886] merging instance 'delay_controller_wrap:/msxor_ctix_reg[0]' (FD) to 'delay_controller_wrap:/msxor_ctix_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (delay_controller_wrap:/\msxor_ctix_reg[1] )
WARNING: [Synth 8-3332] Sequential element (msxor_ctix_reg[1]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[31]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[30]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[29]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[28]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[27]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[26]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[25]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[24]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[23]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[22]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[21]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[20]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[19]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[18]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[17]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[16]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[15]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[14]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[13]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[12]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[11]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[10]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[9]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[8]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[7]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[6]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[5]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[4]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[3]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[2]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[1]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (shifter_reg[0]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (match_reg[7]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (match_reg[6]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (match_reg[5]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (match_reg[4]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (match_reg[3]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (match_reg[2]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (match_reg[1]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (match_reg[0]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[31]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[30]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[29]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[28]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[27]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[26]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[25]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[24]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[23]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[22]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[21]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[20]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[19]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[18]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[17]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[16]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[15]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[14]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[13]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[12]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[11]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[10]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[9]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[8]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[7]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[6]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[5]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[4]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[3]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[2]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[1]) is unused and will be removed from module delay_controller_wrap.
WARNING: [Synth 8-3332] Sequential element (res_int_reg[0]) is unused and will be removed from module delay_controller_wrap.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[0].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[1].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[2].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[3].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[4].dc_inst /i_15/\s_delay_val_eye_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[0].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[0].dc_inst /eye_run_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[1].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[1].dc_inst /eye_run_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[2].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[2].dc_inst /eye_run_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[3].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[3].dc_inst /eye_run_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[4].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/loop1.loop0[1].rxn /\loop3[4].dc_inst /eye_run_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[0].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[0].dc_inst /eye_run_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[1].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[1].dc_inst /eye_run_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[2].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[2].dc_inst /eye_run_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[3].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[3].dc_inst /eye_run_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[4].dc_inst /\s_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx0/rx0 /\loop3[4].dc_inst /eye_run_reg)
WARNING: [Synth 8-3332] Sequential element (eye_run_reg) is unused and will be removed from module delay_controller_wrap__1.
WARNING: [Synth 8-3332] Sequential element (s_state_reg[4]) is unused and will be removed from module delay_controller_wrap__1.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[4]) is unused and will be removed from module delay_controller_wrap__1.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[3]) is unused and will be removed from module delay_controller_wrap__1.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[2]) is unused and will be removed from module delay_controller_wrap__1.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[1]) is unused and will be removed from module delay_controller_wrap__1.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[0]) is unused and will be removed from module delay_controller_wrap__1.
WARNING: [Synth 8-3332] Sequential element (eye_run_reg) is unused and will be removed from module delay_controller_wrap__2.
WARNING: [Synth 8-3332] Sequential element (s_state_reg[4]) is unused and will be removed from module delay_controller_wrap__2.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[4]) is unused and will be removed from module delay_controller_wrap__2.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[3]) is unused and will be removed from module delay_controller_wrap__2.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[2]) is unused and will be removed from module delay_controller_wrap__2.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[1]) is unused and will be removed from module delay_controller_wrap__2.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[0]) is unused and will be removed from module delay_controller_wrap__2.
WARNING: [Synth 8-3332] Sequential element (eye_run_reg) is unused and will be removed from module delay_controller_wrap__3.
WARNING: [Synth 8-3332] Sequential element (s_state_reg[4]) is unused and will be removed from module delay_controller_wrap__3.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[4]) is unused and will be removed from module delay_controller_wrap__3.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[3]) is unused and will be removed from module delay_controller_wrap__3.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[2]) is unused and will be removed from module delay_controller_wrap__3.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[1]) is unused and will be removed from module delay_controller_wrap__3.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[0]) is unused and will be removed from module delay_controller_wrap__3.
WARNING: [Synth 8-3332] Sequential element (eye_run_reg) is unused and will be removed from module delay_controller_wrap__4.
WARNING: [Synth 8-3332] Sequential element (s_state_reg[4]) is unused and will be removed from module delay_controller_wrap__4.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[4]) is unused and will be removed from module delay_controller_wrap__4.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[3]) is unused and will be removed from module delay_controller_wrap__4.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[2]) is unused and will be removed from module delay_controller_wrap__4.
WARNING: [Synth 8-3332] Sequential element (s_delay_val_eye_reg[1]) is unused and will be removed from module delay_controller_wrap__4.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 890.355 ; gain = 581.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 65 of C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:65]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 67 of C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:67]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 890.355 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 890.355 ; gain = 581.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 918.801 ; gain = 610.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 918.801 ; gain = 610.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 918.801 ; gain = 610.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 918.801 ; gain = 610.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 918.801 ; gain = 610.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 918.801 ; gain = 610.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 918.801 ; gain = 610.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top5x2_7to1_ddr_rx | rx0/rx0/cdataoutc_reg[3]                | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top5x2_7to1_ddr_rx | rx0/loop1.loop0[1].rxn/cdataoutc_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+-------------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BUFG             |     4|
|2     |CARRY4           |     6|
|3     |IDELAYCTRL       |     1|
|4     |IDELAYE2         |     3|
|5     |IDELAYE2_1       |    20|
|6     |ISERDESE2        |    22|
|7     |LUT1             |    49|
|8     |LUT2             |    59|
|9     |LUT3             |   151|
|10    |LUT4             |   225|
|11    |LUT5             |   321|
|12    |LUT6             |   454|
|13    |MMCME2_ADV       |     1|
|14    |RAM32M           |    24|
|15    |SRL16E           |     8|
|16    |FDPE             |     1|
|17    |FDRE             |   981|
|18    |FDSE             |    39|
|19    |IBUF             |     2|
|20    |IBUFDS_DIFF_OUT  |    10|
|21    |IBUFGDS          |     1|
|22    |IBUFGDS_DIFF_OUT |     1|
|23    |OBUF             |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------------------+----------------------------------+------+
|      |Instance                 |Module                            |Cells |
+------+-------------------------+----------------------------------+------+
|1     |top                      |                                  |  2384|
|2     |  rx0                    |n_x_serdes_1_to_7_mmcm_idelay_ddr |  2308|
|3     |    \loop1.loop0[1].rxn  |serdes_1_to_7_slave_idelay_ddr    |  1112|
|4     |      gb0                |gearbox_4_to_7_slave              |   158|
|5     |      \loop3[0].dc_inst  |delay_controller_wrap_4           |   163|
|6     |      \loop3[1].dc_inst  |delay_controller_wrap_5           |   163|
|7     |      \loop3[2].dc_inst  |delay_controller_wrap_6           |   164|
|8     |      \loop3[3].dc_inst  |delay_controller_wrap_7           |   163|
|9     |      \loop3[4].dc_inst  |delay_controller_wrap_8           |   163|
|10    |    rx0                  |serdes_1_to_7_mmcm_idelay_ddr     |  1195|
|11    |      gb0                |gearbox_4_to_7                    |   168|
|12    |      \loop3[0].dc_inst  |delay_controller_wrap             |   162|
|13    |      \loop3[1].dc_inst  |delay_controller_wrap_0           |   162|
|14    |      \loop3[2].dc_inst  |delay_controller_wrap_1           |   163|
|15    |      \loop3[3].dc_inst  |delay_controller_wrap_2           |   162|
|16    |      \loop3[4].dc_inst  |delay_controller_wrap_3           |   162|
+------+-------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 918.801 ; gain = 610.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 186 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 918.801 ; gain = 195.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 918.801 ; gain = 610.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 12 inverter(s) to 33 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS => IBUFDS: 1 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 918.801 ; gain = 611.875
INFO: [Common 17-1381] The checkpoint 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/synth_1/top5x2_7to1_ddr_rx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top5x2_7to1_ddr_rx_utilization_synth.rpt -pb top5x2_7to1_ddr_rx_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 918.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar  2 13:26:07 2018...
