\hypertarget{structLTDC__Layer__TypeDef}{}\doxysection{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def Struct Reference}
\label{structLTDC__Layer__TypeDef}\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}


L\+C\+D-\/\+T\+FT Display layer x Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a3f9827b30a402fd3d85fe4f4b8eb49c9}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a9c72a83598a0ee20148f01a486f54ac0}{W\+H\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_aa3238d4c30b3ec500b2007bc061020db}{W\+V\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a1037f0255519c1c6c14af5b17a4de3ca}{C\+K\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a401b8bbdd7d666b112a747b1a6d163ae}{P\+F\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_af3708f47198ca52e0149584a8c382362}{C\+A\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_aaedb1dc65cb10a98f4c53f162b19bb39}{D\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_ad597faecb079859e9cdb849c8cf78aec}{B\+F\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_a69d1bd327c7b02f9a1c9372992939406}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_aa79c0c2be9b6f8e4f034d8d5fe8e9345}{C\+F\+B\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_ae4673c5b4a2df7b770d82e43b1806ccf}{C\+F\+B\+LR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_adbd3ad2a70d1578d630acfdb9a526320}{C\+F\+B\+L\+NR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_ad08bb6a4577311f9dfcc7a3a15f0c7c9}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structLTDC__Layer__TypeDef_ae4ce84d11912847542fcdc03ae337176}{C\+L\+U\+T\+WR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
L\+C\+D-\/\+T\+FT Display layer x Controller. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structLTDC__Layer__TypeDef_ad597faecb079859e9cdb849c8cf78aec}\label{structLTDC__Layer__TypeDef_ad597faecb079859e9cdb849c8cf78aec}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!BFCR@{BFCR}}
\index{BFCR@{BFCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BFCR}{BFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+B\+F\+CR}

L\+T\+DC Layerx Blending Factors Configuration Register Address offset\+: 0x\+A0 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_af3708f47198ca52e0149584a8c382362}\label{structLTDC__Layer__TypeDef_af3708f47198ca52e0149584a8c382362}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CACR@{CACR}}
\index{CACR@{CACR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CACR}{CACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+C\+A\+CR}

L\+T\+DC Layerx Constant Alpha Configuration Register Address offset\+: 0x98 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_aa79c0c2be9b6f8e4f034d8d5fe8e9345}\label{structLTDC__Layer__TypeDef_aa79c0c2be9b6f8e4f034d8d5fe8e9345}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBAR@{CFBAR}}
\index{CFBAR@{CFBAR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBAR}{CFBAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+C\+F\+B\+AR}

L\+T\+DC Layerx Color Frame Buffer Address Register Address offset\+: 0x\+AC \mbox{\Hypertarget{structLTDC__Layer__TypeDef_adbd3ad2a70d1578d630acfdb9a526320}\label{structLTDC__Layer__TypeDef_adbd3ad2a70d1578d630acfdb9a526320}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBLNR@{CFBLNR}}
\index{CFBLNR@{CFBLNR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBLNR}{CFBLNR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+C\+F\+B\+L\+NR}

L\+T\+DC Layerx Color\+Frame Buffer Line Number Register Address offset\+: 0x\+B4 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_ae4673c5b4a2df7b770d82e43b1806ccf}\label{structLTDC__Layer__TypeDef_ae4673c5b4a2df7b770d82e43b1806ccf}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CFBLR@{CFBLR}}
\index{CFBLR@{CFBLR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFBLR}{CFBLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+C\+F\+B\+LR}

L\+T\+DC Layerx Color Frame Buffer Length Register Address offset\+: 0x\+B0 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_a1037f0255519c1c6c14af5b17a4de3ca}\label{structLTDC__Layer__TypeDef_a1037f0255519c1c6c14af5b17a4de3ca}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CKCR@{CKCR}}
\index{CKCR@{CKCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CKCR}{CKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+C\+K\+CR}

L\+T\+DC Layerx Color Keying Configuration Register Address offset\+: 0x90 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_ae4ce84d11912847542fcdc03ae337176}\label{structLTDC__Layer__TypeDef_ae4ce84d11912847542fcdc03ae337176}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CLUTWR@{CLUTWR}}
\index{CLUTWR@{CLUTWR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLUTWR}{CLUTWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+C\+L\+U\+T\+WR}

L\+T\+DC Layerx C\+L\+UT Write Register Address offset\+: 0x144 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_a3f9827b30a402fd3d85fe4f4b8eb49c9}\label{structLTDC__Layer__TypeDef_a3f9827b30a402fd3d85fe4f4b8eb49c9}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!CR@{CR}}
\index{CR@{CR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+CR}

L\+T\+DC Layerx Control Register Address offset\+: 0x84 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_aaedb1dc65cb10a98f4c53f162b19bb39}\label{structLTDC__Layer__TypeDef_aaedb1dc65cb10a98f4c53f162b19bb39}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!DCCR@{DCCR}}
\index{DCCR@{DCCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCCR}{DCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+D\+C\+CR}

L\+T\+DC Layerx Default Color Configuration Register Address offset\+: 0x9C \mbox{\Hypertarget{structLTDC__Layer__TypeDef_a401b8bbdd7d666b112a747b1a6d163ae}\label{structLTDC__Layer__TypeDef_a401b8bbdd7d666b112a747b1a6d163ae}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!PFCR@{PFCR}}
\index{PFCR@{PFCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PFCR}{PFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+P\+F\+CR}

L\+T\+DC Layerx Pixel Format Configuration Register Address offset\+: 0x94 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_a69d1bd327c7b02f9a1c9372992939406}\label{structLTDC__Layer__TypeDef_a69d1bd327c7b02f9a1c9372992939406}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}2\mbox{]}}

Reserved ~\newline
 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_ad08bb6a4577311f9dfcc7a3a15f0c7c9}\label{structLTDC__Layer__TypeDef_ad08bb6a4577311f9dfcc7a3a15f0c7c9}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}3\mbox{]}}

Reserved ~\newline
 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_a9c72a83598a0ee20148f01a486f54ac0}\label{structLTDC__Layer__TypeDef_a9c72a83598a0ee20148f01a486f54ac0}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!WHPCR@{WHPCR}}
\index{WHPCR@{WHPCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WHPCR}{WHPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+W\+H\+P\+CR}

L\+T\+DC Layerx Window Horizontal Position Configuration Register Address offset\+: 0x88 \mbox{\Hypertarget{structLTDC__Layer__TypeDef_aa3238d4c30b3ec500b2007bc061020db}\label{structLTDC__Layer__TypeDef_aa3238d4c30b3ec500b2007bc061020db}} 
\index{LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}!WVPCR@{WVPCR}}
\index{WVPCR@{WVPCR}!LTDC\_Layer\_TypeDef@{LTDC\_Layer\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WVPCR}{WVPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def\+::\+W\+V\+P\+CR}

L\+T\+DC Layerx Window Vertical Position Configuration Register Address offset\+: 0x8C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
