// Generated by CIRCT unknown git version
module alu_bit_select(	// file.cleaned.mlir:2:3
  input  [2:0] bsel,	// file.cleaned.mlir:2:32
  output [3:0] bs_out_high,	// file.cleaned.mlir:2:48
               bs_out_low	// file.cleaned.mlir:2:70
);

  wire _GEN;	// file.cleaned.mlir:41:11
  wire _GEN_0;	// file.cleaned.mlir:40:11
  wire _GEN_1;	// file.cleaned.mlir:39:11
  wire _GEN_2;	// file.cleaned.mlir:38:11
  wire _bsel_2;	// file.cleaned.mlir:37:11
  wire _GEN_3;	// file.cleaned.mlir:36:11
  wire _GEN_4;	// file.cleaned.mlir:34:11
  wire _bsel_1;	// file.cleaned.mlir:32:11
  wire _GEN_5;	// file.cleaned.mlir:31:11
  wire _bsel_0;	// file.cleaned.mlir:29:11
  wire _GEN_6;	// file.cleaned.mlir:28:11
  wire _GEN_7 = ~_bsel_0 & ~_bsel_1;	// file.cleaned.mlir:27:11, :29:11, :32:11, :42:11, :43:11
  assign _GEN_6 = _GEN_7 & ~_bsel_2;	// file.cleaned.mlir:27:11, :28:11, :37:11, :44:11
  assign _bsel_0 = bsel[0];	// file.cleaned.mlir:29:11
  wire _GEN_8 = _bsel_0 & ~_bsel_1;	// file.cleaned.mlir:29:11, :30:11, :32:11, :43:11
  assign _GEN_5 = _GEN_8 & ~_bsel_2;	// file.cleaned.mlir:30:11, :31:11, :37:11, :44:11
  assign _bsel_1 = bsel[1];	// file.cleaned.mlir:32:11
  wire _GEN_9 = ~_bsel_0 & _bsel_1;	// file.cleaned.mlir:29:11, :32:11, :33:11, :42:11
  assign _GEN_4 = _GEN_9 & ~_bsel_2;	// file.cleaned.mlir:33:11, :34:11, :37:11, :44:11
  wire _GEN_10 = _bsel_0 & _bsel_1;	// file.cleaned.mlir:29:11, :32:11, :35:11
  assign _GEN_3 = _GEN_10 & ~_bsel_2;	// file.cleaned.mlir:35:11, :36:11, :37:11, :44:11
  assign _bsel_2 = bsel[2];	// file.cleaned.mlir:37:11
  assign _GEN_2 = _GEN_7 & _bsel_2;	// file.cleaned.mlir:27:11, :37:11, :38:11
  assign _GEN_1 = _GEN_8 & _bsel_2;	// file.cleaned.mlir:30:11, :37:11, :39:11
  assign _GEN_0 = _GEN_9 & _bsel_2;	// file.cleaned.mlir:33:11, :37:11, :40:11
  assign _GEN = _GEN_10 & _bsel_2;	// file.cleaned.mlir:35:11, :37:11, :41:11
  assign bs_out_high =
    {_GEN, 3'h0} | ({1'h0, _GEN_0, 2'h0} | ({2'h0, _GEN_1, 1'h0} | {3'h0, _GEN_2}) & 4'hB)
    & 4'h7;	// file.cleaned.mlir:3:14, :4:14, :6:14, :7:15, :8:14, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :38:11, :39:11, :40:11, :41:11, :45:5
  assign bs_out_low =
    {_GEN_3, 3'h0}
    | ({1'h0, _GEN_4, 2'h0} | ({2'h0, _GEN_5, 1'h0} | {3'h0, _GEN_6}) & 4'hB) & 4'h7;	// file.cleaned.mlir:3:14, :4:14, :6:14, :7:15, :8:14, :18:10, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :28:11, :31:11, :34:11, :36:11, :45:5
endmodule

