<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/tlb.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tlb.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="alpha_2tlb_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2001-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          Andrew Schultz</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2tlb_8hh.html">arch/alpha/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2faults_8hh.html">arch/alpha/faults.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2pagetable_8hh.html">arch/alpha/pagetable.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="debugfaults_8hh.html">arch/generic/debugfaults.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="inifile_8hh.html">base/inifile.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="str_8hh.html">base/str.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;debug/TLB.hh&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a> {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">//  Alpha TLB</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keywordtype">bool</span> uncacheBit39 = <span class="keyword">false</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keywordtype">bool</span> uncacheBit40 = <span class="keyword">false</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="alpha_2tlb_8cc.html#aca30065de8a3fc1616476d81d37209ac">   64</a></span>&#160;<span class="preprocessor">#define MODE2MASK(X) (1 &lt;&lt; (X))</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a42c73eca682f035ad90ad1ae1ff69dab">   66</a></span>&#160;TLB::TLB(<span class="keyword">const</span> <a class="code" href="classAlphaISA_1_1TLB.html#ad852d3a740c13c3b30edbcb337d3ffb9">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    : <a class="code" href="classBaseTLB.html">BaseTLB</a>(p), table(p-&gt;size), nlu(0)</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;{</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a18d1c5ee01bd53668566307d2189cb20">   72</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a18d1c5ee01bd53668566307d2189cb20">TLB::~TLB</a>()</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#acef36b18cb44dbc7b1b48b44841b74fd">   77</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#acef36b18cb44dbc7b1b48b44841b74fd">TLB::regStats</a>()</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;{</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">BaseTLB::regStats</a>();</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">fetch_hits</a></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.fetch_hits&quot;</span>)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;ITB hits&quot;</span>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#aefbe06c5e18f80ac94aa8de60521e5ae">fetch_misses</a></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.fetch_misses&quot;</span>)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;ITB misses&quot;</span>);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">fetch_acv</a></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.fetch_acv&quot;</span>)</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;ITB acv&quot;</span>);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#abdeb37c4bf080f5e3e0b3efd4a78acc2">fetch_accesses</a></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.fetch_accesses&quot;</span>)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;ITB accesses&quot;</span>);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#abdeb37c4bf080f5e3e0b3efd4a78acc2">fetch_accesses</a> = <a class="code" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">fetch_hits</a> + <a class="code" href="classAlphaISA_1_1TLB.html#aefbe06c5e18f80ac94aa8de60521e5ae">fetch_misses</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a3e5bac07361a8b5652fbe634d157c602">read_hits</a></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.read_hits&quot;</span>)</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB read hits&quot;</span>)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        ;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a4b46e7d75c97f1e6eb977cc430c950be">read_misses</a></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.read_misses&quot;</span>)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB read misses&quot;</span>)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        ;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.read_acv&quot;</span>)</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB read access violations&quot;</span>)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        ;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a599e8119d45f6be04d92212d0f88a593">read_accesses</a></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.read_accesses&quot;</span>)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB read accesses&quot;</span>)</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        ;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a50fe4c3882106e4fd06d2cfd53494914">write_hits</a></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.write_hits&quot;</span>)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB write hits&quot;</span>)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        ;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a53a7fd6ccfde503b333e054d113392ec">write_misses</a></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.write_misses&quot;</span>)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB write misses&quot;</span>)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        ;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.write_acv&quot;</span>)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB write access violations&quot;</span>)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        ;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#abf02fe820405734ef088357c01f2c0b7">write_accesses</a></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.write_accesses&quot;</span>)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB write accesses&quot;</span>)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        ;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a2fb3d8d46022049e4d794ed852248563">data_hits</a></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.data_hits&quot;</span>)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB hits&quot;</span>)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        ;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a0f27b41f480ff3155981efb364f4a65a">data_misses</a></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.data_misses&quot;</span>)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB misses&quot;</span>)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        ;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#ad86ee698ba21dd63f5b1d023099db2dd">data_acv</a></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.data_acv&quot;</span>)</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB access violations&quot;</span>)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        ;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a1e807a030b27259c89e164ab1de21ef5">data_accesses</a></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.data_accesses&quot;</span>)</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;DTB accesses&quot;</span>)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        ;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a2fb3d8d46022049e4d794ed852248563">data_hits</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a3e5bac07361a8b5652fbe634d157c602">read_hits</a> + <a class="code" href="classAlphaISA_1_1TLB.html#a50fe4c3882106e4fd06d2cfd53494914">write_hits</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a0f27b41f480ff3155981efb364f4a65a">data_misses</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a4b46e7d75c97f1e6eb977cc430c950be">read_misses</a> + <a class="code" href="classAlphaISA_1_1TLB.html#a53a7fd6ccfde503b333e054d113392ec">write_misses</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#ad86ee698ba21dd63f5b1d023099db2dd">data_acv</a> = <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a> + <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a1e807a030b27259c89e164ab1de21ef5">data_accesses</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a599e8119d45f6be04d92212d0f88a593">read_accesses</a> + <a class="code" href="classAlphaISA_1_1TLB.html#abf02fe820405734ef088357c01f2c0b7">write_accesses</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;}</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// look up an entry in the TLB</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">  164</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">TLB::lookup</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn, uint8_t asn)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// assume not found...</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *retval = NULL;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0]) {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">if</span> (vpn == <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0]-&gt;tag &amp;&amp;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0]-&gt;asma || <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0]-&gt;asn == asn))</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            retval = <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[0];</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1]) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            <span class="keywordflow">if</span> (vpn == <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1]-&gt;tag &amp;&amp;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1]-&gt;asma || <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1]-&gt;asn == asn))</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                retval = <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[1];</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2] &amp;&amp; vpn == <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2]-&gt;tag &amp;&amp;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                     (<a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2]-&gt;asma || <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2]-&gt;asn == asn))</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                retval = <a class="code" href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">EntryCache</a>[2];</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">if</span> (retval == NULL) {</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        PageTable::const_iterator <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.find(vpn);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">if</span> (i != <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end()) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            <span class="keywordflow">while</span> (i-&gt;first == vpn) {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a> = i-&gt;second;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a>];</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                assert(entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                <span class="keywordflow">if</span> (vpn == entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">tag</a> &amp;&amp; (entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> || entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> == asn)) {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                    retval = <a class="code" href="classAlphaISA_1_1TLB.html#adaa20cb5617a0a032d5b1e0061995626">updateCache</a>(entry);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;lookup %#x, asn %#x -&gt; %s ppn %#x\n&quot;</span>, vpn, (<span class="keywordtype">int</span>)asn,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            retval ? <span class="stringliteral">&quot;hit&quot;</span> : <span class="stringliteral">&quot;miss&quot;</span>, retval ? retval-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a> : 0);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">return</span> retval;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a228038442165d3869aabd802a968264d">  206</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a228038442165d3869aabd802a968264d">TLB::checkCacheability</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <span class="keywordtype">bool</span> itb)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// in Alpha, cacheability is controlled by upper-level bits of the</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">// physical address</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">     * We support having the uncacheable bit in either bit 39 or bit</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">     * 40.  The Turbolaser platform (and EV5) support having the bit</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">     * in 39, but Tsunami (which Linux assumes uses an EV6) generates</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">     * accesses with the bit in 40.  So we must check for both, but we</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">     * have debug flags to catch a weird case where both are used,</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">     * which shouldn&#39;t happen.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">if</span> (req-&gt;getPaddr() &amp; <a class="code" href="namespaceAlphaISA.html#a21a17282d43cac83233abf653d5b0e5d">PAddrUncachedBit43</a>) {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="comment">// IPR memory space not implemented</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">PAddrIprSpace</a>(req-&gt;getPaddr())) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;UnimpFault&gt;(</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                <span class="stringliteral">&quot;IPR memory space not implemented!&quot;</span>);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            <span class="comment">// mark request as uncacheable</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a> | <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            <span class="comment">// Clear bits 42:35 of the physical address (10-2 in</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            <span class="comment">// Tsunami manual)</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            req-&gt;setPaddr(req-&gt;getPaddr() &amp; <a class="code" href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">PAddrUncachedMask</a>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        }</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="comment">// We shouldn&#39;t be able to read from an uncachable address in Alpha as</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="comment">// we don&#39;t have a ROM and we don&#39;t want to try to fetch from a device</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="comment">// register as we destroy any data that is clear-on-read.</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="keywordflow">if</span> (req-&gt;isUncacheable() &amp;&amp; itb)</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;UnimpFault&gt;(</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                <span class="stringliteral">&quot;CPU trying to fetch from uncached I/O&quot;</span>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;}</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// insert a new TLB entry</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#aafec064c8fa79c2baee23e51235ef567">  248</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#aafec064c8fa79c2baee23e51235ef567">TLB::insert</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry)</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;{</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].valid) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> oldvpn = <a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].tag;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        PageTable::iterator <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.find(oldvpn);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="keywordflow">if</span> (i == <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end())</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TLB entry not found in lookupTable&quot;</span>);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="keywordflow">while</span> ((index = i-&gt;second) != <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>) {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[index].tag != oldvpn)</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TLB entry not found in lookupTable&quot;</span>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;remove @%d: %#x -&gt; %#x\n&quot;</span>, <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>, oldvpn, <a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].ppn);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.erase(i);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;insert @%d: %#x -&gt; %#x\n&quot;</span>, <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>, vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">vpn</a>(), entry.<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a>);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>] = entry;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    table[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].<a class="code" href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">tag</a> = vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">vpn</a>();</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    table[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>].valid = <span class="keyword">true</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.insert(make_pair(vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">vpn</a>(), <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>));</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#adaeb55dc918a48bb9a631b5d4691cedb">nextnlu</a>();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a9504404d33524ed626bd37b2c31bceac">  283</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a9504404d33524ed626bd37b2c31bceac">TLB::flushAll</a>()</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;{</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;flushAll\n&quot;</span>);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="namespaceMipsISA.html#aacbff663d73bb8810454f2e094f3d1f2">std::fill</a>(<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>.begin(), <a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>.end(), <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a>());</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.clear();</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a> = 0;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;}</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#ab6ec2f80b9c2b3b90d615a162195c7d4">  293</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#ab6ec2f80b9c2b3b90d615a162195c7d4">TLB::flushProcesses</a>()</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;{</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    PageTable::iterator <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.begin();</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    PageTable::iterator end = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end();</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">while</span> (i != end) {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a> = i-&gt;second;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a>];</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        assert(entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a>);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <span class="comment">// we can&#39;t increment i after we erase it, so save a copy and</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="comment">// increment it to get the next entry now</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        PageTable::iterator cur = <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="keywordflow">if</span> (!entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a>) {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;flush @%d: %#x -&gt; %#x\n&quot;</span>, index,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                    entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">tag</a>, entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;            <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.erase(cur);</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        }</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    }</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;}</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#ab757a8202a4ab28bd698551edd7e1d4f">  318</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#ab757a8202a4ab28bd698551edd7e1d4f">TLB::flushAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint8_t asn)</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;{</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">flushCache</a>();</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    PageTable::iterator <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.find(vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">vpn</a>());</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">if</span> (i == <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end())</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">while</span> (i != <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.end() &amp;&amp; i-&gt;first == vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">vpn</a>()) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a> = i-&gt;second;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">index</a>];</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        assert(entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="keywordflow">if</span> (vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">vpn</a>() == entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">tag</a> &amp;&amp; (entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">asma</a> || entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">asn</a> == asn)) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;flushaddr @%d: %#x -&gt; %#x\n&quot;</span>, index, vaddr.<a class="code" href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">vpn</a>(),</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                    entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">ppn</a>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            <span class="comment">// invalidate this entry</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            entry-&gt;<a class="code" href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">valid</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.erase(i++);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;            ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        }</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    }</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;}</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#aadc57f51795dc214bd80755ed91182f2">  348</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#aadc57f51795dc214bd80755ed91182f2">TLB::serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> size(<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>.size());</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(size);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].<a class="code" href="classSerializable.html#a5360c9a9ee288009ba4abfc0ee0179b4">serializeSection</a>(cp, <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;Entry%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;}</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a8cf89af7149cd95383b72e13a8fdbde3">  359</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a8cf89af7149cd95383b72e13a8fdbde3">TLB::unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordtype">unsigned</span> size(0);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(size);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>.resize(size);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].unserializeSection(cp, <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;Entry%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].valid) {</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            <a class="code" href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">lookupTable</a>.insert(make_pair(<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].tag, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        }</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a4873d6bf8071aa3eec238af9ddcfbe91">  375</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a4873d6bf8071aa3eec238af9ddcfbe91">TLB::translateInst</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;{</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="comment">//If this is a pal pc, then set PHYSICAL</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a> &amp;&amp; <a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(req-&gt;getPC()))</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a3c1e8fac38bf3fb55da8097bc0d1f25c">Request::PHYSICAL</a>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(req-&gt;getPC())) {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <span class="comment">// strip off PAL PC marker (lsb is 1)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        req-&gt;setPaddr((req-&gt;getVaddr() &amp; ~3) &amp; <a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <a class="code" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">fetch_hits</a>++;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">if</span> (req-&gt;getFlags() &amp; <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a3c1e8fac38bf3fb55da8097bc0d1f25c">Request::PHYSICAL</a>) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        req-&gt;setPaddr(req-&gt;getVaddr());</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="comment">// verify that this is a good virtual address</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classAlphaISA_1_1TLB.html#a82e680a8e63cf4b6b62a85489355c846">validVirtualAddress</a>(req-&gt;getVaddr())) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            <a class="code" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">fetch_acv</a>++;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;ItbAcvFault&gt;(req-&gt;getVaddr());</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="comment">// VA&lt;42:41&gt; == 2, VA&lt;39:13&gt; maps directly to PA&lt;39:13&gt; for EV5</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="comment">// VA&lt;47:41&gt; == 0x7e, VA&lt;40:13&gt; maps directly to PA&lt;40:13&gt; for EV6</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a>(req-&gt;getVaddr()) == 0x7e) {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            <span class="comment">// only valid in kernel mode</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>)) !=</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                <a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3">mode_kernel</a>) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                <a class="code" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">fetch_acv</a>++;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;ItbAcvFault&gt;(req-&gt;getVaddr());</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;            }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            req-&gt;setPaddr(req-&gt;getVaddr() &amp; <a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            <span class="comment">// sign extend the physical address properly</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            <span class="keywordflow">if</span> (req-&gt;getPaddr() &amp; <a class="code" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">PAddrUncachedBit40</a>)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                req-&gt;setPaddr(req-&gt;getPaddr() | <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xf0000000000));</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                req-&gt;setPaddr(req-&gt;getPaddr() &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffffff));</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;            <span class="comment">// not a physical address: need to look up pte</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;            <span class="keywordtype">int</span> asn = <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>));</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">lookup</a>(<a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(req-&gt;getVaddr()).vpn(),</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                              asn);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;            <span class="keywordflow">if</span> (!entry) {</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                <a class="code" href="classAlphaISA_1_1TLB.html#aefbe06c5e18f80ac94aa8de60521e5ae">fetch_misses</a>++;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;ItbPageFault&gt;(req-&gt;getVaddr());</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;            }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;            req-&gt;setPaddr((entry-&gt;ppn &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a>) +</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                          (<a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(req-&gt;getVaddr()).<a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>()</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                           &amp; ~3));</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;            <span class="comment">// check permissions for this access</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;            <span class="keywordflow">if</span> (!(entry-&gt;xre &amp;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                  (1 &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">ICM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">IPR_ICM</a>))))) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                <span class="comment">// instruction access fault</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                <a class="code" href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">fetch_acv</a>++;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;ItbAcvFault&gt;(req-&gt;getVaddr());</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;            }</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;            <a class="code" href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">fetch_hits</a>++;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    }</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="comment">// check that the physical address is ok (catch bad physical addresses)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">if</span> (req-&gt;getPaddr() &amp; ~<a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>) {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;MachineCheckFault&gt;();</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    }</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#a228038442165d3869aabd802a968264d">checkCacheability</a>(req, <span class="keyword">true</span>);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;}</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a4a982d6e281d34abf1538ee33a0123c3">  452</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a4a982d6e281d34abf1538ee33a0123c3">TLB::translateData</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">bool</span> write)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">mode_type</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> =</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        (<a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">mode_type</a>)<a class="code" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>));</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordflow">if</span> (req-&gt;getVaddr() &amp; (req-&gt;getSize() - 1)) {</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classAlphaISA_1_1TLB.html">TLB</a>, <span class="stringliteral">&quot;Alignment Fault on %#x, size = %d\n&quot;</span>, req-&gt;getVaddr(),</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                req-&gt;getSize());</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        uint64_t flags = write ? <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> : 0;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;DtbAlignmentFault&gt;(req-&gt;getVaddr(),</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                                                   req-&gt;getFlags(),</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                                   flags);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    }</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">PcPAL</a>(req-&gt;getPC())) {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        mode = (req-&gt;getFlags() &amp; <a class="code" href="structAlphaISA_1_1AlphaRequestFlags.html#a69e96e716e61e0052f47489c0e8f1dff">AlphaRequestFlags::ALTMODE</a>) ?</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;            (<a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">mode_type</a>)<a class="code" href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">ALT_MODE_AM</a>(</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">IPR_ALT_MODE</a>))</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;            : <a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3">mode_kernel</a>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    }</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">if</span> (req-&gt;getFlags() &amp; <a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a3c1e8fac38bf3fb55da8097bc0d1f25c">Request::PHYSICAL</a>) {</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        req-&gt;setPaddr(req-&gt;getVaddr());</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="comment">// verify that this is a good virtual address</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classAlphaISA_1_1TLB.html#a82e680a8e63cf4b6b62a85489355c846">validVirtualAddress</a>(req-&gt;getVaddr())) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;            <span class="keywordflow">if</span> (write) { <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>++; } <span class="keywordflow">else</span> { <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a>++; }</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;            uint64_t flags = (write ? <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> : 0) |</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                <a class="code" href="namespaceAlphaISA.html#afb31624300bd8d07da7ccc44e30634f0">MM_STAT_BAD_VA_MASK</a> |</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                <a class="code" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;            <span class="keywordflow">return</span> std::make_shared&lt;DtbPageFault&gt;(req-&gt;getVaddr(),</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                                  req-&gt;getFlags(),</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                                  flags);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        }</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <span class="comment">// Check for &quot;superpage&quot; mapping</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">VAddrSpaceEV6</a>(req-&gt;getVaddr()) == 0x7e) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;            <span class="comment">// only valid in kernel mode</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">DTB_CM_CM</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">IPR_DTB_CM</a>)) !=</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                <a class="code" href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3">mode_kernel</a>) {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                <span class="keywordflow">if</span> (write) { <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>++; } <span class="keywordflow">else</span> { <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a>++; }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                uint64_t flags = ((write ? <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> : 0) |</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                                  <a class="code" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a>);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;DtbAcvFault&gt;(req-&gt;getVaddr(),</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                                                     req-&gt;getFlags(),</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                                     flags);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;            }</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;            req-&gt;setPaddr(req-&gt;getVaddr() &amp; <a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;            <span class="comment">// sign extend the physical address properly</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;            <span class="keywordflow">if</span> (req-&gt;getPaddr() &amp; <a class="code" href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">PAddrUncachedBit40</a>)</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                req-&gt;setPaddr(req-&gt;getPaddr() | <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xf0000000000));</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                req-&gt;setPaddr(req-&gt;getPaddr() &amp; <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffffffff));</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            <span class="keywordflow">if</span> (write)</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                <a class="code" href="classAlphaISA_1_1TLB.html#abf02fe820405734ef088357c01f2c0b7">write_accesses</a>++;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                <a class="code" href="classAlphaISA_1_1TLB.html#a599e8119d45f6be04d92212d0f88a593">read_accesses</a>++;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            <span class="keywordtype">int</span> asn = <a class="code" href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">DTB_ASN_ASN</a>(tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">IPR_DTB_ASN</a>));</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;            <span class="comment">// not a physical address: need to look up pte</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">lookup</a>(<a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(req-&gt;getVaddr()).vpn(), asn);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;            <span class="keywordflow">if</span> (!entry) {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                <span class="comment">// page fault</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                <span class="keywordflow">if</span> (write) { <a class="code" href="classAlphaISA_1_1TLB.html#a53a7fd6ccfde503b333e054d113392ec">write_misses</a>++; } <span class="keywordflow">else</span> { <a class="code" href="classAlphaISA_1_1TLB.html#a4b46e7d75c97f1e6eb977cc430c950be">read_misses</a>++; }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                uint64_t flags = (write ? <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> : 0) |</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                    <a class="code" href="namespaceAlphaISA.html#abaadac30f6873421d28cfa2aa40d6c21">MM_STAT_DTB_MISS_MASK</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                <span class="keywordflow">return</span> (req-&gt;getFlags() &amp; <a class="code" href="structAlphaISA_1_1AlphaRequestFlags.html#a62b0337a0f74cf6de1915c87aa5e1ddd">AlphaRequestFlags::VPTE</a>) ?</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                    (<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>)(std::make_shared&lt;PDtbMissFault&gt;(req-&gt;getVaddr(),</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                                                            req-&gt;getFlags(),</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                                                            flags)) :</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                    (<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>)(std::make_shared&lt;NDtbMissFault&gt;(req-&gt;getVaddr(),</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                                                            req-&gt;getFlags(),</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                                                            flags));</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;            }</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;            req-&gt;setPaddr((entry-&gt;ppn &lt;&lt; <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">PageShift</a>) +</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                          <a class="code" href="structAlphaISA_1_1VAddr.html">VAddr</a>(req-&gt;getVaddr()).<a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a>());</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;            <span class="keywordflow">if</span> (write) {</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                <span class="keywordflow">if</span> (!(entry-&gt;xwe &amp; <a class="code" href="alpha_2tlb_8cc.html#aca30065de8a3fc1616476d81d37209ac">MODE2MASK</a>(mode))) {</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                    <span class="comment">// declare the instruction access fault</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                    <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>++;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                    uint64_t flags = <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> |</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                        <a class="code" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a> |</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                        (entry-&gt;fonw ? <a class="code" href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">MM_STAT_FONW_MASK</a> : 0);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;DtbPageFault&gt;(req-&gt;getVaddr(),</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                                                          req-&gt;getFlags(),</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                                                          flags);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                }</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                <span class="keywordflow">if</span> (entry-&gt;fonw) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                    <a class="code" href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">write_acv</a>++;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                    uint64_t flags = <a class="code" href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">MM_STAT_WR_MASK</a> | <a class="code" href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">MM_STAT_FONW_MASK</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;DtbPageFault&gt;(req-&gt;getVaddr(),</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                                                          req-&gt;getFlags(),</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                                                          flags);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                }</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                <span class="keywordflow">if</span> (!(entry-&gt;xre &amp; <a class="code" href="alpha_2tlb_8cc.html#aca30065de8a3fc1616476d81d37209ac">MODE2MASK</a>(mode))) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                    <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a>++;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                    uint64_t flags = <a class="code" href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">MM_STAT_ACV_MASK</a> |</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                        (entry-&gt;fonr ? <a class="code" href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">MM_STAT_FONR_MASK</a> : 0);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;DtbAcvFault&gt;(req-&gt;getVaddr(),</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                                         req-&gt;getFlags(),</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                                                         flags);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                <span class="keywordflow">if</span> (entry-&gt;fonr) {</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                    <a class="code" href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">read_acv</a>++;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                    uint64_t flags = <a class="code" href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">MM_STAT_FONR_MASK</a>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;DtbPageFault&gt;(req-&gt;getVaddr(),</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                                          req-&gt;getFlags(),</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                                                          flags);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                }</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;            }</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        }</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <span class="keywordflow">if</span> (write)</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;            <a class="code" href="classAlphaISA_1_1TLB.html#a50fe4c3882106e4fd06d2cfd53494914">write_hits</a>++;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;            <a class="code" href="classAlphaISA_1_1TLB.html#a3e5bac07361a8b5652fbe634d157c602">read_hits</a>++;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="comment">// check that the physical address is ok (catch bad physical addresses)</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">if</span> (req-&gt;getPaddr() &amp; ~<a class="code" href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">PAddrImplMask</a>) {</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;MachineCheckFault&gt;();</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    }</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#a228038442165d3869aabd802a968264d">checkCacheability</a>(req);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;}</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> &amp;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">  591</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">TLB::index</a>(<span class="keywordtype">bool</span> advance)</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;{</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <a class="code" href="structAlphaISA_1_1TlbEntry.html">TlbEntry</a> *entry = &amp;<a class="code" href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">table</a>[<a class="code" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">nlu</a>];</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">if</span> (advance)</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        <a class="code" href="classAlphaISA_1_1TLB.html#adaeb55dc918a48bb9a631b5d4691cedb">nextnlu</a>();</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">return</span> *entry;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#ac8f788e2eca21956d2f4ddb45692f3cf">  602</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#ac8f788e2eca21956d2f4ddb45692f3cf">TLB::translateAtomic</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;{</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">if</span> (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">Execute</a>)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#a4873d6bf8071aa3eec238af9ddcfbe91">translateInst</a>(req, tc);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classAlphaISA_1_1TLB.html#a4a982d6e281d34abf1538ee33a0123c3">translateData</a>(req, tc, mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">Write</a>);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;}</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a9dcd5af7ac8279f675b208578405b94b">  611</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a9dcd5af7ac8279f675b208578405b94b">TLB::translateTiming</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        <a class="code" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    assert(translation);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    translation-&gt;<a class="code" href="classBaseTLB_1_1Translation.html#a3833ff3494a0d96012d575f12703e2c8">finish</a>(<a class="code" href="classAlphaISA_1_1TLB.html#ac8f788e2eca21956d2f4ddb45692f3cf">translateAtomic</a>(req, tc, mode), req, tc, mode);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;}</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1TLB.html#a20bff285a4277b29fc6957fb5141b00c">  619</a></span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html#a20bff285a4277b29fc6957fb5141b00c">TLB::finalizePhysical</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                      <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;}</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;} <span class="comment">// namespace AlphaISA</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<a class="code" href="classAlphaISA_1_1TLB.html">AlphaISA::TLB</a> *</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;AlphaTLBParams::create()</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;{</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classAlphaISA_1_1TLB.html">AlphaISA::TLB</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;}</div><div class="ttc" id="namespaceAlphaISA_html_ab2120199668c580d105618dbae21cf6b"><div class="ttname"><a href="namespaceAlphaISA.html#ab2120199668c580d105618dbae21cf6b">AlphaISA::MM_STAT_WR_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_WR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00104">ev5.hh:104</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="str_8hh_html"><div class="ttname"><a href="str_8hh.html">str.hh</a></div></div>
<div class="ttc" id="alpha_2tlb_8cc_html_aca30065de8a3fc1616476d81d37209ac"><div class="ttname"><a href="alpha_2tlb_8cc.html#aca30065de8a3fc1616476d81d37209ac">MODE2MASK</a></div><div class="ttdeci">#define MODE2MASK(X)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00064">tlb.cc:64</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a890ffda2717ffc0e2cd0e9f80b90fad2"><div class="ttname"><a href="namespaceAlphaISA.html#a890ffda2717ffc0e2cd0e9f80b90fad2">AlphaISA::PcPAL</a></div><div class="ttdeci">bool PcPAL(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2utility_8hh_source.html#l00069">utility.hh:69</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_a590b2e7175b6dcb58763c26c83d0bdd8"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#a590b2e7175b6dcb58763c26c83d0bdd8">AlphaISA::TlbEntry::tag</a></div><div class="ttdeci">Addr tag</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00095">pagetable.hh:95</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a4a982d6e281d34abf1538ee33a0123c3"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a4a982d6e281d34abf1538ee33a0123c3">AlphaISA::TLB::translateData</a></div><div class="ttdeci">Fault translateData(const RequestPtr &amp;req, ThreadContext *tc, bool write)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00452">tlb.cc:452</a></div></div>
<div class="ttc" id="debugfaults_8hh_html"><div class="ttname"><a href="debugfaults_8hh.html">debugfaults.hh</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a></div><div class="ttdoc">The request is to an uncacheable address. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00114">request.hh:114</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_ab98c28b01409c77980f190efb555899e"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#ab98c28b01409c77980f190efb555899e">AlphaISA::TLB::fetch_hits</a></div><div class="ttdeci">Stats::Scalar fetch_hits</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00056">tlb.hh:56</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a36b44188d4a889f9397dca5549e44a54"><div class="ttname"><a href="namespaceAlphaISA.html#a36b44188d4a889f9397dca5549e44a54">AlphaISA::DTB_ASN_ASN</a></div><div class="ttdeci">int DTB_ASN_ASN(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00070">ev5.hh:70</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_ad86ee698ba21dd63f5b1d023099db2dd"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#ad86ee698ba21dd63f5b1d023099db2dd">AlphaISA::TLB::data_acv</a></div><div class="ttdeci">Stats::Formula data_acv</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00070">tlb.hh:70</a></div></div>
<div class="ttc" id="classSerializable_html_a5360c9a9ee288009ba4abfc0ee0179b4"><div class="ttname"><a href="classSerializable.html#a5360c9a9ee288009ba4abfc0ee0179b4">Serializable::serializeSection</a></div><div class="ttdeci">void serializeSection(CheckpointOut &amp;cp, const char *name) const</div><div class="ttdoc">Serialize an object into a new section. </div><div class="ttdef"><b>Definition:</b> <a href="serialize_8cc_source.html#l00176">serialize.cc:176</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_abdeb37c4bf080f5e3e0b3efd4a78acc2"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#abdeb37c4bf080f5e3e0b3efd4a78acc2">AlphaISA::TLB::fetch_accesses</a></div><div class="ttdeci">Stats::Formula fetch_accesses</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_ad852d3a740c13c3b30edbcb337d3ffb9"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#ad852d3a740c13c3b30edbcb337d3ffb9">AlphaISA::TLB::Params</a></div><div class="ttdeci">AlphaTLBParams Params</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00084">tlb.hh:84</a></div></div>
<div class="ttc" id="structAlphaISA_1_1AlphaRequestFlags_html_a69e96e716e61e0052f47489c0e8f1dff"><div class="ttname"><a href="structAlphaISA_1_1AlphaRequestFlags.html#a69e96e716e61e0052f47489c0e8f1dff">AlphaISA::AlphaRequestFlags::ALTMODE</a></div><div class="ttdeci">static const ArchFlagsType ALTMODE</div><div class="ttdoc">Use the alternate mode bits in ALPHA. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00065">types.hh:65</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a8cf89af7149cd95383b72e13a8fdbde3"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a8cf89af7149cd95383b72e13a8fdbde3">AlphaISA::TLB::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00359">tlb.cc:359</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a0e63917c76a6af4ae3dd9406cbd932cd"><div class="ttname"><a href="namespaceAlphaISA.html#a0e63917c76a6af4ae3dd9406cbd932cd">AlphaISA::PAddrImplMask</a></div><div class="ttdeci">const Addr PAddrImplMask</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00054">ev5.hh:54</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_aaed8d174253dfde11677488f469dccfc"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">AlphaISA::TLB::nlu</a></div><div class="ttdeci">int nlu</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00078">tlb.hh:78</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a28d7f028b7f093f8dd6eff780b280172"><div class="ttname"><a href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">AlphaISA::PageShift</a></div><div class="ttdeci">const Addr PageShift</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00046">isa_traits.hh:46</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a228038442165d3869aabd802a968264d"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a228038442165d3869aabd802a968264d">AlphaISA::TLB::checkCacheability</a></div><div class="ttdeci">static Fault checkCacheability(const RequestPtr &amp;req, bool itb=false)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00206">tlb.cc:206</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a83931c8e82a7e2e6dc8bcfec779fcdea"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a83931c8e82a7e2e6dc8bcfec779fcdea">AlphaISA::TLB::write_acv</a></div><div class="ttdeci">Stats::Scalar write_acv</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00066">tlb.hh:66</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa73b96876a3763092c1fa0468ff11865"><div class="ttname"><a href="namespaceAlphaISA.html#aa73b96876a3763092c1fa0468ff11865">AlphaISA::PAddrUncachedBit40</a></div><div class="ttdeci">const Addr PAddrUncachedBit40</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00056">ev5.hh:56</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_aecdc3845e190c37e2a87d30d8b600816"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#aecdc3845e190c37e2a87d30d8b600816">AlphaISA::TLB::read_acv</a></div><div class="ttdeci">Stats::Scalar read_acv</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00062">tlb.hh:62</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_abefddc920d8c7d2127e3ee8fc97c1608"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#abefddc920d8c7d2127e3ee8fc97c1608">AlphaISA::TlbEntry::ppn</a></div><div class="ttdeci">Addr ppn</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00096">pagetable.hh:96</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a0f27b41f480ff3155981efb364f4a65a"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a0f27b41f480ff3155981efb364f4a65a">AlphaISA::TLB::data_misses</a></div><div class="ttdeci">Stats::Formula data_misses</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00069">tlb.hh:69</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27ad2411748b1690329af0a0a935912d903">Request::STRICT_ORDER</a></div><div class="ttdoc">The request is required to be strictly ordered by CPU models and is non-speculative. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00124">request.hh:124</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_ae51571a9ce454b2b4cb6d1e2d91e03ce"><div class="ttname"><a href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a></div><div class="ttdeci">virtual void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00066">group.cc:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a19e4a68ca5c93c6136351d804b432b09"><div class="ttname"><a href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">ArmISA::offset</a></div><div class="ttdeci">Bitfield&lt; 23, 0 &gt; offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00154">types.hh:154</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_afb31624300bd8d07da7ccc44e30634f0"><div class="ttname"><a href="namespaceAlphaISA.html#afb31624300bd8d07da7ccc44e30634f0">AlphaISA::MM_STAT_BAD_VA_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_BAD_VA_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00099">ev5.hh:99</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aea45c43f418ab3870323f1826f2a5038"><div class="ttname"><a href="namespaceAlphaISA.html#aea45c43f418ab3870323f1826f2a5038">AlphaISA::ALT_MODE_AM</a></div><div class="ttdeci">uint64_t ALT_MODE_AM(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00095">ev5.hh:95</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_ab6ec2f80b9c2b3b90d615a162195c7d4"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#ab6ec2f80b9c2b3b90d615a162195c7d4">AlphaISA::TLB::flushProcesses</a></div><div class="ttdeci">void flushProcesses()</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00293">tlb.cc:293</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_abaadac30f6873421d28cfa2aa40d6c21"><div class="ttname"><a href="namespaceAlphaISA.html#abaadac30f6873421d28cfa2aa40d6c21">AlphaISA::MM_STAT_DTB_MISS_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_DTB_MISS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00100">ev5.hh:100</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a85201164b9da471550f01069be9d1e7d"><div class="ttname"><a href="namespaceAlphaISA.html#a85201164b9da471550f01069be9d1e7d">AlphaISA::PAddrIprSpace</a></div><div class="ttdeci">bool PAddrIprSpace(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00052">ev5.hh:52</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_adbf19895c20dee088336375e26e3da31"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#adbf19895c20dee088336375e26e3da31">AlphaISA::TLB::table</a></div><div class="ttdeci">std::vector&lt; TlbEntry &gt; table</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00077">tlb.hh:77</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a52c1b0a8be1a8a577de4da8eb9854fd5"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a52c1b0a8be1a8a577de4da8eb9854fd5">AlphaISA::TLB::index</a></div><div class="ttdeci">TlbEntry &amp; index(bool advance=true)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00591">tlb.cc:591</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a9dcd5af7ac8279f675b208578405b94b"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a9dcd5af7ac8279f675b208578405b94b">AlphaISA::TLB::translateTiming</a></div><div class="ttdeci">void translateTiming(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode) override</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00611">tlb.cc:611</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a9959ff43372ace452f37b2e12552484d"><div class="ttname"><a href="namespaceAlphaISA.html#a9959ff43372ace452f37b2e12552484d">AlphaISA::VAddrSpaceEV6</a></div><div class="ttdeci">Addr VAddrSpaceEV6(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00050">ev5.hh:50</a></div></div>
<div class="ttc" id="arch_2alpha_2faults_8hh_html"><div class="ttname"><a href="arch_2alpha_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a53a7fd6ccfde503b333e054d113392ec"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a53a7fd6ccfde503b333e054d113392ec">AlphaISA::TLB::write_misses</a></div><div class="ttdeci">Stats::Scalar write_misses</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00065">tlb.hh:65</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_aefbe06c5e18f80ac94aa8de60521e5ae"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#aefbe06c5e18f80ac94aa8de60521e5ae">AlphaISA::TLB::fetch_misses</a></div><div class="ttdeci">Stats::Scalar fetch_misses</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00057">tlb.hh:57</a></div></div>
<div class="ttc" id="classBaseTLB_html"><div class="ttname"><a href="classBaseTLB.html">BaseTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00052">tlb.hh:52</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_ab520e21ecb4a93b9735fb00fb98c04d1"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#ab520e21ecb4a93b9735fb00fb98c04d1">AlphaISA::TlbEntry::valid</a></div><div class="ttdeci">bool valid</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00103">pagetable.hh:103</a></div></div>
<div class="ttc" id="serialize_8hh_html_a13d18ccba3d8bcbcd5aab2e37c380bff"><div class="ttname"><a href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a></div><div class="ttdeci">#define UNSERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00645">serialize.hh:645</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad60009a95542d624d42cf5134774bda8"><div class="ttname"><a href="namespaceAlphaISA.html#ad60009a95542d624d42cf5134774bda8">AlphaISA::DTB_CM_CM</a></div><div class="ttdeci">uint64_t DTB_CM_CM(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00096">ev5.hh:96</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html">AlphaISA::TlbEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00093">pagetable.hh:93</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a7a5932f946946e9d3be1ac3287f3ae4c"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a7a5932f946946e9d3be1ac3287f3ae4c">AlphaISA::TLB::flushCache</a></div><div class="ttdeci">void flushCache()</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00126">tlb.hh:126</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a3e5bac07361a8b5652fbe634d157c602"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a3e5bac07361a8b5652fbe634d157c602">AlphaISA::TLB::read_hits</a></div><div class="ttdeci">Stats::Scalar read_hits</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00060">tlb.hh:60</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_aaf5b7125d04cb02b2c3bc851042c2813"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#aaf5b7125d04cb02b2c3bc851042c2813">AlphaISA::TLB::fetch_acv</a></div><div class="ttdeci">Stats::Scalar fetch_acv</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00058">tlb.hh:58</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a9504404d33524ed626bd37b2c31bceac"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a9504404d33524ed626bd37b2c31bceac">AlphaISA::TLB::flushAll</a></div><div class="ttdeci">void flushAll() override</div><div class="ttdoc">Remove all entries from the TLB. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00283">tlb.cc:283</a></div></div>
<div class="ttc" id="alpha_2tlb_8hh_html"><div class="ttname"><a href="alpha_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_aadc57f51795dc214bd80755ed91182f2"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#aadc57f51795dc214bd80755ed91182f2">AlphaISA::TLB::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00348">tlb.cc:348</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a50fe4c3882106e4fd06d2cfd53494914"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a50fe4c3882106e4fd06d2cfd53494914">AlphaISA::TLB::write_hits</a></div><div class="ttdeci">Stats::Scalar write_hits</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00064">tlb.hh:64</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html_a3833ff3494a0d96012d575f12703e2c8"><div class="ttname"><a href="classBaseTLB_1_1Translation.html#a3833ff3494a0d96012d575f12703e2c8">BaseTLB::Translation::finish</a></div><div class="ttdeci">virtual void finish(const Fault &amp;fault, const RequestPtr &amp;req, ThreadContext *tc, Mode mode)=0</div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_adaeb55dc918a48bb9a631b5d4691cedb"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#adaeb55dc918a48bb9a631b5d4691cedb">AlphaISA::TLB::nextnlu</a></div><div class="ttdeci">void nextnlu()</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00080">tlb.hh:80</a></div></div>
<div class="ttc" id="structAlphaISA_1_1AlphaRequestFlags_html_a62b0337a0f74cf6de1915c87aa5e1ddd"><div class="ttname"><a href="structAlphaISA_1_1AlphaRequestFlags.html#a62b0337a0f74cf6de1915c87aa5e1ddd">AlphaISA::AlphaRequestFlags::VPTE</a></div><div class="ttdeci">static const ArchFlagsType VPTE</div><div class="ttdoc">The request is an ALPHA VPTE pal access (hw_ld). </div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="inifile_8hh_html"><div class="ttname"><a href="inifile_8hh.html">inifile.hh</a></div><div class="ttdoc">Declaration of IniFile object. </div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a20bff285a4277b29fc6957fb5141b00c"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a20bff285a4277b29fc6957fb5141b00c">AlphaISA::TLB::finalizePhysical</a></div><div class="ttdeci">Fault finalizePhysical(const RequestPtr &amp;req, ThreadContext *tc, Mode mode) const override</div><div class="ttdoc">Do post-translation physical address finalization. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00619">tlb.cc:619</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_adaa20cb5617a0a032d5b1e0061995626"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#adaa20cb5617a0a032d5b1e0061995626">AlphaISA::TLB::updateCache</a></div><div class="ttdeci">TlbEntry * updateCache(TlbEntry *entry)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00132">tlb.hh:132</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a2fb3d8d46022049e4d794ed852248563"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a2fb3d8d46022049e4d794ed852248563">AlphaISA::TLB::data_hits</a></div><div class="ttdeci">Stats::Formula data_hits</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00068">tlb.hh:68</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a599e8119d45f6be04d92212d0f88a593"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a599e8119d45f6be04d92212d0f88a593">AlphaISA::TLB::read_accesses</a></div><div class="ttdeci">Stats::Scalar read_accesses</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00063">tlb.hh:63</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_ab757a8202a4ab28bd698551edd7e1d4f"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#ab757a8202a4ab28bd698551edd7e1d4f">AlphaISA::TLB::flushAddr</a></div><div class="ttdeci">void flushAddr(Addr addr, uint8_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00318">tlb.cc:318</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aacbff663d73bb8810454f2e094f3d1f2"><div class="ttname"><a href="namespaceMipsISA.html#aacbff663d73bb8810454f2e094f3d1f2">MipsISA::fill</a></div><div class="ttdeci">fill</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00056">pra_constants.hh:56</a></div></div>
<div class="ttc" id="serialize_8hh_html_a49163149ec656ffecff0e46aee418e29"><div class="ttname"><a href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a></div><div class="ttdeci">#define SERIALIZE_SCALAR(scalar)</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00643">serialize.hh:643</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_abf02fe820405734ef088357c01f2c0b7"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#abf02fe820405734ef088357c01f2c0b7">AlphaISA::TLB::write_accesses</a></div><div class="ttdeci">Stats::Scalar write_accesses</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00067">tlb.hh:67</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585e"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">BaseTLB::Mode</a></div><div class="ttdeci">Mode</div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a8f6effeadf113613c8e96c732bef7228"><div class="ttname"><a href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">Stats::DataWrap::name</a></div><div class="ttdeci">Derived &amp; name(const std::string &amp;name)</div><div class="ttdoc">Set the name and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00279">statistics.hh:279</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa3f0f9286af321d1fd6dce767672f1ff7">AlphaISA::IPR_ICM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00162">ipr.hh:162</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a18d1c5ee01bd53668566307d2189cb20"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a18d1c5ee01bd53668566307d2189cb20">AlphaISA::TLB::~TLB</a></div><div class="ttdeci">virtual ~TLB()</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00072">tlb.cc:72</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_acd0e06fc5e6986a43cef96abde0dc2c1"><div class="ttname"><a href="namespaceAlphaISA.html#acd0e06fc5e6986a43cef96abde0dc2c1">AlphaISA::MM_STAT_FONW_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_FONW_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00101">ev5.hh:101</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a21a17282d43cac83233abf653d5b0e5d"><div class="ttname"><a href="namespaceAlphaISA.html#a21a17282d43cac83233abf653d5b0e5d">AlphaISA::PAddrUncachedBit43</a></div><div class="ttdeci">const Addr PAddrUncachedBit43</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00057">ev5.hh:57</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a82e680a8e63cf4b6b62a85489355c846"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a82e680a8e63cf4b6b62a85489355c846">AlphaISA::TLB::validVirtualAddress</a></div><div class="ttdeci">static bool validVirtualAddress(Addr vaddr)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00110">tlb.hh:110</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaadf0616046bcdcd500e90ce446e480c3">AlphaISA::IPR_ALT_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00134">ipr.hh:134</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a3f0c875636bc875f90ce233e6394d64b"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a3f0c875636bc875f90ce233e6394d64b">AlphaISA::TLB::lookup</a></div><div class="ttdeci">TlbEntry * lookup(Addr vpn, uint8_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00164">tlb.cc:164</a></div></div>
<div class="ttc" id="structAlphaISA_1_1VAddr_html_a8fc6ec14c30110809c535fe5c6ddf968"><div class="ttname"><a href="structAlphaISA_1_1VAddr.html#a8fc6ec14c30110809c535fe5c6ddf968">AlphaISA::VAddr::vpn</a></div><div class="ttdeci">Addr vpn() const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00052">pagetable.hh:52</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html"><div class="ttname"><a href="classAlphaISA_1_1TLB.html">AlphaISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00053">tlb.hh:53</a></div></div>
<div class="ttc" id="classBaseTLB_1_1Translation_html"><div class="ttname"><a href="classBaseTLB_1_1Translation.html">BaseTLB::Translation</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00061">tlb.hh:61</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_a05e83e933290648943859dbf540b275e"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#a05e83e933290648943859dbf540b275e">AlphaISA::TlbEntry::asn</a></div><div class="ttdeci">uint8_t asn</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00099">pagetable.hh:99</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a4b46e7d75c97f1e6eb977cc430c950be"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a4b46e7d75c97f1e6eb977cc430c950be">AlphaISA::TLB::read_misses</a></div><div class="ttdeci">Stats::Scalar read_misses</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00061">tlb.hh:61</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a180f70d620d6dd74d36786f9b2226fcf"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a180f70d620d6dd74d36786f9b2226fcf">AlphaISA::TLB::EntryCache</a></div><div class="ttdeci">TlbEntry * EntryCache[3]</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00124">tlb.hh:124</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_aafec064c8fa79c2baee23e51235ef567"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#aafec064c8fa79c2baee23e51235ef567">AlphaISA::TLB::insert</a></div><div class="ttdeci">void insert(Addr vaddr, TlbEntry &amp;entry)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00248">tlb.cc:248</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a4873d6bf8071aa3eec238af9ddcfbe91"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a4873d6bf8071aa3eec238af9ddcfbe91">AlphaISA::TLB::translateInst</a></div><div class="ttdeci">Fault translateInst(const RequestPtr &amp;req, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00375">tlb.cc:375</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a7c92f23e27c9573c116333f73873abe7"><div class="ttname"><a href="namespaceAlphaISA.html#a7c92f23e27c9573c116333f73873abe7">AlphaISA::MM_STAT_ACV_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_ACV_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00103">ev5.hh:103</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adce110f1a1d77375625082f8d4908af6"><div class="ttname"><a href="namespaceAlphaISA.html#adce110f1a1d77375625082f8d4908af6">AlphaISA::PAddrUncachedMask</a></div><div class="ttdeci">const Addr PAddrUncachedMask</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00058">ev5.hh:58</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a1e807a030b27259c89e164ab1de21ef5"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a1e807a030b27259c89e164ab1de21ef5">AlphaISA::TLB::data_accesses</a></div><div class="ttdeci">Stats::Formula data_accesses</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00071">tlb.hh:71</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_ac8f788e2eca21956d2f4ddb45692f3cf"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#ac8f788e2eca21956d2f4ddb45692f3cf">AlphaISA::TLB::translateAtomic</a></div><div class="ttdeci">Fault translateAtomic(const RequestPtr &amp;req, ThreadContext *tc, Mode mode) override</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00602">tlb.cc:602</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aaecb409b7719548624c2f50274cc3e8ee">AlphaISA::IPR_DTB_CM</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00198">ipr.hh:198</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a21c87112d21fd2a0caa14aaa343d8bc1"><div class="ttname"><a href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">Stats::DataWrap::desc</a></div><div class="ttdeci">Derived &amp; desc(const std::string &amp;_desc)</div><div class="ttdoc">Set the description and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00312">statistics.hh:312</a></div></div>
<div class="ttc" id="structAlphaISA_1_1TlbEntry_html_a7a685f2bb6e3518bd7cd4ef6b0ebb301"><div class="ttname"><a href="structAlphaISA_1_1TlbEntry.html#a7a685f2bb6e3518bd7cd4ef6b0ebb301">AlphaISA::TlbEntry::asma</a></div><div class="ttdeci">bool asma</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00100">pagetable.hh:100</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3"><div class="ttname"><a href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1a4c66c242dca9c82e55c62fb2a7dd6ba3">AlphaISA::mode_kernel</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00100">isa_traits.hh:100</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a95f34da1a383722d1e64b076a35cdcd9"><div class="ttname"><a href="namespaceAlphaISA.html#a95f34da1a383722d1e64b076a35cdcd9">AlphaISA::ICM_CM</a></div><div class="ttdeci">uint64_t ICM_CM(uint64_t reg)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00097">ev5.hh:97</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a3c1e8fac38bf3fb55da8097bc0d1f25c"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a3c1e8fac38bf3fb55da8097bc0d1f25c">Request::PHYSICAL</a></div><div class="ttdoc">The virtual address is also the physical address. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00106">request.hh:106</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="structAlphaISA_1_1VAddr_html"><div class="ttname"><a href="structAlphaISA_1_1VAddr.html">AlphaISA::VAddr</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2pagetable_8hh_source.html#l00040">pagetable.hh:40</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_a76996ab1b469c776ede65edf802e7c6a"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#a76996ab1b469c776ede65edf802e7c6a">AlphaISA::TLB::lookupTable</a></div><div class="ttdeci">PageTable lookupTable</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8hh_source.html#l00075">tlb.hh:75</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_aa0c469672bd9e060411fe9582c1a06e1"><div class="ttname"><a href="namespaceAlphaISA.html#aa0c469672bd9e060411fe9582c1a06e1">AlphaISA::mode_type</a></div><div class="ttdeci">mode_type</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00098">isa_traits.hh:98</a></div></div>
<div class="ttc" id="alpha_2pagetable_8hh_html"><div class="ttname"><a href="alpha_2pagetable_8hh.html">pagetable.hh</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ab9143dea1a7a6348b0890128aa6afe91"><div class="ttname"><a href="namespaceAlphaISA.html#ab9143dea1a7a6348b0890128aa6afe91">AlphaISA::MM_STAT_FONR_MASK</a></div><div class="ttdeci">const uint64_t MM_STAT_FONR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8hh_source.html#l00102">ev5.hh:102</a></div></div>
<div class="ttc" id="classAlphaISA_1_1TLB_html_acef36b18cb44dbc7b1b48b44841b74fd"><div class="ttname"><a href="classAlphaISA_1_1TLB.html#acef36b18cb44dbc7b1b48b44841b74fd">AlphaISA::TLB::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2tlb_8cc_source.html#l00077">tlb.cc:77</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa36f55b919ec114e11ff7e9726fa15814">AlphaISA::IPR_DTB_ASN</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00197">ipr.hh:197</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
