GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/alu.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/cpu.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/memory.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/register.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/special_regs.v'
Analyzing Verilog file '/home/luffy/gowin-projects/scpu-fpga/src/uart.v'
WARN  (EX3073) : Port 'tx' remains unconnected for this instance("/home/luffy/gowin-projects/scpu-fpga/src/cpu.v":285)
Compiling module 'cpu'("/home/luffy/gowin-projects/scpu-fpga/src/cpu.v":8)
Compiling module 'register'("/home/luffy/gowin-projects/scpu-fpga/src/register.v":17)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/luffy/gowin-projects/scpu-fpga/src/register.v":50)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("/home/luffy/gowin-projects/scpu-fpga/src/register.v":52)
WARN  (EX3073) : Port 'tx' remains unconnected for this instance("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":35)
Compiling module 'memory'("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":5)
Compiling module 'io_memory'("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":56)
Compiling module 'emitter'("/home/luffy/gowin-projects/scpu-fpga/src/uart.v":13)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/luffy/gowin-projects/scpu-fpga/src/uart.v":64)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/luffy/gowin-projects/scpu-fpga/src/uart.v":76)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/luffy/gowin-projects/scpu-fpga/src/uart.v":81)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("/home/luffy/gowin-projects/scpu-fpga/src/uart.v":92)
Compiling module 'ram_memory(RAM_SIZE=32768)'("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":110)
Extracting RAM for identifier 'mem'("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":123)
Compiling module 'pc'("/home/luffy/gowin-projects/scpu-fpga/src/special_regs.v":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("/home/luffy/gowin-projects/scpu-fpga/src/special_regs.v":16)
Compiling module 'alu'("/home/luffy/gowin-projects/scpu-fpga/src/alu.v":1)
Compiling module 'controlUint'("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":5)
WARN  (EX3780) : Using initial value of 'r_inc' since it is never assigned("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":61)
WARN  (EX3780) : Using initial value of 'r_dec' since it is never assigned("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":62)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":175)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 3("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":273)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 3("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":333)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 3("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":400)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 3("/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v":493)
NOTE  (EX0101) : Current top module is "cpu"
WARN  (EX0211) : The output port "tx" of module "memory" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":16)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "emitter" instantiated to "em" is swept in optimizing("/home/luffy/gowin-projects/scpu-fpga/src/memory.v":93)
[95%] Generate netlist file "/home/luffy/gowin-projects/scpu-fpga/impl/gwsynthesis/scpu-fpga.vg" completed
[100%] Generate report file "/home/luffy/gowin-projects/scpu-fpga/impl/gwsynthesis/scpu-fpga_syn.rpt.html" completed
GowinSynthesis finish
