# do add_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/misar/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/misar/Desktop/trainVHDL/classWork/add/add.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:48 on Oct 31,2022
# vcom -reportprogress 300 -93 -work work /home/misar/Desktop/trainVHDL/classWork/add/add.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add
# -- Compiling architecture arch of add
# End time: 13:32:48 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/misar/Desktop/trainVHDL/classWork/add/portOu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:48 on Oct 31,2022
# vcom -reportprogress 300 -93 -work work /home/misar/Desktop/trainVHDL/classWork/add/portOu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity portOu
# -- Compiling architecture arch of portOu
# End time: 13:32:48 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/misar/Desktop/trainVHDL/classWork/add/portEt.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:48 on Oct 31,2022
# vcom -reportprogress 300 -93 -work work /home/misar/Desktop/trainVHDL/classWork/add/portEt.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity portEt
# -- Compiling architecture arch of portEt
# End time: 13:32:49 on Oct 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/misar/Desktop/trainVHDL/classWork/add/portXor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:49 on Oct 31,2022
# vcom -reportprogress 300 -93 -work work /home/misar/Desktop/trainVHDL/classWork/add/portXor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity portXor
# -- Compiling architecture arch of portXor
# End time: 13:32:49 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/misar/Desktop/trainVHDL/classWork/add/add_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:32:49 on Oct 31,2022
# vcom -reportprogress 300 -93 -work work /home/misar/Desktop/trainVHDL/classWork/add/add_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add_tb
# -- Compiling architecture test of add_tb
# -- Compiling configuration add_config
# -- Loading entity add_tb
# -- Loading architecture test of add_tb
# -- Loading entity add
# End time: 13:32:49 on Oct 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  add_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" add_tb 
# Start time: 13:32:49 on Oct 31,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.add_tb(test)
# Loading work.add(arch)
# Loading work.portet(arch)
# Loading work.portxor(arch)
# Loading work.portou(arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 13:42:35 on Oct 31,2022, Elapsed time: 0:09:46
# Errors: 0, Warnings: 0
