
*** Running vivado
    with args -log uart_transmitter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uart_transmitter.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart_transmitter.tcl -notrace
Command: link_design -top uart_transmitter -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'a'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'c'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'e'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'f'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an0'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an1'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an2'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an3'. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1579.363 ; gain = 0.000 ; free physical = 11689 ; free virtual = 53117
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1583.363 ; gain = 271.824 ; free physical = 11688 ; free virtual = 53115
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.395 ; gain = 91.031 ; free physical = 11660 ; free virtual = 53089

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15318a551

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2118.895 ; gain = 444.500 ; free physical = 11210 ; free virtual = 52637

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24b4d4fc0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52639
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24b4d4fc0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52639
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a4e68902

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52639
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a4e68902

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52639
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14587ce2c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52639
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14587ce2c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52639
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52639
Ending Logic Optimization Task | Checksum: 14587ce2c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52639

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14587ce2c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52638

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14587ce2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52638

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52638
Ending Netlist Obfuscation Task | Checksum: 14587ce2c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52638
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.895 ; gain = 613.531 ; free physical = 11211 ; free virtual = 52638
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.895 ; gain = 0.000 ; free physical = 11211 ; free virtual = 52638
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2228.910 ; gain = 0.000 ; free physical = 11212 ; free virtual = 52640
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.910 ; gain = 0.000 ; free physical = 11210 ; free virtual = 52638
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_transmitter_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_transmitter_drc_opted.rpt -pb uart_transmitter_drc_opted.pb -rpx uart_transmitter_drc_opted.rpx
Command: report_drc -file uart_transmitter_drc_opted.rpt -pb uart_transmitter_drc_opted.pb -rpx uart_transmitter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_transmitter_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.930 ; gain = 0.000 ; free physical = 11173 ; free virtual = 52601
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3ccc4dc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2268.930 ; gain = 0.000 ; free physical = 11173 ; free virtual = 52601
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.930 ; gain = 0.000 ; free physical = 11173 ; free virtual = 52601

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'baud_controller_tx_inst/sample_counter[3]_i_3' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
	trasmitter_baud_inst/sample_counter_reg[0] {FDPE}
	trasmitter_baud_inst/sample_counter_reg[1] {FDPE}
	trasmitter_baud_inst/sample_counter_reg[2] {FDPE}
	trasmitter_baud_inst/sample_counter_reg[3] {FDPE}
WARNING: [Place 30-568] A LUT 'trasmitter_baud_inst/stages[3]_i_3' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
	transmit_module_inst/stages_reg[0] {FDRE}
	transmit_module_inst/stages_reg[1] {FDSE}
	transmit_module_inst/stages_reg[2] {FDRE}
	transmit_module_inst/stages_reg[3] {FDSE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1099947c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2268.930 ; gain = 0.000 ; free physical = 11155 ; free virtual = 52583

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d152fa20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2273.559 ; gain = 4.629 ; free physical = 11158 ; free virtual = 52585

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d152fa20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2273.559 ; gain = 4.629 ; free physical = 11158 ; free virtual = 52585
Phase 1 Placer Initialization | Checksum: 1d152fa20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2273.559 ; gain = 4.629 ; free physical = 11158 ; free virtual = 52585

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f834ec15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2273.559 ; gain = 4.629 ; free physical = 11156 ; free virtual = 52584

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.562 ; gain = 0.000 ; free physical = 11140 ; free virtual = 52567

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2032afd8f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11140 ; free virtual = 52567
Phase 2 Global Placement | Checksum: 1ec898618

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11140 ; free virtual = 52567

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec898618

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11140 ; free virtual = 52567

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1febd0bd0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11140 ; free virtual = 52567

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f412367

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11139 ; free virtual = 52567

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f417aacf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11139 ; free virtual = 52567

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 28209e787

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dd2405f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b1fb6f9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563
Phase 3 Detail Placement | Checksum: 1b1fb6f9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11b70d083

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 11b70d083

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.976. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 100cf0c7d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563
Phase 4.1 Post Commit Optimization | Checksum: 100cf0c7d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 100cf0c7d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 100cf0c7d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.562 ; gain = 0.000 ; free physical = 11135 ; free virtual = 52563
Phase 4.4 Final Placement Cleanup | Checksum: ed27dc8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ed27dc8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11135 ; free virtual = 52563
Ending Placer Task | Checksum: 70bf263f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2281.562 ; gain = 12.633 ; free physical = 11154 ; free virtual = 52582
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.562 ; gain = 0.000 ; free physical = 11154 ; free virtual = 52582
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2281.562 ; gain = 0.000 ; free physical = 11155 ; free virtual = 52584
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.562 ; gain = 0.000 ; free physical = 11154 ; free virtual = 52583
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_transmitter_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file uart_transmitter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2281.562 ; gain = 0.000 ; free physical = 11158 ; free virtual = 52586
INFO: [runtcl-4] Executing : report_utilization -file uart_transmitter_utilization_placed.rpt -pb uart_transmitter_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file uart_transmitter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2281.562 ; gain = 0.000 ; free physical = 11163 ; free virtual = 52591
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fd375a ConstDB: 0 ShapeSum: 6fc1eee5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a85a35c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2388.824 ; gain = 107.262 ; free physical = 11018 ; free virtual = 52446
Post Restoration Checksum: NetGraph: 50075bc5 NumContArr: 5852da02 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a85a35c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2410.820 ; gain = 129.258 ; free physical = 10994 ; free virtual = 52422

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a85a35c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2441.820 ; gain = 160.258 ; free physical = 10962 ; free virtual = 52390

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a85a35c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 2441.820 ; gain = 160.258 ; free physical = 10962 ; free virtual = 52390
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21c2f8cd5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2455.109 ; gain = 173.547 ; free physical = 10952 ; free virtual = 52380
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.522  | TNS=0.000  | WHS=-0.006 | THS=-0.006 |

Phase 2 Router Initialization | Checksum: 2751a08e6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2455.109 ; gain = 173.547 ; free physical = 10952 ; free virtual = 52380

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10114db17

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10952 ; free virtual = 52380

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.608  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cf68443b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10953 ; free virtual = 52381
Phase 4 Rip-up And Reroute | Checksum: cf68443b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10953 ; free virtual = 52381

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: cf68443b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10953 ; free virtual = 52381

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cf68443b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10953 ; free virtual = 52381
Phase 5 Delay and Skew Optimization | Checksum: cf68443b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10953 ; free virtual = 52381

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16c6ebf37

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10953 ; free virtual = 52381
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.703  | TNS=0.000  | WHS=0.241  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16c6ebf37

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10953 ; free virtual = 52381
Phase 6 Post Hold Fix | Checksum: 16c6ebf37

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10953 ; free virtual = 52381

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00596248 %
  Global Horizontal Routing Utilization  = 0.00824098 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cfb9bcfa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.379 ; gain = 178.816 ; free physical = 10952 ; free virtual = 52381

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cfb9bcfa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2461.379 ; gain = 179.816 ; free physical = 10950 ; free virtual = 52378

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18b210615

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2461.379 ; gain = 179.816 ; free physical = 10950 ; free virtual = 52378

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.703  | TNS=0.000  | WHS=0.241  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18b210615

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2461.379 ; gain = 179.816 ; free physical = 10950 ; free virtual = 52378
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2461.379 ; gain = 179.816 ; free physical = 10977 ; free virtual = 52405

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2461.379 ; gain = 179.816 ; free physical = 10977 ; free virtual = 52405
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.379 ; gain = 0.000 ; free physical = 10977 ; free virtual = 52405
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2461.379 ; gain = 0.000 ; free physical = 10980 ; free virtual = 52409
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.379 ; gain = 0.000 ; free physical = 10977 ; free virtual = 52406
INFO: [Common 17-1381] The checkpoint '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_transmitter_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file uart_transmitter_drc_routed.rpt -pb uart_transmitter_drc_routed.pb -rpx uart_transmitter_drc_routed.rpx
Command: report_drc -file uart_transmitter_drc_routed.rpt -pb uart_transmitter_drc_routed.pb -rpx uart_transmitter_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_transmitter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file uart_transmitter_methodology_drc_routed.rpt -pb uart_transmitter_methodology_drc_routed.pb -rpx uart_transmitter_methodology_drc_routed.rpx
Command: report_methodology -file uart_transmitter_methodology_drc_routed.rpt -pb uart_transmitter_methodology_drc_routed.pb -rpx uart_transmitter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.runs/impl_1/uart_transmitter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file uart_transmitter_power_routed.rpt -pb uart_transmitter_power_summary_routed.pb -rpx uart_transmitter_power_routed.rpx
Command: report_power -file uart_transmitter_power_routed.rpt -pb uart_transmitter_power_summary_routed.pb -rpx uart_transmitter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file uart_transmitter_route_status.rpt -pb uart_transmitter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file uart_transmitter_timing_summary_routed.rpt -pb uart_transmitter_timing_summary_routed.pb -rpx uart_transmitter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file uart_transmitter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file uart_transmitter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file uart_transmitter_bus_skew_routed.rpt -pb uart_transmitter_bus_skew_routed.pb -rpx uart_transmitter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 20:00:50 2023...
