==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'layer.cpp' ... 
@I [HLS-10] Analyzing design file 'mlp.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'ARRAY_PARTITION' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'ARRAY_PARTITION' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LOOP_UNROLL' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LOOP_MERGE' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'EXPRESSION_BALANCE' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'LATENCY' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INLINE' cannot be applied: Function 'conv' does not exist in any synthesis source file.
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'mlp_xcel' into 'dut' (mlp.cpp:62) automatically.
@W [XFORM-180] Applying partition directive (layer.cpp:69:1) and reshape directive (layer.cpp:27:1) on the same variable 'mem_conv1' (mlp.cpp:88) may lead to unexpected synthesis behaviors.
@W [XFORM-180] Applying partition directive (layer.cpp:69:1) and reshape directive (layer.cpp:27:1) on the same variable 'mem_conv2' (mlp.cpp:89) may lead to unexpected synthesis behaviors.
@I [XFORM-131] Reshaping array 'mem_conv2' (mlp.cpp:89) in dimension 1 with a block factor of 4.
@I [XFORM-131] Reshaping array 'mem_conv1' (mlp.cpp:88) in dimension 1 with a block factor of 4.
@I [XFORM-131] Reshaping array 'input' (mlp.cpp:22) in dimension 1 with a block factor of 4.
@I [XFORM-102] Automatically partitioning small array 'fc3_bias' completely based on array size.
@I [XFORM-101] Partitioning array 'mem_conv1' (mlp.cpp:88) in dimension 1 with a block factor 8.
@I [XFORM-101] Partitioning array 'mem_conv2' (mlp.cpp:89) in dimension 1 with a block factor 8.
@I [XFORM-101] Partitioning array 'fc3_bias' in dimension 1 completely.
@I [XFORM-602] Inlining function 'mlp_xcel' into 'dut' automatically.
@I [XFORM-11] Balancing expressions in function 'conv1.1' (layer.cpp:138:36)...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'conv1' (layer.cpp:132)...3 expression(s) balanced.
@I [HLS-111] Elapsed time: 7.25 seconds; current memory usage: 144 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@W [SYN-103] Legalizing function name 'dut_conv1.1' to 'dut_conv1_1'.
@W [SYN-103] Legalizing function name 'dut_dense_mlp.2' to 'dut_dense_mlp_2'.
@W [SYN-103] Legalizing function name 'dut_dense_mlp.1' to 'dut_dense_mlp_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_conv1_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 145 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_conv1_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 146 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.31 seconds; current memory usage: 147 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.21 seconds; current memory usage: 148 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_conv1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.35 seconds; current memory usage: 149 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_conv1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_dense_mlp_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.26 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_dense_mlp_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 151 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_dense_mlp_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 151 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_dense_mlp_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 151 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut_dense_mlp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 151 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut_dense_mlp' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.34 seconds; current memory usage: 153 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_conv1_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_11ns_13ns_24_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_14ns_12ns_26_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_14ns_16ns_30_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_8to1_sel14_128_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_11ns_9ns_11_15_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_12ns_12ns_12_16_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_14ns_12ns_11_18_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_conv1_1'.
@I [HLS-111] Elapsed time: 0.35 seconds; current memory usage: 154 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_max_pool' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_11ns_13ns_24_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_13ns_11ns_24_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_14ns_12ns_26_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_14ns_16ns_30_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_8to1_sel14_128_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_11ns_9ns_11_15_seq': 2 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_12ns_12ns_11_16_seq': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_14ns_12ns_11_18_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_max_pool'.
@I [HLS-111] Elapsed time: 0.48 seconds; current memory usage: 159 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_conv1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_11ns_13ns_24_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_13ns_11ns_24_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mul_mul_14ns_16ns_30_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_8to1_sel14_128_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_11ns_9ns_11_15_seq': 2 instance(s).
@I [RTGEN-100] Generating core module 'dut_urem_12ns_12ns_11_16_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_conv1'.
@I [HLS-111] Elapsed time: 0.5 seconds; current memory usage: 164 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_dense_mlp_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_mux_8to1_sel14_128_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_dense_mlp_2'.
@I [HLS-111] Elapsed time: 0.64 seconds; current memory usage: 176 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_dense_mlp_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_dense_mlp_1'.
@I [HLS-111] Elapsed time: 0.24 seconds; current memory usage: 178 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut_dense_mlp' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut_dense_mlp'.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 180 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'dut_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 182 MB.
@I [RTMG-282] Generating pipelined core: 'dut_urem_14ns_12ns_11_18_seq_div'
@I [RTMG-282] Generating pipelined core: 'dut_urem_12ns_12ns_12_16_seq_div'
@I [RTMG-282] Generating pipelined core: 'dut_urem_11ns_9ns_11_15_seq_div'
@I [RTMG-279] Implementing memory 'dut_conv1_1_conv1_weight_rom' using auto ROMs.
@I [RTMG-282] Generating pipelined core: 'dut_urem_12ns_12ns_11_16_seq_div'
@I [RTMG-279] Implementing memory 'dut_conv1_conv2_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_dense_mlp_2_fc1_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_dense_mlp_2_fc1_bias_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_dense_mlp_1_fc2_weight_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_dense_mlp_1_fc2_bias_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'dut_dense_mlp_fc3_weight_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'dut_mem_conv1_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_mem_conv2_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dut_input_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for dut.
@I [VHDL-304] Generating VHDL RTL for dut.
@I [VLOG-307] Generating Verilog RTL for dut.
@I [HLS-112] Total elapsed time: 58.13 seconds; peak memory usage: 182 MB.
