
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000086a4  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001a4  20000000  000086a4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000948  200001a4  00008848  000181a4  2**2
                  ALLOC
  3 .stack        00002004  20000aec  00009190  000181a4  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181a4  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181cc  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003188c  00000000  00000000  00018227  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004bce  00000000  00000000  00049ab3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000af7b  00000000  00000000  0004e681  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000007d0  00000000  00000000  000595fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000bf0  00000000  00000000  00059dcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001ca1f  00000000  00000000  0005a9bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00015921  00000000  00000000  000773db  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088237  00000000  00000000  0008ccfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001de8  00000000  00000000  00114f34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002af0 	.word	0x20002af0
       4:	0000284d 	.word	0x0000284d
       8:	00002849 	.word	0x00002849
       c:	00002849 	.word	0x00002849
	...
      2c:	00002849 	.word	0x00002849
	...
      38:	00002849 	.word	0x00002849
      3c:	00002849 	.word	0x00002849
      40:	00002849 	.word	0x00002849
      44:	00002849 	.word	0x00002849
      48:	00002849 	.word	0x00002849
      4c:	00002849 	.word	0x00002849
      50:	00002849 	.word	0x00002849
      54:	00002849 	.word	0x00002849
      58:	00002849 	.word	0x00002849
      5c:	00002849 	.word	0x00002849
      60:	00002849 	.word	0x00002849
      64:	00002125 	.word	0x00002125
      68:	00002135 	.word	0x00002135
      6c:	00002145 	.word	0x00002145
      70:	00002155 	.word	0x00002155
      74:	00002849 	.word	0x00002849
      78:	00002849 	.word	0x00002849
      7c:	00002849 	.word	0x00002849
      80:	00002849 	.word	0x00002849
      84:	00002849 	.word	0x00002849
      88:	00000cb5 	.word	0x00000cb5
      8c:	00000cc5 	.word	0x00000cc5
      90:	00000cd5 	.word	0x00000cd5
      94:	00002849 	.word	0x00002849
      98:	00002849 	.word	0x00002849
      9c:	00002849 	.word	0x00002849
      a0:	00002849 	.word	0x00002849
      a4:	00002849 	.word	0x00002849
      a8:	00002849 	.word	0x00002849
      ac:	00002849 	.word	0x00002849

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001a4 	.word	0x200001a4
      d0:	00000000 	.word	0x00000000
      d4:	000086a4 	.word	0x000086a4

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	000086a4 	.word	0x000086a4
     104:	200001a8 	.word	0x200001a8
     108:	000086a4 	.word	0x000086a4
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	2000020c 	.word	0x2000020c
     14c:	20000a48 	.word	0x20000a48
     150:	00001bcd 	.word	0x00001bcd
     154:	41004400 	.word	0x41004400
     158:	00001cb9 	.word	0x00001cb9

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	00002165 	.word	0x00002165
     2f8:	00002601 	.word	0x00002601
     2fc:	000f4240 	.word	0x000f4240
     300:	00004d71 	.word	0x00004d71
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	20000a48 	.word	0x20000a48
     310:	000021a1 	.word	0x000021a1
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	2000020c 	.word	0x2000020c
     328:	42000c00 	.word	0x42000c00
     32c:	000019b5 	.word	0x000019b5
     330:	000020f9 	.word	0x000020f9
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	20000248 	.word	0x20000248
     340:	00002cdf 	.word	0x00002cdf

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	2000020c 	.word	0x2000020c
     380:	20000a48 	.word	0x20000a48
     384:	00001bcd 	.word	0x00001bcd
     388:	41004400 	.word	0x41004400
     38c:	00001cb9 	.word	0x00001cb9

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	2000020c 	.word	0x2000020c
     3d0:	20000a48 	.word	0x20000a48
     3d4:	00001bcd 	.word	0x00001bcd
     3d8:	00000111 	.word	0x00000111
     3dc:	20000648 	.word	0x20000648
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	2000020c 	.word	0x2000020c
     424:	20000a48 	.word	0x20000a48
     428:	00001bcd 	.word	0x00001bcd
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <ssd1306_set_coordinate>:
	
	
}

void ssd1306_set_coordinate(unsigned char x, unsigned char y)
{
     434:	b538      	push	{r3, r4, r5, lr}
     436:	1c05      	adds	r5, r0, #0
	ssd1306_write_command(0xB0 + y);					//Page start address
     438:	1c08      	adds	r0, r1, #0
     43a:	3850      	subs	r0, #80	; 0x50
     43c:	b2c0      	uxtb	r0, r0
     43e:	4c06      	ldr	r4, [pc, #24]	; (458 <ssd1306_set_coordinate+0x24>)
     440:	47a0      	blx	r4
	ssd1306_write_command(((x & 0xF0) >> 4) | 0x10);
     442:	0928      	lsrs	r0, r5, #4
     444:	2310      	movs	r3, #16
     446:	4318      	orrs	r0, r3
     448:	47a0      	blx	r4
	ssd1306_write_command((x & 0x0F) | 0x01);
     44a:	200e      	movs	r0, #14
     44c:	4005      	ands	r5, r0
     44e:	2301      	movs	r3, #1
     450:	1c28      	adds	r0, r5, #0
     452:	4318      	orrs	r0, r3
     454:	47a0      	blx	r4
}
     456:	bd38      	pop	{r3, r4, r5, pc}
     458:	00000111 	.word	0x00000111

0000045c <ssd1306_draw_huge_number>:
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     45c:	b5f0      	push	{r4, r5, r6, r7, lr}
     45e:	465f      	mov	r7, fp
     460:	4656      	mov	r6, sl
     462:	464d      	mov	r5, r9
     464:	4644      	mov	r4, r8
     466:	b4f0      	push	{r4, r5, r6, r7}
     468:	b085      	sub	sp, #20
     46a:	4683      	mov	fp, r0
     46c:	9101      	str	r1, [sp, #4]
     46e:	1c14      	adds	r4, r2, #0
     470:	2a63      	cmp	r2, #99	; 0x63
     472:	d900      	bls.n	476 <ssd1306_draw_huge_number+0x1a>
     474:	2463      	movs	r4, #99	; 0x63
     476:	b2e4      	uxtb	r4, r4
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
     478:	1c20      	adds	r0, r4, #0
     47a:	210a      	movs	r1, #10
     47c:	4b24      	ldr	r3, [pc, #144]	; (510 <ssd1306_draw_huge_number+0xb4>)
     47e:	4798      	blx	r3
     480:	b2c9      	uxtb	r1, r1
     482:	ab03      	add	r3, sp, #12
     484:	7059      	strb	r1, [r3, #1]
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
     486:	2c09      	cmp	r4, #9
     488:	d82c      	bhi.n	4e4 <ssd1306_draw_huge_number+0x88>
     48a:	2200      	movs	r2, #0
     48c:	701a      	strb	r2, [r3, #0]
     48e:	e02f      	b.n	4f0 <ssd1306_draw_huge_number+0x94>
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
     490:	4658      	mov	r0, fp
     492:	4651      	mov	r1, sl
     494:	4b1f      	ldr	r3, [pc, #124]	; (514 <ssd1306_draw_huge_number+0xb8>)
     496:	4798      	blx	r3
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     498:	464d      	mov	r5, r9
     49a:	2400      	movs	r4, #0
     49c:	ab03      	add	r3, sp, #12
     49e:	5cf3      	ldrb	r3, [r6, r3]
     4a0:	011a      	lsls	r2, r3, #4
     4a2:	18d2      	adds	r2, r2, r3
     4a4:	0112      	lsls	r2, r2, #4
     4a6:	18d3      	adds	r3, r2, r3
     4a8:	4443      	add	r3, r8
     4aa:	191b      	adds	r3, r3, r4
     4ac:	5d58      	ldrb	r0, [r3, r5]
     4ae:	47b8      	blx	r7
     4b0:	3401      	adds	r4, #1
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
     4b2:	2c27      	cmp	r4, #39	; 0x27
     4b4:	d1f2      	bne.n	49c <ssd1306_draw_huge_number+0x40>
     4b6:	4653      	mov	r3, sl
     4b8:	3301      	adds	r3, #1
     4ba:	b2db      	uxtb	r3, r3
     4bc:	469a      	mov	sl, r3
     4be:	2327      	movs	r3, #39	; 0x27
     4c0:	4499      	add	r9, r3
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
     4c2:	2312      	movs	r3, #18
     4c4:	33ff      	adds	r3, #255	; 0xff
     4c6:	4599      	cmp	r9, r3
     4c8:	d1e2      	bne.n	490 <ssd1306_draw_huge_number+0x34>
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
			}
		}
		x += 52;
     4ca:	465b      	mov	r3, fp
     4cc:	3334      	adds	r3, #52	; 0x34
     4ce:	b2db      	uxtb	r3, r3
     4d0:	469b      	mov	fp, r3
     4d2:	3601      	adds	r6, #1
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
	if(num < 10) digits[0] = 0;
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
     4d4:	9b00      	ldr	r3, [sp, #0]
     4d6:	459b      	cmp	fp, r3
     4d8:	d013      	beq.n	502 <ssd1306_draw_huge_number+0xa6>
	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7F, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x00, 
};


void ssd1306_draw_huge_number(unsigned char x, unsigned char y, uint8_t num)
{	
     4da:	9b01      	ldr	r3, [sp, #4]
     4dc:	469a      	mov	sl, r3
     4de:	2300      	movs	r3, #0
     4e0:	4699      	mov	r9, r3
     4e2:	e7d5      	b.n	490 <ssd1306_draw_huge_number+0x34>
	uint8_t digits[2];
	if(num > 99) num = 99;
	
	digits[1] = num % 10;
	digits[0] = (num-digits[1])/10;
     4e4:	1a60      	subs	r0, r4, r1
     4e6:	210a      	movs	r1, #10
     4e8:	4b0b      	ldr	r3, [pc, #44]	; (518 <ssd1306_draw_huge_number+0xbc>)
     4ea:	4798      	blx	r3
     4ec:	ab03      	add	r3, sp, #12
     4ee:	7018      	strb	r0, [r3, #0]
     4f0:	465b      	mov	r3, fp
     4f2:	3368      	adds	r3, #104	; 0x68
     4f4:	b2db      	uxtb	r3, r3
     4f6:	9300      	str	r3, [sp, #0]
	
	for(uint8_t digitIndex = 0; digitIndex < 2; digitIndex++) {
		for(uint8_t i = 0; i < 7; i++) {	//För att skriva ut alla "rader" för bokstaven
			ssd1306_set_coordinate(x, y+i);
			for(uint8_t j = 0; j < 39; j++) {
				ssd1306_write_data(lucidaSansUnicode_56ptBitmaps[(digits[digitIndex]*273) + j + (i*39)]); 
     4f8:	2600      	movs	r6, #0
     4fa:	4b08      	ldr	r3, [pc, #32]	; (51c <ssd1306_draw_huge_number+0xc0>)
     4fc:	4698      	mov	r8, r3
     4fe:	4f08      	ldr	r7, [pc, #32]	; (520 <ssd1306_draw_huge_number+0xc4>)
     500:	e7eb      	b.n	4da <ssd1306_draw_huge_number+0x7e>
		}
		x += 52;
	}
	
	
}
     502:	b005      	add	sp, #20
     504:	bc3c      	pop	{r2, r3, r4, r5}
     506:	4690      	mov	r8, r2
     508:	4699      	mov	r9, r3
     50a:	46a2      	mov	sl, r4
     50c:	46ab      	mov	fp, r5
     50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     510:	00004df9 	.word	0x00004df9
     514:	00000435 	.word	0x00000435
     518:	00004e0d 	.word	0x00004e0d
     51c:	00006bb8 	.word	0x00006bb8
     520:	00000345 	.word	0x00000345

00000524 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     524:	b5f0      	push	{r4, r5, r6, r7, lr}
     526:	465f      	mov	r7, fp
     528:	4656      	mov	r6, sl
     52a:	464d      	mov	r5, r9
     52c:	4644      	mov	r4, r8
     52e:	b4f0      	push	{r4, r5, r6, r7}
     530:	b091      	sub	sp, #68	; 0x44
     532:	1c05      	adds	r5, r0, #0
     534:	1c0c      	adds	r4, r1, #0
     536:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     538:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     53a:	1c08      	adds	r0, r1, #0
     53c:	4bad      	ldr	r3, [pc, #692]	; (7f4 <usart_init+0x2d0>)
     53e:	4798      	blx	r3
     540:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     542:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     544:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     546:	07d9      	lsls	r1, r3, #31
     548:	d500      	bpl.n	54c <usart_init+0x28>
     54a:	e14b      	b.n	7e4 <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     54c:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     54e:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     550:	079f      	lsls	r7, r3, #30
     552:	d500      	bpl.n	556 <usart_init+0x32>
     554:	e146      	b.n	7e4 <usart_init+0x2c0>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     556:	4ba8      	ldr	r3, [pc, #672]	; (7f8 <usart_init+0x2d4>)
     558:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     55a:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     55c:	2701      	movs	r7, #1
     55e:	408f      	lsls	r7, r1
     560:	1c39      	adds	r1, r7, #0
     562:	4301      	orrs	r1, r0
     564:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     566:	a90f      	add	r1, sp, #60	; 0x3c
     568:	272d      	movs	r7, #45	; 0x2d
     56a:	5df3      	ldrb	r3, [r6, r7]
     56c:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     56e:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     570:	b2d2      	uxtb	r2, r2
     572:	4690      	mov	r8, r2
     574:	1c10      	adds	r0, r2, #0
     576:	4ba1      	ldr	r3, [pc, #644]	; (7fc <usart_init+0x2d8>)
     578:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     57a:	4640      	mov	r0, r8
     57c:	4ba0      	ldr	r3, [pc, #640]	; (800 <usart_init+0x2dc>)
     57e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     580:	5df0      	ldrb	r0, [r6, r7]
     582:	2100      	movs	r1, #0
     584:	4b9f      	ldr	r3, [pc, #636]	; (804 <usart_init+0x2e0>)
     586:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     588:	7af3      	ldrb	r3, [r6, #11]
     58a:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     58c:	2324      	movs	r3, #36	; 0x24
     58e:	5cf3      	ldrb	r3, [r6, r3]
     590:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     592:	2325      	movs	r3, #37	; 0x25
     594:	5cf3      	ldrb	r3, [r6, r3]
     596:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     598:	7ef3      	ldrb	r3, [r6, #27]
     59a:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     59c:	7f33      	ldrb	r3, [r6, #28]
     59e:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     5a0:	6829      	ldr	r1, [r5, #0]
     5a2:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     5a4:	1c08      	adds	r0, r1, #0
     5a6:	4b93      	ldr	r3, [pc, #588]	; (7f4 <usart_init+0x2d0>)
     5a8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     5aa:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     5ac:	2200      	movs	r2, #0
     5ae:	466b      	mov	r3, sp
     5b0:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     5b2:	8a32      	ldrh	r2, [r6, #16]
     5b4:	9202      	str	r2, [sp, #8]
     5b6:	2380      	movs	r3, #128	; 0x80
     5b8:	01db      	lsls	r3, r3, #7
     5ba:	429a      	cmp	r2, r3
     5bc:	d021      	beq.n	602 <usart_init+0xde>
     5be:	2380      	movs	r3, #128	; 0x80
     5c0:	01db      	lsls	r3, r3, #7
     5c2:	429a      	cmp	r2, r3
     5c4:	d804      	bhi.n	5d0 <usart_init+0xac>
     5c6:	2380      	movs	r3, #128	; 0x80
     5c8:	019b      	lsls	r3, r3, #6
     5ca:	429a      	cmp	r2, r3
     5cc:	d011      	beq.n	5f2 <usart_init+0xce>
     5ce:	e008      	b.n	5e2 <usart_init+0xbe>
     5d0:	23c0      	movs	r3, #192	; 0xc0
     5d2:	01db      	lsls	r3, r3, #7
     5d4:	9f02      	ldr	r7, [sp, #8]
     5d6:	429f      	cmp	r7, r3
     5d8:	d00f      	beq.n	5fa <usart_init+0xd6>
     5da:	2380      	movs	r3, #128	; 0x80
     5dc:	021b      	lsls	r3, r3, #8
     5de:	429f      	cmp	r7, r3
     5e0:	d003      	beq.n	5ea <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     5e2:	2710      	movs	r7, #16
     5e4:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     5e6:	2700      	movs	r7, #0
     5e8:	e00e      	b.n	608 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     5ea:	2703      	movs	r7, #3
     5ec:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     5ee:	2700      	movs	r7, #0
     5f0:	e00a      	b.n	608 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     5f2:	2710      	movs	r7, #16
     5f4:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     5f6:	2701      	movs	r7, #1
     5f8:	e006      	b.n	608 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     5fa:	2708      	movs	r7, #8
     5fc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     5fe:	2701      	movs	r7, #1
     600:	e002      	b.n	608 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     602:	2708      	movs	r7, #8
     604:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     606:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     608:	6831      	ldr	r1, [r6, #0]
     60a:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     60c:	68f2      	ldr	r2, [r6, #12]
     60e:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     610:	6973      	ldr	r3, [r6, #20]
     612:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     614:	7e31      	ldrb	r1, [r6, #24]
     616:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     618:	2326      	movs	r3, #38	; 0x26
     61a:	5cf3      	ldrb	r3, [r6, r3]
     61c:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     61e:	6873      	ldr	r3, [r6, #4]
     620:	2b00      	cmp	r3, #0
     622:	d013      	beq.n	64c <usart_init+0x128>
     624:	2280      	movs	r2, #128	; 0x80
     626:	0552      	lsls	r2, r2, #21
     628:	4293      	cmp	r3, r2
     62a:	d12e      	bne.n	68a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     62c:	2327      	movs	r3, #39	; 0x27
     62e:	5cf3      	ldrb	r3, [r6, r3]
     630:	2b00      	cmp	r3, #0
     632:	d12e      	bne.n	692 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     634:	6a37      	ldr	r7, [r6, #32]
     636:	b2c0      	uxtb	r0, r0
     638:	4b73      	ldr	r3, [pc, #460]	; (808 <usart_init+0x2e4>)
     63a:	4798      	blx	r3
     63c:	1c01      	adds	r1, r0, #0
     63e:	1c38      	adds	r0, r7, #0
     640:	466a      	mov	r2, sp
     642:	3226      	adds	r2, #38	; 0x26
     644:	4b71      	ldr	r3, [pc, #452]	; (80c <usart_init+0x2e8>)
     646:	4798      	blx	r3
     648:	1c03      	adds	r3, r0, #0
     64a:	e01f      	b.n	68c <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     64c:	2327      	movs	r3, #39	; 0x27
     64e:	5cf3      	ldrb	r3, [r6, r3]
     650:	2b00      	cmp	r3, #0
     652:	d00a      	beq.n	66a <usart_init+0x146>
				status_code =
     654:	9a06      	ldr	r2, [sp, #24]
     656:	9200      	str	r2, [sp, #0]
     658:	6a30      	ldr	r0, [r6, #32]
     65a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     65c:	466a      	mov	r2, sp
     65e:	3226      	adds	r2, #38	; 0x26
     660:	1c3b      	adds	r3, r7, #0
     662:	4f6b      	ldr	r7, [pc, #428]	; (810 <usart_init+0x2ec>)
     664:	47b8      	blx	r7
     666:	1c03      	adds	r3, r0, #0
     668:	e010      	b.n	68c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     66a:	6a31      	ldr	r1, [r6, #32]
     66c:	9107      	str	r1, [sp, #28]
     66e:	b2c0      	uxtb	r0, r0
     670:	4b65      	ldr	r3, [pc, #404]	; (808 <usart_init+0x2e4>)
     672:	4798      	blx	r3
     674:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     676:	9a06      	ldr	r2, [sp, #24]
     678:	9200      	str	r2, [sp, #0]
     67a:	9807      	ldr	r0, [sp, #28]
     67c:	466a      	mov	r2, sp
     67e:	3226      	adds	r2, #38	; 0x26
     680:	1c3b      	adds	r3, r7, #0
     682:	4f63      	ldr	r7, [pc, #396]	; (810 <usart_init+0x2ec>)
     684:	47b8      	blx	r7
     686:	1c03      	adds	r3, r0, #0
     688:	e000      	b.n	68c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     68a:	2300      	movs	r3, #0
     68c:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     68e:	d000      	beq.n	692 <usart_init+0x16e>
     690:	e0a8      	b.n	7e4 <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     692:	7e73      	ldrb	r3, [r6, #25]
     694:	2b00      	cmp	r3, #0
     696:	d002      	beq.n	69e <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     698:	7eb3      	ldrb	r3, [r6, #26]
     69a:	4641      	mov	r1, r8
     69c:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     69e:	682a      	ldr	r2, [r5, #0]
     6a0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     6a2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     6a4:	2b00      	cmp	r3, #0
     6a6:	d1fc      	bne.n	6a2 <usart_init+0x17e>
     6a8:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     6aa:	466b      	mov	r3, sp
     6ac:	3326      	adds	r3, #38	; 0x26
     6ae:	881b      	ldrh	r3, [r3, #0]
     6b0:	4642      	mov	r2, r8
     6b2:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     6b4:	464b      	mov	r3, r9
     6b6:	9f03      	ldr	r7, [sp, #12]
     6b8:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     6ba:	9f04      	ldr	r7, [sp, #16]
     6bc:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     6be:	6871      	ldr	r1, [r6, #4]
     6c0:	430b      	orrs	r3, r1
		config->sample_rate |
     6c2:	9f02      	ldr	r7, [sp, #8]
     6c4:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     6c6:	4652      	mov	r2, sl
     6c8:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     6ca:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     6cc:	4659      	mov	r1, fp
     6ce:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     6d0:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     6d2:	2327      	movs	r3, #39	; 0x27
     6d4:	5cf3      	ldrb	r3, [r6, r3]
     6d6:	2b00      	cmp	r3, #0
     6d8:	d101      	bne.n	6de <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     6da:	2304      	movs	r3, #4
     6dc:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     6de:	7e71      	ldrb	r1, [r6, #25]
     6e0:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     6e2:	7f33      	ldrb	r3, [r6, #28]
     6e4:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     6e6:	4319      	orrs	r1, r3
     6e8:	7af2      	ldrb	r2, [r6, #11]
     6ea:	7ab3      	ldrb	r3, [r6, #10]
     6ec:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     6ee:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     6f0:	7f73      	ldrb	r3, [r6, #29]
     6f2:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     6f4:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     6f6:	2324      	movs	r3, #36	; 0x24
     6f8:	5cf3      	ldrb	r3, [r6, r3]
     6fa:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     6fc:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     6fe:	2325      	movs	r3, #37	; 0x25
     700:	5cf3      	ldrb	r3, [r6, r3]
     702:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     704:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     706:	8933      	ldrh	r3, [r6, #8]
     708:	2bff      	cmp	r3, #255	; 0xff
     70a:	d00b      	beq.n	724 <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     70c:	7ef2      	ldrb	r2, [r6, #27]
     70e:	2a00      	cmp	r2, #0
     710:	d003      	beq.n	71a <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     712:	22a0      	movs	r2, #160	; 0xa0
     714:	04d2      	lsls	r2, r2, #19
     716:	4317      	orrs	r7, r2
     718:	e002      	b.n	720 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     71a:	2280      	movs	r2, #128	; 0x80
     71c:	0452      	lsls	r2, r2, #17
     71e:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     720:	4319      	orrs	r1, r3
     722:	e005      	b.n	730 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     724:	7ef3      	ldrb	r3, [r6, #27]
     726:	2b00      	cmp	r3, #0
     728:	d002      	beq.n	730 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     72a:	2380      	movs	r3, #128	; 0x80
     72c:	04db      	lsls	r3, r3, #19
     72e:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     730:	232c      	movs	r3, #44	; 0x2c
     732:	5cf3      	ldrb	r3, [r6, r3]
     734:	2b00      	cmp	r3, #0
     736:	d103      	bne.n	740 <usart_init+0x21c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     738:	4b36      	ldr	r3, [pc, #216]	; (814 <usart_init+0x2f0>)
     73a:	789b      	ldrb	r3, [r3, #2]
     73c:	079a      	lsls	r2, r3, #30
     73e:	d501      	bpl.n	744 <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     740:	2380      	movs	r3, #128	; 0x80
     742:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     744:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     746:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     748:	2b00      	cmp	r3, #0
     74a:	d1fc      	bne.n	746 <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     74c:	4643      	mov	r3, r8
     74e:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     750:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     752:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     754:	2b00      	cmp	r3, #0
     756:	d1fc      	bne.n	752 <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     758:	4641      	mov	r1, r8
     75a:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     75c:	ab0e      	add	r3, sp, #56	; 0x38
     75e:	2280      	movs	r2, #128	; 0x80
     760:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     762:	2200      	movs	r2, #0
     764:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     766:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     768:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     76a:	6b32      	ldr	r2, [r6, #48]	; 0x30
     76c:	920a      	str	r2, [sp, #40]	; 0x28
     76e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     770:	930b      	str	r3, [sp, #44]	; 0x2c
     772:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     774:	970c      	str	r7, [sp, #48]	; 0x30
     776:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     778:	960d      	str	r6, [sp, #52]	; 0x34
     77a:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     77c:	ae0e      	add	r6, sp, #56	; 0x38
     77e:	b2f9      	uxtb	r1, r7
     780:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     782:	aa0a      	add	r2, sp, #40	; 0x28
     784:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     786:	2800      	cmp	r0, #0
     788:	d102      	bne.n	790 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     78a:	1c20      	adds	r0, r4, #0
     78c:	4a22      	ldr	r2, [pc, #136]	; (818 <usart_init+0x2f4>)
     78e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     790:	1c43      	adds	r3, r0, #1
     792:	d005      	beq.n	7a0 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     794:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     796:	0c00      	lsrs	r0, r0, #16
     798:	b2c0      	uxtb	r0, r0
     79a:	1c31      	adds	r1, r6, #0
     79c:	4a1f      	ldr	r2, [pc, #124]	; (81c <usart_init+0x2f8>)
     79e:	4790      	blx	r2
     7a0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     7a2:	2f04      	cmp	r7, #4
     7a4:	d1eb      	bne.n	77e <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     7a6:	2300      	movs	r3, #0
     7a8:	60eb      	str	r3, [r5, #12]
     7aa:	612b      	str	r3, [r5, #16]
     7ac:	616b      	str	r3, [r5, #20]
     7ae:	61ab      	str	r3, [r5, #24]
     7b0:	61eb      	str	r3, [r5, #28]
     7b2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     7b4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     7b6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     7b8:	2200      	movs	r2, #0
     7ba:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     7bc:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     7be:	2330      	movs	r3, #48	; 0x30
     7c0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     7c2:	2331      	movs	r3, #49	; 0x31
     7c4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     7c6:	2332      	movs	r3, #50	; 0x32
     7c8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     7ca:	2333      	movs	r3, #51	; 0x33
     7cc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     7ce:	6828      	ldr	r0, [r5, #0]
     7d0:	4b08      	ldr	r3, [pc, #32]	; (7f4 <usart_init+0x2d0>)
     7d2:	4798      	blx	r3
     7d4:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     7d6:	4912      	ldr	r1, [pc, #72]	; (820 <usart_init+0x2fc>)
     7d8:	4b12      	ldr	r3, [pc, #72]	; (824 <usart_init+0x300>)
     7da:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     7dc:	00a4      	lsls	r4, r4, #2
     7de:	4b12      	ldr	r3, [pc, #72]	; (828 <usart_init+0x304>)
     7e0:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     7e2:	2000      	movs	r0, #0
}
     7e4:	b011      	add	sp, #68	; 0x44
     7e6:	bc3c      	pop	{r2, r3, r4, r5}
     7e8:	4690      	mov	r8, r2
     7ea:	4699      	mov	r9, r3
     7ec:	46a2      	mov	sl, r4
     7ee:	46ab      	mov	fp, r5
     7f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7f2:	46c0      	nop			; (mov r8, r8)
     7f4:	00001971 	.word	0x00001971
     7f8:	40000400 	.word	0x40000400
     7fc:	00002719 	.word	0x00002719
     800:	0000268d 	.word	0x0000268d
     804:	00001819 	.word	0x00001819
     808:	00002735 	.word	0x00002735
     80c:	00001641 	.word	0x00001641
     810:	00001669 	.word	0x00001669
     814:	41002000 	.word	0x41002000
     818:	00001869 	.word	0x00001869
     81c:	000027f5 	.word	0x000027f5
     820:	00000969 	.word	0x00000969
     824:	000020b9 	.word	0x000020b9
     828:	20000a9c 	.word	0x20000a9c

0000082c <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
     82c:	b510      	push	{r4, lr}
     82e:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     830:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     832:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     834:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     836:	2c00      	cmp	r4, #0
     838:	d00d      	beq.n	856 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     83a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
     83c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     83e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     840:	2a00      	cmp	r2, #0
     842:	d108      	bne.n	856 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     844:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     846:	2a00      	cmp	r2, #0
     848:	d1fc      	bne.n	844 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
     84a:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     84c:	2102      	movs	r1, #2
     84e:	7e1a      	ldrb	r2, [r3, #24]
     850:	420a      	tst	r2, r1
     852:	d0fc      	beq.n	84e <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     854:	2000      	movs	r0, #0
}
     856:	bd10      	pop	{r4, pc}

00000858 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
     858:	b510      	push	{r4, lr}
     85a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     85c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     85e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     860:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     862:	2a00      	cmp	r2, #0
     864:	d033      	beq.n	8ce <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     866:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
     868:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     86a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     86c:	2b00      	cmp	r3, #0
     86e:	d12e      	bne.n	8ce <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     870:	7e23      	ldrb	r3, [r4, #24]
     872:	075a      	lsls	r2, r3, #29
     874:	d52b      	bpl.n	8ce <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     876:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     878:	2b00      	cmp	r3, #0
     87a:	d1fc      	bne.n	876 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     87c:	8b63      	ldrh	r3, [r4, #26]
     87e:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
     880:	069a      	lsls	r2, r3, #26
     882:	d021      	beq.n	8c8 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
     884:	079a      	lsls	r2, r3, #30
     886:	d503      	bpl.n	890 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     888:	2302      	movs	r3, #2
     88a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
     88c:	201a      	movs	r0, #26
     88e:	e01e      	b.n	8ce <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     890:	075a      	lsls	r2, r3, #29
     892:	d503      	bpl.n	89c <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     894:	2304      	movs	r3, #4
     896:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
     898:	201e      	movs	r0, #30
     89a:	e018      	b.n	8ce <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     89c:	07da      	lsls	r2, r3, #31
     89e:	d503      	bpl.n	8a8 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     8a0:	2301      	movs	r3, #1
     8a2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
     8a4:	2013      	movs	r0, #19
     8a6:	e012      	b.n	8ce <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     8a8:	06da      	lsls	r2, r3, #27
     8aa:	d505      	bpl.n	8b8 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     8ac:	8b62      	ldrh	r2, [r4, #26]
     8ae:	2310      	movs	r3, #16
     8b0:	4313      	orrs	r3, r2
     8b2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
     8b4:	2042      	movs	r0, #66	; 0x42
     8b6:	e00a      	b.n	8ce <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     8b8:	069a      	lsls	r2, r3, #26
     8ba:	d505      	bpl.n	8c8 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     8bc:	8b62      	ldrh	r2, [r4, #26]
     8be:	2320      	movs	r3, #32
     8c0:	4313      	orrs	r3, r2
     8c2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
     8c4:	2041      	movs	r0, #65	; 0x41
     8c6:	e002      	b.n	8ce <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
     8c8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     8ca:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
     8cc:	2000      	movs	r0, #0
}
     8ce:	bd10      	pop	{r4, pc}

000008d0 <_usart_read_buffer>:
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     8d0:	6803      	ldr	r3, [r0, #0]

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
     8d2:	8582      	strh	r2, [r0, #44]	; 0x2c
	module->rx_buffer_ptr              = rx_data;
     8d4:	6241      	str	r1, [r0, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
     8d6:	2105      	movs	r1, #5
     8d8:	2232      	movs	r2, #50	; 0x32
     8da:	5481      	strb	r1, [r0, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     8dc:	2204      	movs	r2, #4
     8de:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
     8e0:	7a02      	ldrb	r2, [r0, #8]
     8e2:	2a00      	cmp	r2, #0
     8e4:	d001      	beq.n	8ea <_usart_read_buffer+0x1a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
     8e6:	2220      	movs	r2, #32
     8e8:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
     8ea:	7a42      	ldrb	r2, [r0, #9]
     8ec:	2a00      	cmp	r2, #0
     8ee:	d001      	beq.n	8f4 <_usart_read_buffer+0x24>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
     8f0:	2208      	movs	r2, #8
     8f2:	759a      	strb	r2, [r3, #22]
	}
#endif
}
     8f4:	4770      	bx	lr
     8f6:	46c0      	nop			; (mov r8, r8)

000008f8 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     8f8:	1c93      	adds	r3, r2, #2
     8fa:	009b      	lsls	r3, r3, #2
     8fc:	18c3      	adds	r3, r0, r3
     8fe:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     900:	2301      	movs	r3, #1
     902:	4093      	lsls	r3, r2
     904:	1c1a      	adds	r2, r3, #0
     906:	2330      	movs	r3, #48	; 0x30
     908:	5cc1      	ldrb	r1, [r0, r3]
     90a:	430a      	orrs	r2, r1
     90c:	54c2      	strb	r2, [r0, r3]
}
     90e:	4770      	bx	lr

00000910 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
     910:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     912:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
     914:	2a00      	cmp	r2, #0
     916:	d011      	beq.n	93c <usart_write_buffer_job+0x2c>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
     918:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
     91a:	b2a4      	uxth	r4, r4
		return STATUS_BUSY;
     91c:	2305      	movs	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
     91e:	2c00      	cmp	r4, #0
     920:	d10c      	bne.n	93c <usart_write_buffer_job+0x2c>
		return STATUS_BUSY;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
     922:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     924:	231c      	movs	r3, #28
	if (module->remaining_tx_buffer_length > 0) {
		return STATUS_BUSY;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
     926:	2c00      	cmp	r4, #0
     928:	d008      	beq.n	93c <usart_write_buffer_job+0x2c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     92a:	6803      	ldr	r3, [r0, #0]

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
     92c:	85c2      	strh	r2, [r0, #46]	; 0x2e
	module->tx_buffer_ptr              = tx_data;
     92e:	6281      	str	r1, [r0, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
     930:	2105      	movs	r1, #5
     932:	2233      	movs	r2, #51	; 0x33
     934:	5481      	strb	r1, [r0, r2]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
     936:	2201      	movs	r2, #1
     938:	759a      	strb	r2, [r3, #22]
	}

	/* Issue internal asynchronous write */
	_usart_write_buffer(module, tx_data, length);

	return STATUS_OK;
     93a:	2300      	movs	r3, #0
}
     93c:	1c18      	adds	r0, r3, #0
     93e:	bd10      	pop	{r4, pc}

00000940 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     940:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     942:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
     944:	2a00      	cmp	r2, #0
     946:	d00b      	beq.n	960 <usart_read_buffer_job+0x20>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     948:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     94a:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     94c:	2c00      	cmp	r4, #0
     94e:	d007      	beq.n	960 <usart_read_buffer_job+0x20>
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     950:	8d84      	ldrh	r4, [r0, #44]	; 0x2c
     952:	b2a4      	uxth	r4, r4
		return STATUS_BUSY;
     954:	2305      	movs	r3, #5
	if (!(module->receiver_enabled)) {
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     956:	2c00      	cmp	r4, #0
     958:	d102      	bne.n	960 <usart_read_buffer_job+0x20>
		return STATUS_BUSY;
	}

	/* Issue internal asynchronous read */
	_usart_read_buffer(module, rx_data, length);
     95a:	4b02      	ldr	r3, [pc, #8]	; (964 <usart_read_buffer_job+0x24>)
     95c:	4798      	blx	r3

	return STATUS_OK;
     95e:	2300      	movs	r3, #0
}
     960:	1c18      	adds	r0, r3, #0
     962:	bd10      	pop	{r4, pc}
     964:	000008d1 	.word	0x000008d1

00000968 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     96a:	0080      	lsls	r0, r0, #2
     96c:	4b64      	ldr	r3, [pc, #400]	; (b00 <_usart_interrupt_handler+0x198>)
     96e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     970:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     972:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     974:	2b00      	cmp	r3, #0
     976:	d1fc      	bne.n	972 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     978:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     97a:	7da6      	ldrb	r6, [r4, #22]
     97c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
     97e:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
     980:	5ceb      	ldrb	r3, [r5, r3]
     982:	2230      	movs	r2, #48	; 0x30
     984:	5caf      	ldrb	r7, [r5, r2]
     986:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     988:	07f1      	lsls	r1, r6, #31
     98a:	d520      	bpl.n	9ce <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
     98c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     98e:	b29b      	uxth	r3, r3
     990:	2b00      	cmp	r3, #0
     992:	d01a      	beq.n	9ca <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     994:	6aab      	ldr	r3, [r5, #40]	; 0x28
     996:	781a      	ldrb	r2, [r3, #0]
     998:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     99a:	1c59      	adds	r1, r3, #1
     99c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     99e:	7969      	ldrb	r1, [r5, #5]
     9a0:	2901      	cmp	r1, #1
     9a2:	d104      	bne.n	9ae <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     9a4:	7859      	ldrb	r1, [r3, #1]
     9a6:	0209      	lsls	r1, r1, #8
     9a8:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
     9aa:	3302      	adds	r3, #2
     9ac:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     9ae:	05d3      	lsls	r3, r2, #23
     9b0:	0ddb      	lsrs	r3, r3, #23
     9b2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     9b4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     9b6:	3b01      	subs	r3, #1
     9b8:	b29b      	uxth	r3, r3
     9ba:	85eb      	strh	r3, [r5, #46]	; 0x2e
     9bc:	2b00      	cmp	r3, #0
     9be:	d106      	bne.n	9ce <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     9c0:	2301      	movs	r3, #1
     9c2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     9c4:	2302      	movs	r3, #2
     9c6:	75a3      	strb	r3, [r4, #22]
     9c8:	e001      	b.n	9ce <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     9ca:	2301      	movs	r3, #1
     9cc:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     9ce:	07b2      	lsls	r2, r6, #30
     9d0:	d509      	bpl.n	9e6 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     9d2:	2302      	movs	r3, #2
     9d4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     9d6:	2200      	movs	r2, #0
     9d8:	2333      	movs	r3, #51	; 0x33
     9da:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     9dc:	07fb      	lsls	r3, r7, #31
     9de:	d502      	bpl.n	9e6 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     9e0:	1c28      	adds	r0, r5, #0
     9e2:	68e9      	ldr	r1, [r5, #12]
     9e4:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     9e6:	0772      	lsls	r2, r6, #29
     9e8:	d56a      	bpl.n	ac0 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
     9ea:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     9ec:	b29b      	uxth	r3, r3
     9ee:	2b00      	cmp	r3, #0
     9f0:	d064      	beq.n	abc <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     9f2:	8b63      	ldrh	r3, [r4, #26]
     9f4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     9f6:	0719      	lsls	r1, r3, #28
     9f8:	d402      	bmi.n	a00 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     9fa:	223f      	movs	r2, #63	; 0x3f
     9fc:	4013      	ands	r3, r2
     9fe:	e001      	b.n	a04 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
     a00:	2237      	movs	r2, #55	; 0x37
     a02:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     a04:	2b00      	cmp	r3, #0
     a06:	d037      	beq.n	a78 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     a08:	079a      	lsls	r2, r3, #30
     a0a:	d507      	bpl.n	a1c <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     a0c:	221a      	movs	r2, #26
     a0e:	2332      	movs	r3, #50	; 0x32
     a10:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
     a12:	8b62      	ldrh	r2, [r4, #26]
     a14:	2302      	movs	r3, #2
     a16:	4313      	orrs	r3, r2
     a18:	8363      	strh	r3, [r4, #26]
     a1a:	e027      	b.n	a6c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     a1c:	0759      	lsls	r1, r3, #29
     a1e:	d507      	bpl.n	a30 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     a20:	221e      	movs	r2, #30
     a22:	2332      	movs	r3, #50	; 0x32
     a24:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
     a26:	8b62      	ldrh	r2, [r4, #26]
     a28:	2304      	movs	r3, #4
     a2a:	4313      	orrs	r3, r2
     a2c:	8363      	strh	r3, [r4, #26]
     a2e:	e01d      	b.n	a6c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     a30:	07da      	lsls	r2, r3, #31
     a32:	d507      	bpl.n	a44 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     a34:	2213      	movs	r2, #19
     a36:	2332      	movs	r3, #50	; 0x32
     a38:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
     a3a:	8b62      	ldrh	r2, [r4, #26]
     a3c:	2301      	movs	r3, #1
     a3e:	4313      	orrs	r3, r2
     a40:	8363      	strh	r3, [r4, #26]
     a42:	e013      	b.n	a6c <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     a44:	06d9      	lsls	r1, r3, #27
     a46:	d507      	bpl.n	a58 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
     a48:	2242      	movs	r2, #66	; 0x42
     a4a:	2332      	movs	r3, #50	; 0x32
     a4c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     a4e:	8b62      	ldrh	r2, [r4, #26]
     a50:	2310      	movs	r3, #16
     a52:	4313      	orrs	r3, r2
     a54:	8363      	strh	r3, [r4, #26]
     a56:	e009      	b.n	a6c <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     a58:	2220      	movs	r2, #32
     a5a:	421a      	tst	r2, r3
     a5c:	d006      	beq.n	a6c <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     a5e:	2241      	movs	r2, #65	; 0x41
     a60:	2332      	movs	r3, #50	; 0x32
     a62:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     a64:	8b62      	ldrh	r2, [r4, #26]
     a66:	2320      	movs	r3, #32
     a68:	4313      	orrs	r3, r2
     a6a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     a6c:	077a      	lsls	r2, r7, #29
     a6e:	d527      	bpl.n	ac0 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     a70:	1c28      	adds	r0, r5, #0
     a72:	696b      	ldr	r3, [r5, #20]
     a74:	4798      	blx	r3
     a76:	e023      	b.n	ac0 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     a78:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     a7a:	05d2      	lsls	r2, r2, #23
     a7c:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     a7e:	b2d3      	uxtb	r3, r2
     a80:	6a69      	ldr	r1, [r5, #36]	; 0x24
     a82:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     a84:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     a86:	1c59      	adds	r1, r3, #1
     a88:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     a8a:	7969      	ldrb	r1, [r5, #5]
     a8c:	2901      	cmp	r1, #1
     a8e:	d104      	bne.n	a9a <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
     a90:	0a12      	lsrs	r2, r2, #8
     a92:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
     a94:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     a96:	3301      	adds	r3, #1
     a98:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     a9a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     a9c:	3b01      	subs	r3, #1
     a9e:	b29b      	uxth	r3, r3
     aa0:	85ab      	strh	r3, [r5, #44]	; 0x2c
     aa2:	2b00      	cmp	r3, #0
     aa4:	d10c      	bne.n	ac0 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     aa6:	2304      	movs	r3, #4
     aa8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     aaa:	2200      	movs	r2, #0
     aac:	2332      	movs	r3, #50	; 0x32
     aae:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     ab0:	07ba      	lsls	r2, r7, #30
     ab2:	d505      	bpl.n	ac0 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     ab4:	1c28      	adds	r0, r5, #0
     ab6:	692b      	ldr	r3, [r5, #16]
     ab8:	4798      	blx	r3
     aba:	e001      	b.n	ac0 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     abc:	2304      	movs	r3, #4
     abe:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     ac0:	06f1      	lsls	r1, r6, #27
     ac2:	d507      	bpl.n	ad4 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     ac4:	2310      	movs	r3, #16
     ac6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     ac8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     aca:	06fa      	lsls	r2, r7, #27
     acc:	d502      	bpl.n	ad4 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     ace:	1c28      	adds	r0, r5, #0
     ad0:	69eb      	ldr	r3, [r5, #28]
     ad2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     ad4:	06b1      	lsls	r1, r6, #26
     ad6:	d507      	bpl.n	ae8 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     ad8:	2320      	movs	r3, #32
     ada:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     adc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     ade:	073a      	lsls	r2, r7, #28
     ae0:	d502      	bpl.n	ae8 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     ae2:	1c28      	adds	r0, r5, #0
     ae4:	69ab      	ldr	r3, [r5, #24]
     ae6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     ae8:	0731      	lsls	r1, r6, #28
     aea:	d507      	bpl.n	afc <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     aec:	2308      	movs	r3, #8
     aee:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     af0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     af2:	06ba      	lsls	r2, r7, #26
     af4:	d502      	bpl.n	afc <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     af6:	6a2b      	ldr	r3, [r5, #32]
     af8:	1c28      	adds	r0, r5, #0
     afa:	4798      	blx	r3
		}
	}
#endif
}
     afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     afe:	46c0      	nop			; (mov r8, r8)
     b00:	20000a9c 	.word	0x20000a9c

00000b04 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     b04:	b5f0      	push	{r4, r5, r6, r7, lr}
     b06:	4647      	mov	r7, r8
     b08:	b480      	push	{r7}
     b0a:	1c0c      	adds	r4, r1, #0
     b0c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     b0e:	2800      	cmp	r0, #0
     b10:	d10c      	bne.n	b2c <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
     b12:	2a00      	cmp	r2, #0
     b14:	dd0d      	ble.n	b32 <_read+0x2e>
     b16:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     b18:	4e09      	ldr	r6, [pc, #36]	; (b40 <_read+0x3c>)
     b1a:	4d0a      	ldr	r5, [pc, #40]	; (b44 <_read+0x40>)
     b1c:	6830      	ldr	r0, [r6, #0]
     b1e:	1c21      	adds	r1, r4, #0
     b20:	682b      	ldr	r3, [r5, #0]
     b22:	4798      	blx	r3
		ptr++;
     b24:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     b26:	42bc      	cmp	r4, r7
     b28:	d1f8      	bne.n	b1c <_read+0x18>
     b2a:	e004      	b.n	b36 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     b2c:	2001      	movs	r0, #1
     b2e:	4240      	negs	r0, r0
     b30:	e002      	b.n	b38 <_read+0x34>
	}

	for (; len > 0; --len) {
     b32:	2000      	movs	r0, #0
     b34:	e000      	b.n	b38 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     b36:	4640      	mov	r0, r8
	}
	return nChars;
}
     b38:	bc04      	pop	{r2}
     b3a:	4690      	mov	r8, r2
     b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b3e:	46c0      	nop			; (mov r8, r8)
     b40:	20000a54 	.word	0x20000a54
     b44:	20000a4c 	.word	0x20000a4c

00000b48 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     b48:	b5f0      	push	{r4, r5, r6, r7, lr}
     b4a:	4647      	mov	r7, r8
     b4c:	b480      	push	{r7}
     b4e:	1c0e      	adds	r6, r1, #0
     b50:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     b52:	3801      	subs	r0, #1
     b54:	2802      	cmp	r0, #2
     b56:	d810      	bhi.n	b7a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     b58:	2a00      	cmp	r2, #0
     b5a:	d011      	beq.n	b80 <_write+0x38>
     b5c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     b5e:	4b0d      	ldr	r3, [pc, #52]	; (b94 <_write+0x4c>)
     b60:	4698      	mov	r8, r3
     b62:	4f0d      	ldr	r7, [pc, #52]	; (b98 <_write+0x50>)
     b64:	4643      	mov	r3, r8
     b66:	6818      	ldr	r0, [r3, #0]
     b68:	5d31      	ldrb	r1, [r6, r4]
     b6a:	683b      	ldr	r3, [r7, #0]
     b6c:	4798      	blx	r3
     b6e:	2800      	cmp	r0, #0
     b70:	db08      	blt.n	b84 <_write+0x3c>
			return -1;
		}
		++nChars;
     b72:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     b74:	42a5      	cmp	r5, r4
     b76:	d1f5      	bne.n	b64 <_write+0x1c>
     b78:	e007      	b.n	b8a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     b7a:	2001      	movs	r0, #1
     b7c:	4240      	negs	r0, r0
     b7e:	e005      	b.n	b8c <_write+0x44>
	}

	for (; len != 0; --len) {
     b80:	2000      	movs	r0, #0
     b82:	e003      	b.n	b8c <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     b84:	2001      	movs	r0, #1
     b86:	4240      	negs	r0, r0
     b88:	e000      	b.n	b8c <_write+0x44>
		}
		++nChars;
     b8a:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
     b8c:	bc04      	pop	{r2}
     b8e:	4690      	mov	r8, r2
     b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b92:	46c0      	nop			; (mov r8, r8)
     b94:	20000a54 	.word	0x20000a54
     b98:	20000a50 	.word	0x20000a50

00000b9c <display_menu>:
#include "asf.h"
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

void display_menu(menu_link menu) {
     b9c:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     b9e:	4b08      	ldr	r3, [pc, #32]	; (bc0 <display_menu+0x24>)
     ba0:	7819      	ldrb	r1, [r3, #0]
     ba2:	4a08      	ldr	r2, [pc, #32]	; (bc4 <display_menu+0x28>)
     ba4:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
     ba6:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
     ba8:	3804      	subs	r0, #4
     baa:	0083      	lsls	r3, r0, #2
     bac:	1818      	adds	r0, r3, r0
     bae:	0080      	lsls	r0, r0, #2
     bb0:	4b05      	ldr	r3, [pc, #20]	; (bc8 <display_menu+0x2c>)
     bb2:	18c0      	adds	r0, r0, r3
     bb4:	4b05      	ldr	r3, [pc, #20]	; (bcc <display_menu+0x30>)
     bb6:	4798      	blx	r3
	ssd1306_write_display();
     bb8:	4b05      	ldr	r3, [pc, #20]	; (bd0 <display_menu+0x34>)
     bba:	4798      	blx	r3
}
     bbc:	bd08      	pop	{r3, pc}
     bbe:	46c0      	nop			; (mov r8, r8)
     bc0:	20000a58 	.word	0x20000a58
     bc4:	20000a59 	.word	0x20000a59
     bc8:	20000090 	.word	0x20000090
     bcc:	00001481 	.word	0x00001481
     bd0:	00000391 	.word	0x00000391

00000bd4 <is_view>:

uint8_t is_view(menu_link l) {
	if(l <= VIEW_MAX_INDEX) return 1;
     bd4:	2300      	movs	r3, #0
     bd6:	2203      	movs	r2, #3
     bd8:	4282      	cmp	r2, r0
     bda:	415b      	adcs	r3, r3
     bdc:	b2d8      	uxtb	r0, r3
	return 0;
     bde:	4770      	bx	lr

00000be0 <draw_speed_view>:
//Redraws current view and updates data
void refresh_view() {
	
}

void draw_speed_view() {
     be0:	b508      	push	{r3, lr}
	ssd1306_clear_display();
     be2:	4b04      	ldr	r3, [pc, #16]	; (bf4 <draw_speed_view+0x14>)
     be4:	4798      	blx	r3
	ssd1306_draw_huge_number(15,1,device.speed);
     be6:	4b04      	ldr	r3, [pc, #16]	; (bf8 <draw_speed_view+0x18>)
     be8:	781a      	ldrb	r2, [r3, #0]
     bea:	200f      	movs	r0, #15
     bec:	2101      	movs	r1, #1
     bee:	4b03      	ldr	r3, [pc, #12]	; (bfc <draw_speed_view+0x1c>)
     bf0:	4798      	blx	r3
     bf2:	bd08      	pop	{r3, pc}
     bf4:	000003e5 	.word	0x000003e5
     bf8:	20000a80 	.word	0x20000a80
     bfc:	0000045d 	.word	0x0000045d

00000c00 <display_view>:
 */ 

#include "menus.h"
#include "views.h"

void display_view(menu_link view) {
     c00:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     c02:	4b05      	ldr	r3, [pc, #20]	; (c18 <display_view+0x18>)
     c04:	7819      	ldrb	r1, [r3, #0]
     c06:	4a05      	ldr	r2, [pc, #20]	; (c1c <display_view+0x1c>)
     c08:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = view;
     c0a:	7018      	strb	r0, [r3, #0]
	
	if(view == SPEED_VIEW) {
     c0c:	2800      	cmp	r0, #0
     c0e:	d101      	bne.n	c14 <display_view+0x14>
		draw_speed_view();
     c10:	4b03      	ldr	r3, [pc, #12]	; (c20 <display_view+0x20>)
     c12:	4798      	blx	r3
	}
}
     c14:	bd08      	pop	{r3, pc}
     c16:	46c0      	nop			; (mov r8, r8)
     c18:	20000a58 	.word	0x20000a58
     c1c:	20000a59 	.word	0x20000a59
     c20:	00000be1 	.word	0x00000be1

00000c24 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     c24:	1c93      	adds	r3, r2, #2
     c26:	009b      	lsls	r3, r3, #2
     c28:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
     c2a:	2a02      	cmp	r2, #2
     c2c:	d104      	bne.n	c38 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
     c2e:	7e02      	ldrb	r2, [r0, #24]
     c30:	2310      	movs	r3, #16
     c32:	4313      	orrs	r3, r2
     c34:	7603      	strb	r3, [r0, #24]
     c36:	e00c      	b.n	c52 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
     c38:	2a03      	cmp	r2, #3
     c3a:	d104      	bne.n	c46 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
     c3c:	7e02      	ldrb	r2, [r0, #24]
     c3e:	2320      	movs	r3, #32
     c40:	4313      	orrs	r3, r2
     c42:	7603      	strb	r3, [r0, #24]
     c44:	e005      	b.n	c52 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
     c46:	2301      	movs	r3, #1
     c48:	4093      	lsls	r3, r2
     c4a:	1c1a      	adds	r2, r3, #0
     c4c:	7e03      	ldrb	r3, [r0, #24]
     c4e:	431a      	orrs	r2, r3
     c50:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
     c52:	2000      	movs	r0, #0
     c54:	4770      	bx	lr
     c56:	46c0      	nop			; (mov r8, r8)

00000c58 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     c58:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     c5a:	0080      	lsls	r0, r0, #2
     c5c:	4b14      	ldr	r3, [pc, #80]	; (cb0 <_tc_interrupt_handler+0x58>)
     c5e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     c60:	6822      	ldr	r2, [r4, #0]
     c62:	7b95      	ldrb	r5, [r2, #14]
     c64:	7e23      	ldrb	r3, [r4, #24]
     c66:	401d      	ands	r5, r3
     c68:	7e63      	ldrb	r3, [r4, #25]
     c6a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     c6c:	07eb      	lsls	r3, r5, #31
     c6e:	d505      	bpl.n	c7c <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     c70:	1c20      	adds	r0, r4, #0
     c72:	68a2      	ldr	r2, [r4, #8]
     c74:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     c76:	2301      	movs	r3, #1
     c78:	6822      	ldr	r2, [r4, #0]
     c7a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     c7c:	07ab      	lsls	r3, r5, #30
     c7e:	d505      	bpl.n	c8c <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
     c80:	1c20      	adds	r0, r4, #0
     c82:	68e2      	ldr	r2, [r4, #12]
     c84:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     c86:	2302      	movs	r3, #2
     c88:	6822      	ldr	r2, [r4, #0]
     c8a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     c8c:	06eb      	lsls	r3, r5, #27
     c8e:	d505      	bpl.n	c9c <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     c90:	1c20      	adds	r0, r4, #0
     c92:	6922      	ldr	r2, [r4, #16]
     c94:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     c96:	2310      	movs	r3, #16
     c98:	6822      	ldr	r2, [r4, #0]
     c9a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     c9c:	06ab      	lsls	r3, r5, #26
     c9e:	d505      	bpl.n	cac <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     ca0:	1c20      	adds	r0, r4, #0
     ca2:	6962      	ldr	r2, [r4, #20]
     ca4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     ca6:	6823      	ldr	r3, [r4, #0]
     ca8:	2220      	movs	r2, #32
     caa:	739a      	strb	r2, [r3, #14]
	}
}
     cac:	bd38      	pop	{r3, r4, r5, pc}
     cae:	46c0      	nop			; (mov r8, r8)
     cb0:	20000a84 	.word	0x20000a84

00000cb4 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     cb4:	b508      	push	{r3, lr}
     cb6:	2000      	movs	r0, #0
     cb8:	4b01      	ldr	r3, [pc, #4]	; (cc0 <TC3_Handler+0xc>)
     cba:	4798      	blx	r3
     cbc:	bd08      	pop	{r3, pc}
     cbe:	46c0      	nop			; (mov r8, r8)
     cc0:	00000c59 	.word	0x00000c59

00000cc4 <TC4_Handler>:
     cc4:	b508      	push	{r3, lr}
     cc6:	2001      	movs	r0, #1
     cc8:	4b01      	ldr	r3, [pc, #4]	; (cd0 <TC4_Handler+0xc>)
     cca:	4798      	blx	r3
     ccc:	bd08      	pop	{r3, pc}
     cce:	46c0      	nop			; (mov r8, r8)
     cd0:	00000c59 	.word	0x00000c59

00000cd4 <TC5_Handler>:
     cd4:	b508      	push	{r3, lr}
     cd6:	2002      	movs	r0, #2
     cd8:	4b01      	ldr	r3, [pc, #4]	; (ce0 <TC5_Handler+0xc>)
     cda:	4798      	blx	r3
     cdc:	bd08      	pop	{r3, pc}
     cde:	46c0      	nop			; (mov r8, r8)
     ce0:	00000c59 	.word	0x00000c59

00000ce4 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
     ce4:	b570      	push	{r4, r5, r6, lr}
     ce6:	b084      	sub	sp, #16
     ce8:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
     cea:	ab01      	add	r3, sp, #4
     cec:	4a0a      	ldr	r2, [pc, #40]	; (d18 <_tc_get_inst_index+0x34>)
     cee:	ca70      	ldmia	r2!, {r4, r5, r6}
     cf0:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     cf2:	9b01      	ldr	r3, [sp, #4]
     cf4:	4283      	cmp	r3, r0
     cf6:	d00a      	beq.n	d0e <_tc_get_inst_index+0x2a>
     cf8:	9c02      	ldr	r4, [sp, #8]
     cfa:	4284      	cmp	r4, r0
     cfc:	d005      	beq.n	d0a <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     cfe:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     d00:	9d03      	ldr	r5, [sp, #12]
     d02:	428d      	cmp	r5, r1
     d04:	d105      	bne.n	d12 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     d06:	2002      	movs	r0, #2
     d08:	e002      	b.n	d10 <_tc_get_inst_index+0x2c>
     d0a:	2001      	movs	r0, #1
     d0c:	e000      	b.n	d10 <_tc_get_inst_index+0x2c>
     d0e:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
     d10:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     d12:	b004      	add	sp, #16
     d14:	bd70      	pop	{r4, r5, r6, pc}
     d16:	46c0      	nop			; (mov r8, r8)
     d18:	00007774 	.word	0x00007774

00000d1c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
     d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d1e:	464f      	mov	r7, r9
     d20:	4646      	mov	r6, r8
     d22:	b4c0      	push	{r6, r7}
     d24:	b087      	sub	sp, #28
     d26:	1c04      	adds	r4, r0, #0
     d28:	1c0d      	adds	r5, r1, #0
     d2a:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
     d2c:	1c08      	adds	r0, r1, #0
     d2e:	4b90      	ldr	r3, [pc, #576]	; (f70 <tc_init+0x254>)
     d30:	4798      	blx	r3
     d32:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
     d34:	4f8f      	ldr	r7, [pc, #572]	; (f74 <tc_init+0x258>)
     d36:	1c39      	adds	r1, r7, #0
     d38:	310c      	adds	r1, #12
     d3a:	a805      	add	r0, sp, #20
     d3c:	2203      	movs	r2, #3
     d3e:	4e8e      	ldr	r6, [pc, #568]	; (f78 <tc_init+0x25c>)
     d40:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
     d42:	1c39      	adds	r1, r7, #0
     d44:	3110      	adds	r1, #16
     d46:	a803      	add	r0, sp, #12
     d48:	2206      	movs	r2, #6
     d4a:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
     d4c:	2300      	movs	r3, #0
     d4e:	60a3      	str	r3, [r4, #8]
     d50:	60e3      	str	r3, [r4, #12]
     d52:	6123      	str	r3, [r4, #16]
     d54:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
     d56:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
     d58:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
     d5a:	4648      	mov	r0, r9
     d5c:	0082      	lsls	r2, r0, #2
     d5e:	4b87      	ldr	r3, [pc, #540]	; (f7c <tc_init+0x260>)
     d60:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
     d62:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     d64:	4641      	mov	r1, r8
     d66:	788b      	ldrb	r3, [r1, #2]
     d68:	2b08      	cmp	r3, #8
     d6a:	d104      	bne.n	d76 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     d6c:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     d6e:	464a      	mov	r2, r9
     d70:	07d2      	lsls	r2, r2, #31
     d72:	d400      	bmi.n	d76 <tc_init+0x5a>
     d74:	e0f6      	b.n	f64 <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
     d76:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     d78:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     d7a:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     d7c:	07d9      	lsls	r1, r3, #31
     d7e:	d500      	bpl.n	d82 <tc_init+0x66>
     d80:	e0f0      	b.n	f64 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     d82:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
     d84:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     d86:	06da      	lsls	r2, r3, #27
     d88:	d500      	bpl.n	d8c <tc_init+0x70>
     d8a:	e0eb      	b.n	f64 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
     d8c:	882b      	ldrh	r3, [r5, #0]
     d8e:	0799      	lsls	r1, r3, #30
     d90:	d500      	bpl.n	d94 <tc_init+0x78>
     d92:	e0e7      	b.n	f64 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
     d94:	4642      	mov	r2, r8
     d96:	7c13      	ldrb	r3, [r2, #16]
     d98:	2b00      	cmp	r3, #0
     d9a:	d00c      	beq.n	db6 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d9c:	a902      	add	r1, sp, #8
     d9e:	2301      	movs	r3, #1
     da0:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     da2:	2200      	movs	r2, #0
     da4:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
     da6:	4640      	mov	r0, r8
     da8:	6980      	ldr	r0, [r0, #24]
     daa:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     dac:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     dae:	4642      	mov	r2, r8
     db0:	7d10      	ldrb	r0, [r2, #20]
     db2:	4b73      	ldr	r3, [pc, #460]	; (f80 <tc_init+0x264>)
     db4:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
     db6:	4640      	mov	r0, r8
     db8:	7f03      	ldrb	r3, [r0, #28]
     dba:	2b00      	cmp	r3, #0
     dbc:	d00b      	beq.n	dd6 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     dbe:	a902      	add	r1, sp, #8
     dc0:	2301      	movs	r3, #1
     dc2:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     dc4:	2200      	movs	r2, #0
     dc6:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
     dc8:	6a42      	ldr	r2, [r0, #36]	; 0x24
     dca:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     dcc:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     dce:	6a03      	ldr	r3, [r0, #32]
     dd0:	b2d8      	uxtb	r0, r3
     dd2:	4b6b      	ldr	r3, [pc, #428]	; (f80 <tc_init+0x264>)
     dd4:	4798      	blx	r3
     dd6:	4b6b      	ldr	r3, [pc, #428]	; (f84 <tc_init+0x268>)
     dd8:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
     dda:	4648      	mov	r0, r9
     ddc:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     dde:	a803      	add	r0, sp, #12
     de0:	5a12      	ldrh	r2, [r2, r0]
     de2:	430a      	orrs	r2, r1
     de4:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
     de6:	4641      	mov	r1, r8
     de8:	788b      	ldrb	r3, [r1, #2]
     dea:	2b08      	cmp	r3, #8
     dec:	d108      	bne.n	e00 <tc_init+0xe4>
     dee:	4b65      	ldr	r3, [pc, #404]	; (f84 <tc_init+0x268>)
     df0:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
     df2:	4648      	mov	r0, r9
     df4:	3001      	adds	r0, #1
     df6:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     df8:	a903      	add	r1, sp, #12
     dfa:	5a41      	ldrh	r1, [r0, r1]
     dfc:	430a      	orrs	r2, r1
     dfe:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
     e00:	a901      	add	r1, sp, #4
     e02:	4642      	mov	r2, r8
     e04:	7813      	ldrb	r3, [r2, #0]
     e06:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
     e08:	ab05      	add	r3, sp, #20
     e0a:	4648      	mov	r0, r9
     e0c:	5c1e      	ldrb	r6, [r3, r0]
     e0e:	1c30      	adds	r0, r6, #0
     e10:	4b5d      	ldr	r3, [pc, #372]	; (f88 <tc_init+0x26c>)
     e12:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
     e14:	1c30      	adds	r0, r6, #0
     e16:	4b5d      	ldr	r3, [pc, #372]	; (f8c <tc_init+0x270>)
     e18:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
     e1a:	4641      	mov	r1, r8
     e1c:	8888      	ldrh	r0, [r1, #4]
     e1e:	890b      	ldrh	r3, [r1, #8]
     e20:	4303      	orrs	r3, r0
     e22:	7988      	ldrb	r0, [r1, #6]
     e24:	788a      	ldrb	r2, [r1, #2]
     e26:	4310      	orrs	r0, r2
     e28:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
     e2a:	784b      	ldrb	r3, [r1, #1]
     e2c:	2b00      	cmp	r3, #0
     e2e:	d002      	beq.n	e36 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
     e30:	2380      	movs	r3, #128	; 0x80
     e32:	011b      	lsls	r3, r3, #4
     e34:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e36:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e38:	227f      	movs	r2, #127	; 0x7f
     e3a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     e3c:	4393      	bics	r3, r2
     e3e:	d1fc      	bne.n	e3a <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
     e40:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
     e42:	4642      	mov	r2, r8
     e44:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
     e46:	1e43      	subs	r3, r0, #1
     e48:	4198      	sbcs	r0, r3
     e4a:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
     e4c:	7b93      	ldrb	r3, [r2, #14]
     e4e:	2b00      	cmp	r3, #0
     e50:	d001      	beq.n	e56 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
     e52:	2301      	movs	r3, #1
     e54:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e56:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e58:	227f      	movs	r2, #127	; 0x7f
     e5a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
     e5c:	4393      	bics	r3, r2
     e5e:	d1fc      	bne.n	e5a <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
     e60:	23ff      	movs	r3, #255	; 0xff
     e62:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
     e64:	2800      	cmp	r0, #0
     e66:	d005      	beq.n	e74 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e68:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e6a:	227f      	movs	r2, #127	; 0x7f
     e6c:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
     e6e:	4393      	bics	r3, r2
     e70:	d1fc      	bne.n	e6c <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
     e72:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
     e74:	4643      	mov	r3, r8
     e76:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     e78:	7adb      	ldrb	r3, [r3, #11]
     e7a:	2b00      	cmp	r3, #0
     e7c:	d001      	beq.n	e82 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     e7e:	2310      	movs	r3, #16
     e80:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     e82:	4641      	mov	r1, r8
     e84:	7b0b      	ldrb	r3, [r1, #12]
     e86:	2b00      	cmp	r3, #0
     e88:	d001      	beq.n	e8e <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     e8a:	2320      	movs	r3, #32
     e8c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e8e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e90:	227f      	movs	r2, #127	; 0x7f
     e92:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     e94:	4393      	bics	r3, r2
     e96:	d1fc      	bne.n	e92 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
     e98:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e9a:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e9c:	217f      	movs	r1, #127	; 0x7f
     e9e:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     ea0:	438b      	bics	r3, r1
     ea2:	d1fc      	bne.n	e9e <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     ea4:	7923      	ldrb	r3, [r4, #4]
     ea6:	2b04      	cmp	r3, #4
     ea8:	d005      	beq.n	eb6 <tc_init+0x19a>
     eaa:	2b08      	cmp	r3, #8
     eac:	d041      	beq.n	f32 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
     eae:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     eb0:	2b00      	cmp	r3, #0
     eb2:	d157      	bne.n	f64 <tc_init+0x248>
     eb4:	e024      	b.n	f00 <tc_init+0x1e4>
     eb6:	217f      	movs	r1, #127	; 0x7f
     eb8:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
     eba:	438b      	bics	r3, r1
     ebc:	d1fc      	bne.n	eb8 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
     ebe:	2328      	movs	r3, #40	; 0x28
     ec0:	4642      	mov	r2, r8
     ec2:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
     ec4:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ec6:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ec8:	227f      	movs	r2, #127	; 0x7f
     eca:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
     ecc:	4393      	bics	r3, r2
     ece:	d1fc      	bne.n	eca <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
     ed0:	2329      	movs	r3, #41	; 0x29
     ed2:	4640      	mov	r0, r8
     ed4:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
     ed6:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ed8:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     eda:	227f      	movs	r2, #127	; 0x7f
     edc:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
     ede:	4393      	bics	r3, r2
     ee0:	d1fc      	bne.n	edc <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
     ee2:	232a      	movs	r3, #42	; 0x2a
     ee4:	4641      	mov	r1, r8
     ee6:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
     ee8:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     eea:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     eec:	227f      	movs	r2, #127	; 0x7f
     eee:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     ef0:	4393      	bics	r3, r2
     ef2:	d1fc      	bne.n	eee <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
     ef4:	232b      	movs	r3, #43	; 0x2b
     ef6:	4642      	mov	r2, r8
     ef8:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
     efa:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
     efc:	2000      	movs	r0, #0
     efe:	e031      	b.n	f64 <tc_init+0x248>
     f00:	217f      	movs	r1, #127	; 0x7f
     f02:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
     f04:	438b      	bics	r3, r1
     f06:	d1fc      	bne.n	f02 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
     f08:	4640      	mov	r0, r8
     f0a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
     f0c:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f0e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f10:	227f      	movs	r2, #127	; 0x7f
     f12:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
     f14:	4393      	bics	r3, r2
     f16:	d1fc      	bne.n	f12 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
     f18:	4641      	mov	r1, r8
     f1a:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
     f1c:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f1e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f20:	227f      	movs	r2, #127	; 0x7f
     f22:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     f24:	4393      	bics	r3, r2
     f26:	d1fc      	bne.n	f22 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
     f28:	4642      	mov	r2, r8
     f2a:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
     f2c:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
     f2e:	2000      	movs	r0, #0
     f30:	e018      	b.n	f64 <tc_init+0x248>
     f32:	217f      	movs	r1, #127	; 0x7f
     f34:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
     f36:	438b      	bics	r3, r1
     f38:	d1fc      	bne.n	f34 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
     f3a:	4643      	mov	r3, r8
     f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     f3e:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f40:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f42:	227f      	movs	r2, #127	; 0x7f
     f44:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
     f46:	4393      	bics	r3, r2
     f48:	d1fc      	bne.n	f44 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
     f4a:	4640      	mov	r0, r8
     f4c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
     f4e:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f50:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f52:	227f      	movs	r2, #127	; 0x7f
     f54:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     f56:	4393      	bics	r3, r2
     f58:	d1fc      	bne.n	f54 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
     f5a:	4641      	mov	r1, r8
     f5c:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
     f5e:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
     f60:	2000      	movs	r0, #0
     f62:	e7ff      	b.n	f64 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
     f64:	b007      	add	sp, #28
     f66:	bc0c      	pop	{r2, r3}
     f68:	4690      	mov	r8, r2
     f6a:	4699      	mov	r9, r3
     f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f6e:	46c0      	nop			; (mov r8, r8)
     f70:	00000ce5 	.word	0x00000ce5
     f74:	00007774 	.word	0x00007774
     f78:	00002ccd 	.word	0x00002ccd
     f7c:	20000a84 	.word	0x20000a84
     f80:	000027f5 	.word	0x000027f5
     f84:	40000400 	.word	0x40000400
     f88:	00002719 	.word	0x00002719
     f8c:	0000268d 	.word	0x0000268d

00000f90 <btn_timer_read_callback>:
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
}

void btn_timer_read_callback(struct tc_module *const module_inst) {
     f90:	b082      	sub	sp, #8
	volatile bool nav_down_state = port_pin_get_input_level(btn_nav_down.pin);
     f92:	4b27      	ldr	r3, [pc, #156]	; (1030 <btn_timer_read_callback+0xa0>)
     f94:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     f96:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     f98:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     f9a:	2900      	cmp	r1, #0
     f9c:	d103      	bne.n	fa6 <btn_timer_read_callback+0x16>
		return &(ports[port_index]->Group[group_index]);
     f9e:	095a      	lsrs	r2, r3, #5
     fa0:	01d2      	lsls	r2, r2, #7
     fa2:	4924      	ldr	r1, [pc, #144]	; (1034 <btn_timer_read_callback+0xa4>)
     fa4:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     fa6:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     fa8:	211f      	movs	r1, #31
     faa:	400b      	ands	r3, r1
     fac:	2101      	movs	r1, #1
     fae:	4099      	lsls	r1, r3
     fb0:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     fb2:	4013      	ands	r3, r2
     fb4:	1e5a      	subs	r2, r3, #1
     fb6:	4193      	sbcs	r3, r2
     fb8:	b2db      	uxtb	r3, r3
     fba:	466a      	mov	r2, sp
     fbc:	71d3      	strb	r3, [r2, #7]
	volatile bool nav_select_state = port_pin_get_input_level(btn_nav_select.pin);
     fbe:	4b1e      	ldr	r3, [pc, #120]	; (1038 <btn_timer_read_callback+0xa8>)
     fc0:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     fc2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     fc4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     fc6:	2900      	cmp	r1, #0
     fc8:	d103      	bne.n	fd2 <btn_timer_read_callback+0x42>
		return &(ports[port_index]->Group[group_index]);
     fca:	095a      	lsrs	r2, r3, #5
     fcc:	01d2      	lsls	r2, r2, #7
     fce:	4919      	ldr	r1, [pc, #100]	; (1034 <btn_timer_read_callback+0xa4>)
     fd0:	1852      	adds	r2, r2, r1
     fd2:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     fd4:	211f      	movs	r1, #31
     fd6:	400b      	ands	r3, r1
     fd8:	2101      	movs	r1, #1
     fda:	4099      	lsls	r1, r3
     fdc:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     fde:	4013      	ands	r3, r2
     fe0:	1e5a      	subs	r2, r3, #1
     fe2:	4193      	sbcs	r3, r2
     fe4:	b2db      	uxtb	r3, r3
     fe6:	466a      	mov	r2, sp
     fe8:	7193      	strb	r3, [r2, #6]
	
	if(!nav_down_state && btn_nav_down.lastState == true) {
     fea:	466b      	mov	r3, sp
     fec:	3307      	adds	r3, #7
     fee:	781b      	ldrb	r3, [r3, #0]
     ff0:	2b00      	cmp	r3, #0
     ff2:	d106      	bne.n	1002 <btn_timer_read_callback+0x72>
     ff4:	4b0e      	ldr	r3, [pc, #56]	; (1030 <btn_timer_read_callback+0xa0>)
     ff6:	789b      	ldrb	r3, [r3, #2]
     ff8:	2b01      	cmp	r3, #1
     ffa:	d102      	bne.n	1002 <btn_timer_read_callback+0x72>
		btn_nav_down.active = 1;
     ffc:	2201      	movs	r2, #1
     ffe:	4b0c      	ldr	r3, [pc, #48]	; (1030 <btn_timer_read_callback+0xa0>)
    1000:	701a      	strb	r2, [r3, #0]
	}
	if(!nav_select_state &&  btn_nav_select.lastState == true) {
    1002:	466b      	mov	r3, sp
    1004:	3306      	adds	r3, #6
    1006:	781b      	ldrb	r3, [r3, #0]
    1008:	2b00      	cmp	r3, #0
    100a:	d106      	bne.n	101a <btn_timer_read_callback+0x8a>
    100c:	4b0a      	ldr	r3, [pc, #40]	; (1038 <btn_timer_read_callback+0xa8>)
    100e:	789b      	ldrb	r3, [r3, #2]
    1010:	2b01      	cmp	r3, #1
    1012:	d102      	bne.n	101a <btn_timer_read_callback+0x8a>
		btn_nav_select.active = 1;
    1014:	2201      	movs	r2, #1
    1016:	4b08      	ldr	r3, [pc, #32]	; (1038 <btn_timer_read_callback+0xa8>)
    1018:	701a      	strb	r2, [r3, #0]
	}
	
	btn_nav_down.lastState = nav_down_state;
    101a:	466b      	mov	r3, sp
    101c:	79da      	ldrb	r2, [r3, #7]
    101e:	4b04      	ldr	r3, [pc, #16]	; (1030 <btn_timer_read_callback+0xa0>)
    1020:	709a      	strb	r2, [r3, #2]
	btn_nav_select.lastState = nav_select_state;
    1022:	466b      	mov	r3, sp
    1024:	799a      	ldrb	r2, [r3, #6]
    1026:	4b04      	ldr	r3, [pc, #16]	; (1038 <btn_timer_read_callback+0xa8>)
    1028:	709a      	strb	r2, [r3, #2]
}
    102a:	b002      	add	sp, #8
    102c:	4770      	bx	lr
    102e:	46c0      	nop			; (mov r8, r8)
    1030:	20000a94 	.word	0x20000a94
    1034:	41004400 	.word	0x41004400
    1038:	20000a90 	.word	0x20000a90

0000103c <menu_buttons_init>:
 */ 

#include "menu_buttons.h"
#include "menus.h"

void menu_buttons_init(void) {
    103c:	b538      	push	{r3, r4, r5, lr}
	btn_nav_down.pin = BTN_MENU_NAV_DOWN;
    103e:	490c      	ldr	r1, [pc, #48]	; (1070 <menu_buttons_init+0x34>)
    1040:	230f      	movs	r3, #15
    1042:	704b      	strb	r3, [r1, #1]
	btn_nav_down.lastState = 1;
    1044:	2201      	movs	r2, #1
    1046:	708a      	strb	r2, [r1, #2]
	btn_nav_down.active = 0;
    1048:	2300      	movs	r3, #0
    104a:	700b      	strb	r3, [r1, #0]
	
	btn_nav_select.pin = BTN_MENU_SELECT;
    104c:	4909      	ldr	r1, [pc, #36]	; (1074 <menu_buttons_init+0x38>)
    104e:	200e      	movs	r0, #14
    1050:	7048      	strb	r0, [r1, #1]
	btn_nav_select.lastState = 1;
    1052:	708a      	strb	r2, [r1, #2]
	btn_nav_select.active = 0;
    1054:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1056:	4c08      	ldr	r4, [pc, #32]	; (1078 <menu_buttons_init+0x3c>)
    1058:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    105a:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
    105c:	70a3      	strb	r3, [r4, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_INPUT;
	pin_cfg.input_pull = PORT_PIN_PULL_UP;
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
    105e:	200f      	movs	r0, #15
    1060:	1c21      	adds	r1, r4, #0
    1062:	4d06      	ldr	r5, [pc, #24]	; (107c <menu_buttons_init+0x40>)
    1064:	47a8      	blx	r5
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
    1066:	200e      	movs	r0, #14
    1068:	1c21      	adds	r1, r4, #0
    106a:	47a8      	blx	r5
}
    106c:	bd38      	pop	{r3, r4, r5, pc}
    106e:	46c0      	nop			; (mov r8, r8)
    1070:	20000a94 	.word	0x20000a94
    1074:	20000a90 	.word	0x20000a90
    1078:	20000a7c 	.word	0x20000a7c
    107c:	000021a1 	.word	0x000021a1

00001080 <btn_timer_config>:
	
	btn_nav_down.lastState = nav_down_state;
	btn_nav_select.lastState = nav_select_state;
}

void btn_timer_config(void) {
    1080:	b510      	push	{r4, lr}
    1082:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1084:	aa01      	add	r2, sp, #4
    1086:	2300      	movs	r3, #0
    1088:	2100      	movs	r1, #0
    108a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    108c:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    108e:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1090:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1092:	2000      	movs	r0, #0
    1094:	7050      	strb	r0, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1096:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1098:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    109a:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    109c:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    109e:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    10a0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    10a2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    10a4:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    10a6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    10a8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    10aa:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    10ac:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    10ae:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    10b0:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_source = GCLK_GENERATOR_0;					// 8 MHZ
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
    10b2:	23c0      	movs	r3, #192	; 0xc0
    10b4:	009b      	lsls	r3, r3, #2
    10b6:	8093      	strh	r3, [r2, #4]
	
	tc_init(&btn_timer, BTN_TIMER_MODULE, &config_tc);
    10b8:	4c07      	ldr	r4, [pc, #28]	; (10d8 <btn_timer_config+0x58>)
    10ba:	1c20      	adds	r0, r4, #0
    10bc:	4907      	ldr	r1, [pc, #28]	; (10dc <btn_timer_config+0x5c>)
    10be:	4b08      	ldr	r3, [pc, #32]	; (10e0 <btn_timer_config+0x60>)
    10c0:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    10c2:	6822      	ldr	r2, [r4, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    10c4:	217f      	movs	r1, #127	; 0x7f
    10c6:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    10c8:	438b      	bics	r3, r1
    10ca:	d1fc      	bne.n	10c6 <btn_timer_config+0x46>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    10cc:	8811      	ldrh	r1, [r2, #0]
    10ce:	2302      	movs	r3, #2
    10d0:	430b      	orrs	r3, r1
    10d2:	8013      	strh	r3, [r2, #0]
	tc_enable(&btn_timer);
}
    10d4:	b00e      	add	sp, #56	; 0x38
    10d6:	bd10      	pop	{r4, pc}
    10d8:	20000a5c 	.word	0x20000a5c
    10dc:	42002c00 	.word	0x42002c00
    10e0:	00000d1d 	.word	0x00000d1d

000010e4 <btn_timer_config_callbacks>:

void btn_timer_config_callbacks() {
    10e4:	b510      	push	{r4, lr}
	tc_register_callback(&btn_timer, btn_timer_read_callback, TC_CALLBACK_OVERFLOW);
    10e6:	4c0d      	ldr	r4, [pc, #52]	; (111c <btn_timer_config_callbacks+0x38>)
    10e8:	1c20      	adds	r0, r4, #0
    10ea:	490d      	ldr	r1, [pc, #52]	; (1120 <btn_timer_config_callbacks+0x3c>)
    10ec:	2200      	movs	r2, #0
    10ee:	4b0d      	ldr	r3, [pc, #52]	; (1124 <btn_timer_config_callbacks+0x40>)
    10f0:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    10f2:	6820      	ldr	r0, [r4, #0]
    10f4:	4b0c      	ldr	r3, [pc, #48]	; (1128 <btn_timer_config_callbacks+0x44>)
    10f6:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    10f8:	4b0c      	ldr	r3, [pc, #48]	; (112c <btn_timer_config_callbacks+0x48>)
    10fa:	5c1b      	ldrb	r3, [r3, r0]
    10fc:	211f      	movs	r1, #31
    10fe:	4019      	ands	r1, r3
    1100:	2301      	movs	r3, #1
    1102:	1c1a      	adds	r2, r3, #0
    1104:	408a      	lsls	r2, r1
    1106:	1c11      	adds	r1, r2, #0
    1108:	4a09      	ldr	r2, [pc, #36]	; (1130 <btn_timer_config_callbacks+0x4c>)
    110a:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    110c:	7e61      	ldrb	r1, [r4, #25]
    110e:	2201      	movs	r2, #1
    1110:	430a      	orrs	r2, r1
    1112:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1114:	6822      	ldr	r2, [r4, #0]
    1116:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&btn_timer, TC_CALLBACK_OVERFLOW);
    1118:	bd10      	pop	{r4, pc}
    111a:	46c0      	nop			; (mov r8, r8)
    111c:	20000a5c 	.word	0x20000a5c
    1120:	00000f91 	.word	0x00000f91
    1124:	00000c25 	.word	0x00000c25
    1128:	00000ce5 	.word	0x00000ce5
    112c:	0000778c 	.word	0x0000778c
    1130:	e000e100 	.word	0xe000e100

00001134 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
    1134:	4b01      	ldr	r3, [pc, #4]	; (113c <gfx_mono_set_framebuffer+0x8>)
    1136:	6018      	str	r0, [r3, #0]
}
    1138:	4770      	bx	lr
    113a:	46c0      	nop			; (mov r8, r8)
    113c:	200001c0 	.word	0x200001c0

00001140 <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
    1140:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
    1142:	01c9      	lsls	r1, r1, #7
    1144:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
    1146:	4906      	ldr	r1, [pc, #24]	; (1160 <gfx_mono_framebuffer_put_page+0x20>)
    1148:	6809      	ldr	r1, [r1, #0]
    114a:	188a      	adds	r2, r1, r2
    114c:	1e5c      	subs	r4, r3, #1
    114e:	b2e4      	uxtb	r4, r4
    1150:	3401      	adds	r4, #1
    1152:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
    1154:	5cc1      	ldrb	r1, [r0, r3]
    1156:	54d1      	strb	r1, [r2, r3]
    1158:	3301      	adds	r3, #1
	} while (--width > 0);
    115a:	42a3      	cmp	r3, r4
    115c:	d1fa      	bne.n	1154 <gfx_mono_framebuffer_put_page+0x14>
}
    115e:	bd10      	pop	{r4, pc}
    1160:	200001c0 	.word	0x200001c0

00001164 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    1164:	4b02      	ldr	r3, [pc, #8]	; (1170 <gfx_mono_framebuffer_put_byte+0xc>)
    1166:	681b      	ldr	r3, [r3, #0]
    1168:	01c0      	lsls	r0, r0, #7
    116a:	1841      	adds	r1, r0, r1
    116c:	54ca      	strb	r2, [r1, r3]
}
    116e:	4770      	bx	lr
    1170:	200001c0 	.word	0x200001c0

00001174 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    1174:	4b02      	ldr	r3, [pc, #8]	; (1180 <gfx_mono_framebuffer_get_byte+0xc>)
    1176:	681b      	ldr	r3, [r3, #0]
    1178:	01c0      	lsls	r0, r0, #7
    117a:	1840      	adds	r0, r0, r1
    117c:	5c18      	ldrb	r0, [r3, r0]
}
    117e:	4770      	bx	lr
    1180:	200001c0 	.word	0x200001c0

00001184 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
    1184:	b5f0      	push	{r4, r5, r6, r7, lr}
    1186:	4647      	mov	r7, r8
    1188:	b480      	push	{r7}
    118a:	1c04      	adds	r4, r0, #0
    118c:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
    118e:	b243      	sxtb	r3, r0
    1190:	2b00      	cmp	r3, #0
    1192:	db22      	blt.n	11da <gfx_mono_framebuffer_draw_pixel+0x56>
    1194:	293f      	cmp	r1, #63	; 0x3f
    1196:	d820      	bhi.n	11da <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
    1198:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
    119a:	00f7      	lsls	r7, r6, #3
    119c:	1bc9      	subs	r1, r1, r7
    119e:	2701      	movs	r7, #1
    11a0:	408f      	lsls	r7, r1
    11a2:	b2fb      	uxtb	r3, r7
    11a4:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
    11a6:	1c30      	adds	r0, r6, #0
    11a8:	1c21      	adds	r1, r4, #0
    11aa:	4b0d      	ldr	r3, [pc, #52]	; (11e0 <gfx_mono_framebuffer_draw_pixel+0x5c>)
    11ac:	4798      	blx	r3
    11ae:	1c02      	adds	r2, r0, #0

	switch (color) {
    11b0:	2d01      	cmp	r5, #1
    11b2:	d004      	beq.n	11be <gfx_mono_framebuffer_draw_pixel+0x3a>
    11b4:	2d00      	cmp	r5, #0
    11b6:	d006      	beq.n	11c6 <gfx_mono_framebuffer_draw_pixel+0x42>
    11b8:	2d02      	cmp	r5, #2
    11ba:	d007      	beq.n	11cc <gfx_mono_framebuffer_draw_pixel+0x48>
    11bc:	e009      	b.n	11d2 <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
    11be:	4643      	mov	r3, r8
    11c0:	4318      	orrs	r0, r3
    11c2:	b2c2      	uxtb	r2, r0
		break;
    11c4:	e005      	b.n	11d2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
    11c6:	43b8      	bics	r0, r7
    11c8:	b2c2      	uxtb	r2, r0
		break;
    11ca:	e002      	b.n	11d2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
    11cc:	4643      	mov	r3, r8
    11ce:	4058      	eors	r0, r3
    11d0:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
    11d2:	1c30      	adds	r0, r6, #0
    11d4:	1c21      	adds	r1, r4, #0
    11d6:	4b03      	ldr	r3, [pc, #12]	; (11e4 <gfx_mono_framebuffer_draw_pixel+0x60>)
    11d8:	4798      	blx	r3
}
    11da:	bc04      	pop	{r2}
    11dc:	4690      	mov	r8, r2
    11de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11e0:	00001175 	.word	0x00001175
    11e4:	00001165 	.word	0x00001165

000011e8 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
    11e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    11ea:	4657      	mov	r7, sl
    11ec:	464e      	mov	r6, r9
    11ee:	4645      	mov	r5, r8
    11f0:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
    11f2:	1884      	adds	r4, r0, r2
    11f4:	2c80      	cmp	r4, #128	; 0x80
    11f6:	dd03      	ble.n	1200 <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
    11f8:	2280      	movs	r2, #128	; 0x80
    11fa:	4252      	negs	r2, r2
    11fc:	1a12      	subs	r2, r2, r0
    11fe:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
    1200:	2a00      	cmp	r2, #0
    1202:	d053      	beq.n	12ac <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
    1204:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
    1206:	00e5      	lsls	r5, r4, #3
    1208:	1b49      	subs	r1, r1, r5
    120a:	2501      	movs	r5, #1
    120c:	408d      	lsls	r5, r1
    120e:	46a8      	mov	r8, r5
    1210:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    1212:	2b01      	cmp	r3, #1
    1214:	d00b      	beq.n	122e <gfx_mono_generic_draw_horizontal_line+0x46>
    1216:	2b00      	cmp	r3, #0
    1218:	d011      	beq.n	123e <gfx_mono_generic_draw_horizontal_line+0x56>
    121a:	2b02      	cmp	r3, #2
    121c:	d146      	bne.n	12ac <gfx_mono_generic_draw_horizontal_line+0xc4>
    121e:	1c15      	adds	r5, r2, #0
    1220:	3801      	subs	r0, #1
    1222:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1224:	4b24      	ldr	r3, [pc, #144]	; (12b8 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1226:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1228:	4924      	ldr	r1, [pc, #144]	; (12bc <gfx_mono_generic_draw_horizontal_line+0xd4>)
    122a:	4688      	mov	r8, r1
    122c:	e02f      	b.n	128e <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    122e:	1c15      	adds	r5, r2, #0
    1230:	3801      	subs	r0, #1
    1232:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1234:	4b20      	ldr	r3, [pc, #128]	; (12b8 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1236:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1238:	4920      	ldr	r1, [pc, #128]	; (12bc <gfx_mono_generic_draw_horizontal_line+0xd4>)
    123a:	4688      	mov	r8, r1
    123c:	e006      	b.n	124c <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    123e:	1c15      	adds	r5, r2, #0
    1240:	3801      	subs	r0, #1
    1242:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1244:	4b1c      	ldr	r3, [pc, #112]	; (12b8 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1246:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1248:	4f1c      	ldr	r7, [pc, #112]	; (12bc <gfx_mono_generic_draw_horizontal_line+0xd4>)
    124a:	e00f      	b.n	126c <gfx_mono_generic_draw_horizontal_line+0x84>
    124c:	4651      	mov	r1, sl
    124e:	186e      	adds	r6, r5, r1
    1250:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1252:	1c20      	adds	r0, r4, #0
    1254:	1c31      	adds	r1, r6, #0
    1256:	47c8      	blx	r9
			temp |= pixelmask;
    1258:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    125a:	b2c2      	uxtb	r2, r0
    125c:	1c20      	adds	r0, r4, #0
    125e:	1c31      	adds	r1, r6, #0
    1260:	47c0      	blx	r8
    1262:	3d01      	subs	r5, #1
    1264:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
    1266:	2d00      	cmp	r5, #0
    1268:	d1f0      	bne.n	124c <gfx_mono_generic_draw_horizontal_line+0x64>
    126a:	e01f      	b.n	12ac <gfx_mono_generic_draw_horizontal_line+0xc4>
    126c:	4653      	mov	r3, sl
    126e:	18ee      	adds	r6, r5, r3
    1270:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1272:	1c20      	adds	r0, r4, #0
    1274:	1c31      	adds	r1, r6, #0
    1276:	47c8      	blx	r9
			temp &= ~pixelmask;
    1278:	4641      	mov	r1, r8
    127a:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
    127c:	b2c2      	uxtb	r2, r0
    127e:	1c20      	adds	r0, r4, #0
    1280:	1c31      	adds	r1, r6, #0
    1282:	47b8      	blx	r7
    1284:	3d01      	subs	r5, #1
    1286:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
    1288:	2d00      	cmp	r5, #0
    128a:	d1ef      	bne.n	126c <gfx_mono_generic_draw_horizontal_line+0x84>
    128c:	e00e      	b.n	12ac <gfx_mono_generic_draw_horizontal_line+0xc4>
    128e:	4653      	mov	r3, sl
    1290:	18ee      	adds	r6, r5, r3
    1292:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1294:	1c20      	adds	r0, r4, #0
    1296:	1c31      	adds	r1, r6, #0
    1298:	47c8      	blx	r9
			temp ^= pixelmask;
    129a:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    129c:	b2c2      	uxtb	r2, r0
    129e:	1c20      	adds	r0, r4, #0
    12a0:	1c31      	adds	r1, r6, #0
    12a2:	47c0      	blx	r8
    12a4:	3d01      	subs	r5, #1
    12a6:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
    12a8:	2d00      	cmp	r5, #0
    12aa:	d1f0      	bne.n	128e <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
    12ac:	bc1c      	pop	{r2, r3, r4}
    12ae:	4690      	mov	r8, r2
    12b0:	4699      	mov	r9, r3
    12b2:	46a2      	mov	sl, r4
    12b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12b6:	46c0      	nop			; (mov r8, r8)
    12b8:	00001175 	.word	0x00001175
    12bc:	00001165 	.word	0x00001165

000012c0 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    12c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12c2:	464f      	mov	r7, r9
    12c4:	4646      	mov	r6, r8
    12c6:	b4c0      	push	{r6, r7}
    12c8:	1c05      	adds	r5, r0, #0
    12ca:	1c16      	adds	r6, r2, #0
    12cc:	aa08      	add	r2, sp, #32
    12ce:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
    12d0:	2b00      	cmp	r3, #0
    12d2:	d00f      	beq.n	12f4 <gfx_mono_generic_draw_filled_rect+0x34>
    12d4:	1c1c      	adds	r4, r3, #0
    12d6:	3901      	subs	r1, #1
    12d8:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    12da:	4b08      	ldr	r3, [pc, #32]	; (12fc <gfx_mono_generic_draw_filled_rect+0x3c>)
    12dc:	4698      	mov	r8, r3
    12de:	464b      	mov	r3, r9
    12e0:	18e1      	adds	r1, r4, r3
    12e2:	b2c9      	uxtb	r1, r1
    12e4:	1c28      	adds	r0, r5, #0
    12e6:	1c32      	adds	r2, r6, #0
    12e8:	1c3b      	adds	r3, r7, #0
    12ea:	47c0      	blx	r8
    12ec:	3c01      	subs	r4, #1
    12ee:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    12f0:	2c00      	cmp	r4, #0
    12f2:	d1f4      	bne.n	12de <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    12f4:	bc0c      	pop	{r2, r3}
    12f6:	4690      	mov	r8, r2
    12f8:	4699      	mov	r9, r3
    12fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    12fc:	000011e9 	.word	0x000011e9

00001300 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
    1300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1302:	465f      	mov	r7, fp
    1304:	4656      	mov	r6, sl
    1306:	464d      	mov	r5, r9
    1308:	4644      	mov	r4, r8
    130a:	b4f0      	push	{r4, r5, r6, r7}
    130c:	1c05      	adds	r5, r0, #0
    130e:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
    1310:	7843      	ldrb	r3, [r0, #1]
    1312:	08db      	lsrs	r3, r3, #3
    1314:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
    1316:	08d2      	lsrs	r2, r2, #3
    1318:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
    131a:	7883      	ldrb	r3, [r0, #2]
    131c:	2b00      	cmp	r3, #0
    131e:	d008      	beq.n	1332 <gfx_mono_generic_put_bitmap+0x32>
    1320:	2b01      	cmp	r3, #1
    1322:	d134      	bne.n	138e <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    1324:	4650      	mov	r0, sl
    1326:	2800      	cmp	r0, #0
    1328:	d031      	beq.n	138e <gfx_mono_generic_put_bitmap+0x8e>
    132a:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    132c:	491b      	ldr	r1, [pc, #108]	; (139c <gfx_mono_generic_put_bitmap+0x9c>)
    132e:	4689      	mov	r9, r1
    1330:	e015      	b.n	135e <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    1332:	2400      	movs	r4, #0
    1334:	4652      	mov	r2, sl
    1336:	2a00      	cmp	r2, #0
    1338:	d11a      	bne.n	1370 <gfx_mono_generic_put_bitmap+0x70>
    133a:	e028      	b.n	138e <gfx_mono_generic_put_bitmap+0x8e>
    133c:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    133e:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
    1340:	4373      	muls	r3, r6
    1342:	6868      	ldr	r0, [r5, #4]
    1344:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1346:	5cd2      	ldrb	r2, [r2, r3]
    1348:	4640      	mov	r0, r8
    134a:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
    134c:	3401      	adds	r4, #1
    134e:	b2e4      	uxtb	r4, r4
    1350:	782b      	ldrb	r3, [r5, #0]
    1352:	42a3      	cmp	r3, r4
    1354:	d8f2      	bhi.n	133c <gfx_mono_generic_put_bitmap+0x3c>
    1356:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    1358:	b2f3      	uxtb	r3, r6
    135a:	4553      	cmp	r3, sl
    135c:	d217      	bcs.n	138e <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
    135e:	782b      	ldrb	r3, [r5, #0]
    1360:	2b00      	cmp	r3, #0
    1362:	d0f8      	beq.n	1356 <gfx_mono_generic_put_bitmap+0x56>
    1364:	2400      	movs	r4, #0
    1366:	4659      	mov	r1, fp
    1368:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    136a:	b2d2      	uxtb	r2, r2
    136c:	4690      	mov	r8, r2
    136e:	e7e5      	b.n	133c <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
    1370:	4e0b      	ldr	r6, [pc, #44]	; (13a0 <gfx_mono_generic_put_bitmap+0xa0>)
    1372:	782b      	ldrb	r3, [r5, #0]
    1374:	1c18      	adds	r0, r3, #0
    1376:	4360      	muls	r0, r4
    1378:	686a      	ldr	r2, [r5, #4]
    137a:	1810      	adds	r0, r2, r0
    137c:	465a      	mov	r2, fp
    137e:	1911      	adds	r1, r2, r4
    1380:	b2c9      	uxtb	r1, r1
    1382:	1c3a      	adds	r2, r7, #0
    1384:	47b0      	blx	r6
    1386:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    1388:	b2e3      	uxtb	r3, r4
    138a:	459a      	cmp	sl, r3
    138c:	d8f1      	bhi.n	1372 <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
    138e:	bc3c      	pop	{r2, r3, r4, r5}
    1390:	4690      	mov	r8, r2
    1392:	4699      	mov	r9, r3
    1394:	46a2      	mov	sl, r4
    1396:	46ab      	mov	fp, r5
    1398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    139a:	46c0      	nop			; (mov r8, r8)
    139c:	00001165 	.word	0x00001165
    13a0:	00001141 	.word	0x00001141

000013a4 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
    13a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    13a6:	464f      	mov	r7, r9
    13a8:	4646      	mov	r6, r8
    13aa:	b4c0      	push	{r6, r7}
    13ac:	b083      	sub	sp, #12
    13ae:	1c06      	adds	r6, r0, #0
    13b0:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
    13b2:	7c40      	ldrb	r0, [r0, #17]
    13b4:	2103      	movs	r1, #3
    13b6:	4b2a      	ldr	r3, [pc, #168]	; (1460 <menu_draw+0xbc>)
    13b8:	4798      	blx	r3
    13ba:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
    13bc:	7cb3      	ldrb	r3, [r6, #18]
    13be:	42bb      	cmp	r3, r7
    13c0:	d101      	bne.n	13c6 <menu_draw+0x22>
    13c2:	2c00      	cmp	r4, #0
    13c4:	d00a      	beq.n	13dc <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    13c6:	2300      	movs	r3, #0
    13c8:	9300      	str	r3, [sp, #0]
    13ca:	2000      	movs	r0, #0
    13cc:	2110      	movs	r1, #16
    13ce:	2280      	movs	r2, #128	; 0x80
    13d0:	2330      	movs	r3, #48	; 0x30
    13d2:	4c24      	ldr	r4, [pc, #144]	; (1464 <menu_draw+0xc0>)
    13d4:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
    13d6:	2201      	movs	r2, #1
    13d8:	4b23      	ldr	r3, [pc, #140]	; (1468 <menu_draw+0xc4>)
    13da:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
    13dc:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    13de:	2300      	movs	r3, #0
    13e0:	9300      	str	r3, [sp, #0]
    13e2:	2000      	movs	r0, #0
    13e4:	2110      	movs	r1, #16
    13e6:	2206      	movs	r2, #6
    13e8:	2330      	movs	r3, #48	; 0x30
    13ea:	4c1e      	ldr	r4, [pc, #120]	; (1464 <menu_draw+0xc0>)
    13ec:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
    13ee:	7c70      	ldrb	r0, [r6, #17]
    13f0:	2103      	movs	r1, #3
    13f2:	4b1e      	ldr	r3, [pc, #120]	; (146c <menu_draw+0xc8>)
    13f4:	4798      	blx	r3
    13f6:	b2ca      	uxtb	r2, r1
    13f8:	3201      	adds	r2, #1
    13fa:	0112      	lsls	r2, r2, #4
    13fc:	b2d2      	uxtb	r2, r2
    13fe:	481c      	ldr	r0, [pc, #112]	; (1470 <menu_draw+0xcc>)
    1400:	2100      	movs	r1, #0
    1402:	4b1c      	ldr	r3, [pc, #112]	; (1474 <menu_draw+0xd0>)
    1404:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
    1406:	4b18      	ldr	r3, [pc, #96]	; (1468 <menu_draw+0xc4>)
    1408:	781b      	ldrb	r3, [r3, #0]
    140a:	2b00      	cmp	r3, #0
    140c:	d022      	beq.n	1454 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    140e:	007c      	lsls	r4, r7, #1
    1410:	193c      	adds	r4, r7, r4
    1412:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
    1414:	3701      	adds	r7, #1
    1416:	007b      	lsls	r3, r7, #1
    1418:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    141a:	42bc      	cmp	r4, r7
    141c:	da17      	bge.n	144e <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    141e:	7a33      	ldrb	r3, [r6, #8]
    1420:	42a3      	cmp	r3, r4
    1422:	d914      	bls.n	144e <menu_draw+0xaa>
    1424:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
    1426:	4a14      	ldr	r2, [pc, #80]	; (1478 <menu_draw+0xd4>)
    1428:	4691      	mov	r9, r2
    142a:	4b14      	ldr	r3, [pc, #80]	; (147c <menu_draw+0xd8>)
    142c:	4698      	mov	r8, r3
    142e:	00a3      	lsls	r3, r4, #2
    1430:	6872      	ldr	r2, [r6, #4]
    1432:	5898      	ldr	r0, [r3, r2]
    1434:	2107      	movs	r1, #7
    1436:	1c2a      	adds	r2, r5, #0
    1438:	464b      	mov	r3, r9
    143a:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
    143c:	3401      	adds	r4, #1
    143e:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    1440:	42bc      	cmp	r4, r7
    1442:	da04      	bge.n	144e <menu_draw+0xaa>
    1444:	3510      	adds	r5, #16
    1446:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    1448:	7a33      	ldrb	r3, [r6, #8]
    144a:	42a3      	cmp	r3, r4
    144c:	d8ef      	bhi.n	142e <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
    144e:	2200      	movs	r2, #0
    1450:	4b05      	ldr	r3, [pc, #20]	; (1468 <menu_draw+0xc4>)
    1452:	701a      	strb	r2, [r3, #0]
	}
}
    1454:	b003      	add	sp, #12
    1456:	bc0c      	pop	{r2, r3}
    1458:	4690      	mov	r8, r2
    145a:	4699      	mov	r9, r3
    145c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    145e:	46c0      	nop			; (mov r8, r8)
    1460:	00004d71 	.word	0x00004d71
    1464:	000012c1 	.word	0x000012c1
    1468:	200001c4 	.word	0x200001c4
    146c:	00004df9 	.word	0x00004df9
    1470:	20000000 	.word	0x20000000
    1474:	00001301 	.word	0x00001301
    1478:	20000008 	.word	0x20000008
    147c:	000015ed 	.word	0x000015ed

00001480 <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
    1480:	b530      	push	{r4, r5, lr}
    1482:	b083      	sub	sp, #12
    1484:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
    1486:	2300      	movs	r3, #0
    1488:	9300      	str	r3, [sp, #0]
    148a:	2000      	movs	r0, #0
    148c:	2100      	movs	r1, #0
    148e:	2280      	movs	r2, #128	; 0x80
    1490:	2340      	movs	r3, #64	; 0x40
    1492:	4d07      	ldr	r5, [pc, #28]	; (14b0 <gfx_mono_menu_init+0x30>)
    1494:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
    1496:	6820      	ldr	r0, [r4, #0]
    1498:	2100      	movs	r1, #0
    149a:	2200      	movs	r2, #0
    149c:	4b05      	ldr	r3, [pc, #20]	; (14b4 <gfx_mono_menu_init+0x34>)
    149e:	4d06      	ldr	r5, [pc, #24]	; (14b8 <gfx_mono_menu_init+0x38>)
    14a0:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
    14a2:	1c20      	adds	r0, r4, #0
    14a4:	2101      	movs	r1, #1
    14a6:	4b05      	ldr	r3, [pc, #20]	; (14bc <gfx_mono_menu_init+0x3c>)
    14a8:	4798      	blx	r3
}
    14aa:	b003      	add	sp, #12
    14ac:	bd30      	pop	{r4, r5, pc}
    14ae:	46c0      	nop			; (mov r8, r8)
    14b0:	000012c1 	.word	0x000012c1
    14b4:	20000008 	.word	0x20000008
    14b8:	000015ed 	.word	0x000015ed
    14bc:	000013a5 	.word	0x000013a5

000014c0 <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
    14c0:	b508      	push	{r3, lr}
	switch (keycode) {
    14c2:	290d      	cmp	r1, #13
    14c4:	d025      	beq.n	1512 <gfx_mono_menu_process_key+0x52>
    14c6:	d803      	bhi.n	14d0 <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
    14c8:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
    14ca:	2908      	cmp	r1, #8
    14cc:	d024      	beq.n	1518 <gfx_mono_menu_process_key+0x58>
    14ce:	e022      	b.n	1516 <gfx_mono_menu_process_key+0x56>
    14d0:	2926      	cmp	r1, #38	; 0x26
    14d2:	d010      	beq.n	14f6 <gfx_mono_menu_process_key+0x36>
    14d4:	2928      	cmp	r1, #40	; 0x28
    14d6:	d11e      	bne.n	1516 <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
    14d8:	7c43      	ldrb	r3, [r0, #17]
    14da:	7a02      	ldrb	r2, [r0, #8]
    14dc:	3a01      	subs	r2, #1
    14de:	4293      	cmp	r3, r2
    14e0:	d102      	bne.n	14e8 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
    14e2:	2300      	movs	r3, #0
    14e4:	7443      	strb	r3, [r0, #17]
    14e6:	e001      	b.n	14ec <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
    14e8:	3301      	adds	r3, #1
    14ea:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    14ec:	2100      	movs	r1, #0
    14ee:	4b0b      	ldr	r3, [pc, #44]	; (151c <gfx_mono_menu_process_key+0x5c>)
    14f0:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    14f2:	20ff      	movs	r0, #255	; 0xff
    14f4:	e010      	b.n	1518 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
    14f6:	7c43      	ldrb	r3, [r0, #17]
    14f8:	2b00      	cmp	r3, #0
    14fa:	d002      	beq.n	1502 <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
    14fc:	3b01      	subs	r3, #1
    14fe:	7443      	strb	r3, [r0, #17]
    1500:	e002      	b.n	1508 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
    1502:	7a03      	ldrb	r3, [r0, #8]
    1504:	3b01      	subs	r3, #1
    1506:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    1508:	2100      	movs	r1, #0
    150a:	4b04      	ldr	r3, [pc, #16]	; (151c <gfx_mono_menu_process_key+0x5c>)
    150c:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    150e:	20ff      	movs	r0, #255	; 0xff
    1510:	e002      	b.n	1518 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
    1512:	7c40      	ldrb	r0, [r0, #17]
    1514:	e000      	b.n	1518 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
    1516:	20ff      	movs	r0, #255	; 0xff
	}
}
    1518:	bd08      	pop	{r3, pc}
    151a:	46c0      	nop			; (mov r8, r8)
    151c:	000013a5 	.word	0x000013a5

00001520 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
    1520:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
    1522:	4802      	ldr	r0, [pc, #8]	; (152c <gfx_mono_null_init+0xc>)
    1524:	4b02      	ldr	r3, [pc, #8]	; (1530 <gfx_mono_null_init+0x10>)
    1526:	4798      	blx	r3
}
    1528:	bd08      	pop	{r3, pc}
    152a:	46c0      	nop			; (mov r8, r8)
    152c:	20000648 	.word	0x20000648
    1530:	00001135 	.word	0x00001135

00001534 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1534:	b5f0      	push	{r4, r5, r6, r7, lr}
    1536:	465f      	mov	r7, fp
    1538:	4656      	mov	r6, sl
    153a:	464d      	mov	r5, r9
    153c:	4644      	mov	r4, r8
    153e:	b4f0      	push	{r4, r5, r6, r7}
    1540:	b085      	sub	sp, #20
    1542:	1c06      	adds	r6, r0, #0
    1544:	4688      	mov	r8, r1
    1546:	1c14      	adds	r4, r2, #0
    1548:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    154a:	7a1a      	ldrb	r2, [r3, #8]
    154c:	7a5b      	ldrb	r3, [r3, #9]
    154e:	2100      	movs	r1, #0
    1550:	9100      	str	r1, [sp, #0]
    1552:	4640      	mov	r0, r8
    1554:	1c21      	adds	r1, r4, #0
    1556:	4d23      	ldr	r5, [pc, #140]	; (15e4 <gfx_mono_draw_char+0xb0>)
    1558:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
    155a:	9903      	ldr	r1, [sp, #12]
    155c:	780b      	ldrb	r3, [r1, #0]
    155e:	2b00      	cmp	r3, #0
    1560:	d139      	bne.n	15d6 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1562:	7a0a      	ldrb	r2, [r1, #8]
    1564:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1566:	0751      	lsls	r1, r2, #29
    1568:	d000      	beq.n	156c <gfx_mono_draw_char+0x38>
		char_row_size++;
    156a:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
    156c:	9a03      	ldr	r2, [sp, #12]
    156e:	7a52      	ldrb	r2, [r2, #9]
    1570:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
    1572:	9903      	ldr	r1, [sp, #12]
    1574:	7a8a      	ldrb	r2, [r1, #10]
    1576:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
    1578:	465a      	mov	r2, fp
    157a:	4356      	muls	r6, r2
    157c:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    157e:	b2b6      	uxth	r6, r6
    1580:	684b      	ldr	r3, [r1, #4]
    1582:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
    1584:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1586:	2107      	movs	r1, #7
    1588:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    158a:	9a03      	ldr	r2, [sp, #12]
    158c:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
    158e:	2f00      	cmp	r7, #0
    1590:	d017      	beq.n	15c2 <gfx_mono_draw_char+0x8e>
    1592:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
    1594:	2500      	movs	r5, #0
    1596:	b2e3      	uxtb	r3, r4
    1598:	4641      	mov	r1, r8
    159a:	1858      	adds	r0, r3, r1
    159c:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    159e:	464a      	mov	r2, r9
    15a0:	421a      	tst	r2, r3
    15a2:	d101      	bne.n	15a8 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    15a4:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
    15a6:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
    15a8:	b26b      	sxtb	r3, r5
    15aa:	2b00      	cmp	r3, #0
    15ac:	da03      	bge.n	15b6 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
    15ae:	4651      	mov	r1, sl
    15b0:	2201      	movs	r2, #1
    15b2:	4b0d      	ldr	r3, [pc, #52]	; (15e8 <gfx_mono_draw_char+0xb4>)
    15b4:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    15b6:	006d      	lsls	r5, r5, #1
    15b8:	b2ed      	uxtb	r5, r5
    15ba:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    15bc:	b2e3      	uxtb	r3, r4
    15be:	429f      	cmp	r7, r3
    15c0:	d8e9      	bhi.n	1596 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    15c2:	4653      	mov	r3, sl
    15c4:	3301      	adds	r3, #1
    15c6:	b2db      	uxtb	r3, r3
    15c8:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
    15ca:	465b      	mov	r3, fp
    15cc:	3b01      	subs	r3, #1
    15ce:	b2db      	uxtb	r3, r3
    15d0:	469b      	mov	fp, r3
	} while (rows_left > 0);
    15d2:	2b00      	cmp	r3, #0
    15d4:	d1d9      	bne.n	158a <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    15d6:	b005      	add	sp, #20
    15d8:	bc3c      	pop	{r2, r3, r4, r5}
    15da:	4690      	mov	r8, r2
    15dc:	4699      	mov	r9, r3
    15de:	46a2      	mov	sl, r4
    15e0:	46ab      	mov	fp, r5
    15e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15e4:	000012c1 	.word	0x000012c1
    15e8:	00001185 	.word	0x00001185

000015ec <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    15ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    15ee:	464f      	mov	r7, r9
    15f0:	4646      	mov	r6, r8
    15f2:	b4c0      	push	{r6, r7}
    15f4:	1c04      	adds	r4, r0, #0
    15f6:	4688      	mov	r8, r1
    15f8:	4691      	mov	r9, r2
    15fa:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    15fc:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    15fe:	2800      	cmp	r0, #0
    1600:	d017      	beq.n	1632 <gfx_mono_draw_progmem_string+0x46>
    1602:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
    1604:	280a      	cmp	r0, #10
    1606:	d106      	bne.n	1616 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1608:	7a7b      	ldrb	r3, [r7, #9]
    160a:	3301      	adds	r3, #1
    160c:	444b      	add	r3, r9
    160e:	b2db      	uxtb	r3, r3
    1610:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    1612:	4645      	mov	r5, r8
    1614:	e009      	b.n	162a <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
    1616:	280d      	cmp	r0, #13
    1618:	d007      	beq.n	162a <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
    161a:	1c29      	adds	r1, r5, #0
    161c:	464a      	mov	r2, r9
    161e:	1c3b      	adds	r3, r7, #0
    1620:	4e06      	ldr	r6, [pc, #24]	; (163c <gfx_mono_draw_progmem_string+0x50>)
    1622:	47b0      	blx	r6
			x += font->width;
    1624:	7a3b      	ldrb	r3, [r7, #8]
    1626:	18ed      	adds	r5, r5, r3
    1628:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    162a:	3401      	adds	r4, #1
    162c:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
    162e:	2800      	cmp	r0, #0
    1630:	d1e8      	bne.n	1604 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
    1632:	bc0c      	pop	{r2, r3}
    1634:	4690      	mov	r8, r2
    1636:	4699      	mov	r9, r3
    1638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    163a:	46c0      	nop			; (mov r8, r8)
    163c:	00001535 	.word	0x00001535

00001640 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1640:	b510      	push	{r4, lr}
    1642:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1644:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1646:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1648:	4299      	cmp	r1, r3
    164a:	d30c      	bcc.n	1666 <_sercom_get_sync_baud_val+0x26>
    164c:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    164e:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    1650:	1c60      	adds	r0, r4, #1
    1652:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1654:	428b      	cmp	r3, r1
    1656:	d801      	bhi.n	165c <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1658:	1c04      	adds	r4, r0, #0
    165a:	e7f8      	b.n	164e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    165c:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    165e:	2cff      	cmp	r4, #255	; 0xff
    1660:	d801      	bhi.n	1666 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1662:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1664:	2000      	movs	r0, #0
	}
}
    1666:	bd10      	pop	{r4, pc}

00001668 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1668:	b5f0      	push	{r4, r5, r6, r7, lr}
    166a:	465f      	mov	r7, fp
    166c:	4656      	mov	r6, sl
    166e:	464d      	mov	r5, r9
    1670:	4644      	mov	r4, r8
    1672:	b4f0      	push	{r4, r5, r6, r7}
    1674:	b087      	sub	sp, #28
    1676:	1c06      	adds	r6, r0, #0
    1678:	1c0d      	adds	r5, r1, #0
    167a:	9204      	str	r2, [sp, #16]
    167c:	aa10      	add	r2, sp, #64	; 0x40
    167e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1680:	1c32      	adds	r2, r6, #0
    1682:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1684:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1686:	428a      	cmp	r2, r1
    1688:	d900      	bls.n	168c <_sercom_get_async_baud_val+0x24>
    168a:	e0b3      	b.n	17f4 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    168c:	2b00      	cmp	r3, #0
    168e:	d14b      	bne.n	1728 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1690:	2100      	movs	r1, #0
    1692:	1c32      	adds	r2, r6, #0
    1694:	4c5e      	ldr	r4, [pc, #376]	; (1810 <_sercom_get_async_baud_val+0x1a8>)
    1696:	47a0      	blx	r4
    1698:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    169a:	1c2e      	adds	r6, r5, #0
    169c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    169e:	2000      	movs	r0, #0
    16a0:	2100      	movs	r1, #0
    16a2:	2200      	movs	r2, #0
    16a4:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    16a6:	243f      	movs	r4, #63	; 0x3f
    16a8:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    16aa:	2501      	movs	r5, #1
    16ac:	46a8      	mov	r8, r5
    16ae:	9002      	str	r0, [sp, #8]
    16b0:	9103      	str	r1, [sp, #12]
    16b2:	4661      	mov	r1, ip
    16b4:	3920      	subs	r1, #32
    16b6:	d403      	bmi.n	16c0 <_sercom_get_async_baud_val+0x58>
    16b8:	4640      	mov	r0, r8
    16ba:	4088      	lsls	r0, r1
    16bc:	4681      	mov	r9, r0
    16be:	e005      	b.n	16cc <_sercom_get_async_baud_val+0x64>
    16c0:	2120      	movs	r1, #32
    16c2:	4665      	mov	r5, ip
    16c4:	1b4c      	subs	r4, r1, r5
    16c6:	4640      	mov	r0, r8
    16c8:	40e0      	lsrs	r0, r4
    16ca:	4681      	mov	r9, r0
    16cc:	4641      	mov	r1, r8
    16ce:	4664      	mov	r4, ip
    16d0:	40a1      	lsls	r1, r4
    16d2:	468a      	mov	sl, r1

		r = r << 1;
    16d4:	1c10      	adds	r0, r2, #0
    16d6:	1c19      	adds	r1, r3, #0
    16d8:	1880      	adds	r0, r0, r2
    16da:	4159      	adcs	r1, r3
    16dc:	1c02      	adds	r2, r0, #0
    16de:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    16e0:	465d      	mov	r5, fp
    16e2:	464c      	mov	r4, r9
    16e4:	4225      	tst	r5, r4
    16e6:	d002      	beq.n	16ee <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    16e8:	4642      	mov	r2, r8
    16ea:	4302      	orrs	r2, r0
    16ec:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    16ee:	429f      	cmp	r7, r3
    16f0:	d80c      	bhi.n	170c <_sercom_get_async_baud_val+0xa4>
    16f2:	d101      	bne.n	16f8 <_sercom_get_async_baud_val+0x90>
    16f4:	4296      	cmp	r6, r2
    16f6:	d809      	bhi.n	170c <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    16f8:	1b92      	subs	r2, r2, r6
    16fa:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    16fc:	4650      	mov	r0, sl
    16fe:	9d02      	ldr	r5, [sp, #8]
    1700:	4328      	orrs	r0, r5
    1702:	4649      	mov	r1, r9
    1704:	9c03      	ldr	r4, [sp, #12]
    1706:	4321      	orrs	r1, r4
    1708:	9002      	str	r0, [sp, #8]
    170a:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    170c:	4665      	mov	r5, ip
    170e:	3d01      	subs	r5, #1
    1710:	46ac      	mov	ip, r5
    1712:	d2ce      	bcs.n	16b2 <_sercom_get_async_baud_val+0x4a>
    1714:	9802      	ldr	r0, [sp, #8]
    1716:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1718:	4b3c      	ldr	r3, [pc, #240]	; (180c <_sercom_get_async_baud_val+0x1a4>)
    171a:	4a3b      	ldr	r2, [pc, #236]	; (1808 <_sercom_get_async_baud_val+0x1a0>)
    171c:	1a12      	subs	r2, r2, r0
    171e:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1720:	0c12      	lsrs	r2, r2, #16
    1722:	041b      	lsls	r3, r3, #16
    1724:	431a      	orrs	r2, r3
    1726:	e062      	b.n	17ee <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1728:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    172a:	2b01      	cmp	r3, #1
    172c:	d15f      	bne.n	17ee <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    172e:	0f4f      	lsrs	r7, r1, #29
    1730:	46b9      	mov	r9, r7
    1732:	00cd      	lsls	r5, r1, #3
    1734:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    1736:	2100      	movs	r1, #0
    1738:	1c32      	adds	r2, r6, #0
    173a:	2300      	movs	r3, #0
    173c:	4c34      	ldr	r4, [pc, #208]	; (1810 <_sercom_get_async_baud_val+0x1a8>)
    173e:	47a0      	blx	r4
    1740:	1c06      	adds	r6, r0, #0
    1742:	1c0f      	adds	r7, r1, #0
    1744:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1746:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1748:	9602      	str	r6, [sp, #8]
    174a:	9703      	str	r7, [sp, #12]
    174c:	469a      	mov	sl, r3
    174e:	4650      	mov	r0, sl
    1750:	b2c0      	uxtb	r0, r0
    1752:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1754:	2100      	movs	r1, #0
    1756:	4688      	mov	r8, r1
    1758:	2200      	movs	r2, #0
    175a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    175c:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    175e:	1c27      	adds	r7, r4, #0
    1760:	3f20      	subs	r7, #32
    1762:	d403      	bmi.n	176c <_sercom_get_async_baud_val+0x104>
    1764:	1c2e      	adds	r6, r5, #0
    1766:	40be      	lsls	r6, r7
    1768:	9601      	str	r6, [sp, #4]
    176a:	e004      	b.n	1776 <_sercom_get_async_baud_val+0x10e>
    176c:	2020      	movs	r0, #32
    176e:	1b07      	subs	r7, r0, r4
    1770:	1c29      	adds	r1, r5, #0
    1772:	40f9      	lsrs	r1, r7
    1774:	9101      	str	r1, [sp, #4]
    1776:	1c2e      	adds	r6, r5, #0
    1778:	40a6      	lsls	r6, r4
    177a:	9600      	str	r6, [sp, #0]

		r = r << 1;
    177c:	1c10      	adds	r0, r2, #0
    177e:	1c19      	adds	r1, r3, #0
    1780:	1880      	adds	r0, r0, r2
    1782:	4159      	adcs	r1, r3
    1784:	1c02      	adds	r2, r0, #0
    1786:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1788:	465f      	mov	r7, fp
    178a:	4037      	ands	r7, r6
    178c:	46bc      	mov	ip, r7
    178e:	9e01      	ldr	r6, [sp, #4]
    1790:	464f      	mov	r7, r9
    1792:	403e      	ands	r6, r7
    1794:	4667      	mov	r7, ip
    1796:	433e      	orrs	r6, r7
    1798:	d002      	beq.n	17a0 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    179a:	1c2a      	adds	r2, r5, #0
    179c:	4302      	orrs	r2, r0
    179e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    17a0:	9803      	ldr	r0, [sp, #12]
    17a2:	4298      	cmp	r0, r3
    17a4:	d80b      	bhi.n	17be <_sercom_get_async_baud_val+0x156>
    17a6:	d102      	bne.n	17ae <_sercom_get_async_baud_val+0x146>
    17a8:	9902      	ldr	r1, [sp, #8]
    17aa:	4291      	cmp	r1, r2
    17ac:	d807      	bhi.n	17be <_sercom_get_async_baud_val+0x156>
			r = r - d;
    17ae:	9e02      	ldr	r6, [sp, #8]
    17b0:	9f03      	ldr	r7, [sp, #12]
    17b2:	1b92      	subs	r2, r2, r6
    17b4:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    17b6:	4647      	mov	r7, r8
    17b8:	9800      	ldr	r0, [sp, #0]
    17ba:	4307      	orrs	r7, r0
    17bc:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    17be:	3c01      	subs	r4, #1
    17c0:	d2cd      	bcs.n	175e <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    17c2:	4641      	mov	r1, r8
    17c4:	4652      	mov	r2, sl
    17c6:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    17c8:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    17ca:	4c12      	ldr	r4, [pc, #72]	; (1814 <_sercom_get_async_baud_val+0x1ac>)
    17cc:	42a3      	cmp	r3, r4
    17ce:	d908      	bls.n	17e2 <_sercom_get_async_baud_val+0x17a>
    17d0:	9a05      	ldr	r2, [sp, #20]
    17d2:	3201      	adds	r2, #1
    17d4:	b2d2      	uxtb	r2, r2
    17d6:	9205      	str	r2, [sp, #20]
    17d8:	2601      	movs	r6, #1
    17da:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    17dc:	4657      	mov	r7, sl
    17de:	2f08      	cmp	r7, #8
    17e0:	d1b5      	bne.n	174e <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    17e2:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    17e4:	9805      	ldr	r0, [sp, #20]
    17e6:	2808      	cmp	r0, #8
    17e8:	d004      	beq.n	17f4 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    17ea:	0342      	lsls	r2, r0, #13
    17ec:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    17ee:	9c04      	ldr	r4, [sp, #16]
    17f0:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    17f2:	2400      	movs	r4, #0
}
    17f4:	1c20      	adds	r0, r4, #0
    17f6:	b007      	add	sp, #28
    17f8:	bc3c      	pop	{r2, r3, r4, r5}
    17fa:	4690      	mov	r8, r2
    17fc:	4699      	mov	r9, r3
    17fe:	46a2      	mov	sl, r4
    1800:	46ab      	mov	fp, r5
    1802:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1804:	46c0      	nop			; (mov r8, r8)
    1806:	46c0      	nop			; (mov r8, r8)
    1808:	00000000 	.word	0x00000000
    180c:	00000001 	.word	0x00000001
    1810:	00004f4d 	.word	0x00004f4d
    1814:	00001fff 	.word	0x00001fff

00001818 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1818:	b510      	push	{r4, lr}
    181a:	b082      	sub	sp, #8
    181c:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
    181e:	4b0f      	ldr	r3, [pc, #60]	; (185c <sercom_set_gclk_generator+0x44>)
    1820:	781b      	ldrb	r3, [r3, #0]
    1822:	2b00      	cmp	r3, #0
    1824:	d001      	beq.n	182a <sercom_set_gclk_generator+0x12>
    1826:	2900      	cmp	r1, #0
    1828:	d00d      	beq.n	1846 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    182a:	a901      	add	r1, sp, #4
    182c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    182e:	2013      	movs	r0, #19
    1830:	4b0b      	ldr	r3, [pc, #44]	; (1860 <sercom_set_gclk_generator+0x48>)
    1832:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1834:	2013      	movs	r0, #19
    1836:	4b0b      	ldr	r3, [pc, #44]	; (1864 <sercom_set_gclk_generator+0x4c>)
    1838:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
    183a:	4b08      	ldr	r3, [pc, #32]	; (185c <sercom_set_gclk_generator+0x44>)
    183c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    183e:	2201      	movs	r2, #1
    1840:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1842:	2000      	movs	r0, #0
    1844:	e007      	b.n	1856 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1846:	4b05      	ldr	r3, [pc, #20]	; (185c <sercom_set_gclk_generator+0x44>)
    1848:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
    184a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
    184c:	1b14      	subs	r4, r2, r4
    184e:	1e62      	subs	r2, r4, #1
    1850:	4194      	sbcs	r4, r2
    1852:	4264      	negs	r4, r4
    1854:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1856:	b002      	add	sp, #8
    1858:	bd10      	pop	{r4, pc}
    185a:	46c0      	nop			; (mov r8, r8)
    185c:	200001c8 	.word	0x200001c8
    1860:	00002719 	.word	0x00002719
    1864:	0000268d 	.word	0x0000268d

00001868 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1868:	4b2e      	ldr	r3, [pc, #184]	; (1924 <_sercom_get_default_pad+0xbc>)
    186a:	4298      	cmp	r0, r3
    186c:	d01c      	beq.n	18a8 <_sercom_get_default_pad+0x40>
    186e:	d803      	bhi.n	1878 <_sercom_get_default_pad+0x10>
    1870:	4b2d      	ldr	r3, [pc, #180]	; (1928 <_sercom_get_default_pad+0xc0>)
    1872:	4298      	cmp	r0, r3
    1874:	d007      	beq.n	1886 <_sercom_get_default_pad+0x1e>
    1876:	e04a      	b.n	190e <_sercom_get_default_pad+0xa6>
    1878:	4b2c      	ldr	r3, [pc, #176]	; (192c <_sercom_get_default_pad+0xc4>)
    187a:	4298      	cmp	r0, r3
    187c:	d025      	beq.n	18ca <_sercom_get_default_pad+0x62>
    187e:	4b2c      	ldr	r3, [pc, #176]	; (1930 <_sercom_get_default_pad+0xc8>)
    1880:	4298      	cmp	r0, r3
    1882:	d033      	beq.n	18ec <_sercom_get_default_pad+0x84>
    1884:	e043      	b.n	190e <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1886:	2901      	cmp	r1, #1
    1888:	d043      	beq.n	1912 <_sercom_get_default_pad+0xaa>
    188a:	2900      	cmp	r1, #0
    188c:	d004      	beq.n	1898 <_sercom_get_default_pad+0x30>
    188e:	2902      	cmp	r1, #2
    1890:	d006      	beq.n	18a0 <_sercom_get_default_pad+0x38>
    1892:	2903      	cmp	r1, #3
    1894:	d006      	beq.n	18a4 <_sercom_get_default_pad+0x3c>
    1896:	e001      	b.n	189c <_sercom_get_default_pad+0x34>
    1898:	4826      	ldr	r0, [pc, #152]	; (1934 <_sercom_get_default_pad+0xcc>)
    189a:	e041      	b.n	1920 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    189c:	2000      	movs	r0, #0
    189e:	e03f      	b.n	1920 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18a0:	4825      	ldr	r0, [pc, #148]	; (1938 <_sercom_get_default_pad+0xd0>)
    18a2:	e03d      	b.n	1920 <_sercom_get_default_pad+0xb8>
    18a4:	4825      	ldr	r0, [pc, #148]	; (193c <_sercom_get_default_pad+0xd4>)
    18a6:	e03b      	b.n	1920 <_sercom_get_default_pad+0xb8>
    18a8:	2901      	cmp	r1, #1
    18aa:	d034      	beq.n	1916 <_sercom_get_default_pad+0xae>
    18ac:	2900      	cmp	r1, #0
    18ae:	d004      	beq.n	18ba <_sercom_get_default_pad+0x52>
    18b0:	2902      	cmp	r1, #2
    18b2:	d006      	beq.n	18c2 <_sercom_get_default_pad+0x5a>
    18b4:	2903      	cmp	r1, #3
    18b6:	d006      	beq.n	18c6 <_sercom_get_default_pad+0x5e>
    18b8:	e001      	b.n	18be <_sercom_get_default_pad+0x56>
    18ba:	2003      	movs	r0, #3
    18bc:	e030      	b.n	1920 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    18be:	2000      	movs	r0, #0
    18c0:	e02e      	b.n	1920 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18c2:	481f      	ldr	r0, [pc, #124]	; (1940 <_sercom_get_default_pad+0xd8>)
    18c4:	e02c      	b.n	1920 <_sercom_get_default_pad+0xb8>
    18c6:	481f      	ldr	r0, [pc, #124]	; (1944 <_sercom_get_default_pad+0xdc>)
    18c8:	e02a      	b.n	1920 <_sercom_get_default_pad+0xb8>
    18ca:	2901      	cmp	r1, #1
    18cc:	d025      	beq.n	191a <_sercom_get_default_pad+0xb2>
    18ce:	2900      	cmp	r1, #0
    18d0:	d004      	beq.n	18dc <_sercom_get_default_pad+0x74>
    18d2:	2902      	cmp	r1, #2
    18d4:	d006      	beq.n	18e4 <_sercom_get_default_pad+0x7c>
    18d6:	2903      	cmp	r1, #3
    18d8:	d006      	beq.n	18e8 <_sercom_get_default_pad+0x80>
    18da:	e001      	b.n	18e0 <_sercom_get_default_pad+0x78>
    18dc:	481a      	ldr	r0, [pc, #104]	; (1948 <_sercom_get_default_pad+0xe0>)
    18de:	e01f      	b.n	1920 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    18e0:	2000      	movs	r0, #0
    18e2:	e01d      	b.n	1920 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18e4:	4819      	ldr	r0, [pc, #100]	; (194c <_sercom_get_default_pad+0xe4>)
    18e6:	e01b      	b.n	1920 <_sercom_get_default_pad+0xb8>
    18e8:	4819      	ldr	r0, [pc, #100]	; (1950 <_sercom_get_default_pad+0xe8>)
    18ea:	e019      	b.n	1920 <_sercom_get_default_pad+0xb8>
    18ec:	2901      	cmp	r1, #1
    18ee:	d016      	beq.n	191e <_sercom_get_default_pad+0xb6>
    18f0:	2900      	cmp	r1, #0
    18f2:	d004      	beq.n	18fe <_sercom_get_default_pad+0x96>
    18f4:	2902      	cmp	r1, #2
    18f6:	d006      	beq.n	1906 <_sercom_get_default_pad+0x9e>
    18f8:	2903      	cmp	r1, #3
    18fa:	d006      	beq.n	190a <_sercom_get_default_pad+0xa2>
    18fc:	e001      	b.n	1902 <_sercom_get_default_pad+0x9a>
    18fe:	4815      	ldr	r0, [pc, #84]	; (1954 <_sercom_get_default_pad+0xec>)
    1900:	e00e      	b.n	1920 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1902:	2000      	movs	r0, #0
    1904:	e00c      	b.n	1920 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1906:	4814      	ldr	r0, [pc, #80]	; (1958 <_sercom_get_default_pad+0xf0>)
    1908:	e00a      	b.n	1920 <_sercom_get_default_pad+0xb8>
    190a:	4814      	ldr	r0, [pc, #80]	; (195c <_sercom_get_default_pad+0xf4>)
    190c:	e008      	b.n	1920 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    190e:	2000      	movs	r0, #0
    1910:	e006      	b.n	1920 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1912:	4813      	ldr	r0, [pc, #76]	; (1960 <_sercom_get_default_pad+0xf8>)
    1914:	e004      	b.n	1920 <_sercom_get_default_pad+0xb8>
    1916:	4813      	ldr	r0, [pc, #76]	; (1964 <_sercom_get_default_pad+0xfc>)
    1918:	e002      	b.n	1920 <_sercom_get_default_pad+0xb8>
    191a:	4813      	ldr	r0, [pc, #76]	; (1968 <_sercom_get_default_pad+0x100>)
    191c:	e000      	b.n	1920 <_sercom_get_default_pad+0xb8>
    191e:	4813      	ldr	r0, [pc, #76]	; (196c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1920:	4770      	bx	lr
    1922:	46c0      	nop			; (mov r8, r8)
    1924:	42000c00 	.word	0x42000c00
    1928:	42000800 	.word	0x42000800
    192c:	42001000 	.word	0x42001000
    1930:	42001400 	.word	0x42001400
    1934:	00040003 	.word	0x00040003
    1938:	00060003 	.word	0x00060003
    193c:	00070003 	.word	0x00070003
    1940:	001e0003 	.word	0x001e0003
    1944:	001f0003 	.word	0x001f0003
    1948:	00080003 	.word	0x00080003
    194c:	000a0003 	.word	0x000a0003
    1950:	000b0003 	.word	0x000b0003
    1954:	00100003 	.word	0x00100003
    1958:	00120003 	.word	0x00120003
    195c:	00130003 	.word	0x00130003
    1960:	00050003 	.word	0x00050003
    1964:	00010003 	.word	0x00010003
    1968:	00090003 	.word	0x00090003
    196c:	00110003 	.word	0x00110003

00001970 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1970:	b570      	push	{r4, r5, r6, lr}
    1972:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1974:	4a0e      	ldr	r2, [pc, #56]	; (19b0 <_sercom_get_sercom_inst_index+0x40>)
    1976:	4669      	mov	r1, sp
    1978:	ca70      	ldmia	r2!, {r4, r5, r6}
    197a:	c170      	stmia	r1!, {r4, r5, r6}
    197c:	6812      	ldr	r2, [r2, #0]
    197e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1980:	1c03      	adds	r3, r0, #0
    1982:	9a00      	ldr	r2, [sp, #0]
    1984:	4282      	cmp	r2, r0
    1986:	d00f      	beq.n	19a8 <_sercom_get_sercom_inst_index+0x38>
    1988:	9c01      	ldr	r4, [sp, #4]
    198a:	4284      	cmp	r4, r0
    198c:	d008      	beq.n	19a0 <_sercom_get_sercom_inst_index+0x30>
    198e:	9d02      	ldr	r5, [sp, #8]
    1990:	4285      	cmp	r5, r0
    1992:	d007      	beq.n	19a4 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1994:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1996:	9e03      	ldr	r6, [sp, #12]
    1998:	429e      	cmp	r6, r3
    199a:	d107      	bne.n	19ac <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    199c:	2003      	movs	r0, #3
    199e:	e004      	b.n	19aa <_sercom_get_sercom_inst_index+0x3a>
    19a0:	2001      	movs	r0, #1
    19a2:	e002      	b.n	19aa <_sercom_get_sercom_inst_index+0x3a>
    19a4:	2002      	movs	r0, #2
    19a6:	e000      	b.n	19aa <_sercom_get_sercom_inst_index+0x3a>
    19a8:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    19aa:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    19ac:	b004      	add	sp, #16
    19ae:	bd70      	pop	{r4, r5, r6, pc}
    19b0:	0000835c 	.word	0x0000835c

000019b4 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    19b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    19b6:	4647      	mov	r7, r8
    19b8:	b480      	push	{r7}
    19ba:	b088      	sub	sp, #32
    19bc:	1c05      	adds	r5, r0, #0
    19be:	1c0c      	adds	r4, r1, #0
    19c0:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    19c2:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    19c4:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    19c6:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    19c8:	079a      	lsls	r2, r3, #30
    19ca:	d500      	bpl.n	19ce <spi_init+0x1a>
    19cc:	e0df      	b.n	1b8e <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    19ce:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    19d0:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    19d2:	07da      	lsls	r2, r3, #31
    19d4:	d500      	bpl.n	19d8 <spi_init+0x24>
    19d6:	e0da      	b.n	1b8e <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    19d8:	1c08      	adds	r0, r1, #0
    19da:	4b6f      	ldr	r3, [pc, #444]	; (1b98 <spi_init+0x1e4>)
    19dc:	4798      	blx	r3
    19de:	4b6f      	ldr	r3, [pc, #444]	; (1b9c <spi_init+0x1e8>)
    19e0:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    19e2:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    19e4:	2701      	movs	r7, #1
    19e6:	4097      	lsls	r7, r2
    19e8:	1c3a      	adds	r2, r7, #0
    19ea:	430a      	orrs	r2, r1
    19ec:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    19ee:	a907      	add	r1, sp, #28
    19f0:	2724      	movs	r7, #36	; 0x24
    19f2:	5df3      	ldrb	r3, [r6, r7]
    19f4:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    19f6:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    19f8:	b2c0      	uxtb	r0, r0
    19fa:	4680      	mov	r8, r0
    19fc:	4b68      	ldr	r3, [pc, #416]	; (1ba0 <spi_init+0x1ec>)
    19fe:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1a00:	4640      	mov	r0, r8
    1a02:	4b68      	ldr	r3, [pc, #416]	; (1ba4 <spi_init+0x1f0>)
    1a04:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1a06:	5df0      	ldrb	r0, [r6, r7]
    1a08:	2100      	movs	r1, #0
    1a0a:	4b67      	ldr	r3, [pc, #412]	; (1ba8 <spi_init+0x1f4>)
    1a0c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    1a0e:	7833      	ldrb	r3, [r6, #0]
    1a10:	2b01      	cmp	r3, #1
    1a12:	d103      	bne.n	1a1c <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1a14:	6822      	ldr	r2, [r4, #0]
    1a16:	230c      	movs	r3, #12
    1a18:	4313      	orrs	r3, r2
    1a1a:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1a1c:	7833      	ldrb	r3, [r6, #0]
    1a1e:	2b00      	cmp	r3, #0
    1a20:	d000      	beq.n	1a24 <spi_init+0x70>
    1a22:	e0b1      	b.n	1b88 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    1a24:	6822      	ldr	r2, [r4, #0]
    1a26:	2308      	movs	r3, #8
    1a28:	4313      	orrs	r3, r2
    1a2a:	6023      	str	r3, [r4, #0]
    1a2c:	e0ac      	b.n	1b88 <spi_init+0x1d4>
    1a2e:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1a30:	60d1      	str	r1, [r2, #12]
    1a32:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    1a34:	2b1c      	cmp	r3, #28
    1a36:	d1fa      	bne.n	1a2e <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    1a38:	2300      	movs	r3, #0
    1a3a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    1a3c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    1a3e:	2400      	movs	r4, #0
    1a40:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    1a42:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    1a44:	2336      	movs	r3, #54	; 0x36
    1a46:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    1a48:	2337      	movs	r3, #55	; 0x37
    1a4a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    1a4c:	2338      	movs	r3, #56	; 0x38
    1a4e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1a50:	2303      	movs	r3, #3
    1a52:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    1a54:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    1a56:	6828      	ldr	r0, [r5, #0]
    1a58:	4b4f      	ldr	r3, [pc, #316]	; (1b98 <spi_init+0x1e4>)
    1a5a:	4798      	blx	r3
    1a5c:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1a5e:	4953      	ldr	r1, [pc, #332]	; (1bac <spi_init+0x1f8>)
    1a60:	4b53      	ldr	r3, [pc, #332]	; (1bb0 <spi_init+0x1fc>)
    1a62:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1a64:	00bf      	lsls	r7, r7, #2
    1a66:	4b53      	ldr	r3, [pc, #332]	; (1bb4 <spi_init+0x200>)
    1a68:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1a6a:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1a6c:	ab02      	add	r3, sp, #8
    1a6e:	2280      	movs	r2, #128	; 0x80
    1a70:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1a72:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1a74:	2201      	movs	r2, #1
    1a76:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1a78:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    1a7a:	7833      	ldrb	r3, [r6, #0]
    1a7c:	2b00      	cmp	r3, #0
    1a7e:	d102      	bne.n	1a86 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1a80:	2200      	movs	r2, #0
    1a82:	ab02      	add	r3, sp, #8
    1a84:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    1a86:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1a88:	9303      	str	r3, [sp, #12]
    1a8a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    1a8c:	9004      	str	r0, [sp, #16]
    1a8e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    1a90:	9205      	str	r2, [sp, #20]
    1a92:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1a94:	9306      	str	r3, [sp, #24]
    1a96:	2400      	movs	r4, #0
    1a98:	b2e1      	uxtb	r1, r4
    1a9a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1a9c:	aa03      	add	r2, sp, #12
    1a9e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1aa0:	2800      	cmp	r0, #0
    1aa2:	d102      	bne.n	1aaa <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1aa4:	1c38      	adds	r0, r7, #0
    1aa6:	4a44      	ldr	r2, [pc, #272]	; (1bb8 <spi_init+0x204>)
    1aa8:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1aaa:	1c43      	adds	r3, r0, #1
    1aac:	d006      	beq.n	1abc <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1aae:	466a      	mov	r2, sp
    1ab0:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1ab2:	0c00      	lsrs	r0, r0, #16
    1ab4:	b2c0      	uxtb	r0, r0
    1ab6:	a902      	add	r1, sp, #8
    1ab8:	4b40      	ldr	r3, [pc, #256]	; (1bbc <spi_init+0x208>)
    1aba:	4798      	blx	r3
    1abc:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1abe:	2c04      	cmp	r4, #4
    1ac0:	d1ea      	bne.n	1a98 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    1ac2:	7833      	ldrb	r3, [r6, #0]
    1ac4:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    1ac6:	7c33      	ldrb	r3, [r6, #16]
    1ac8:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    1aca:	7cb3      	ldrb	r3, [r6, #18]
    1acc:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    1ace:	7d33      	ldrb	r3, [r6, #20]
    1ad0:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    1ad2:	2200      	movs	r2, #0
    1ad4:	466b      	mov	r3, sp
    1ad6:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    1ad8:	7833      	ldrb	r3, [r6, #0]
    1ada:	2b01      	cmp	r3, #1
    1adc:	d114      	bne.n	1b08 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1ade:	6828      	ldr	r0, [r5, #0]
    1ae0:	4b2d      	ldr	r3, [pc, #180]	; (1b98 <spi_init+0x1e4>)
    1ae2:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1ae4:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1ae6:	b2c0      	uxtb	r0, r0
    1ae8:	4b35      	ldr	r3, [pc, #212]	; (1bc0 <spi_init+0x20c>)
    1aea:	4798      	blx	r3
    1aec:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1aee:	69b0      	ldr	r0, [r6, #24]
    1af0:	466a      	mov	r2, sp
    1af2:	3206      	adds	r2, #6
    1af4:	4b33      	ldr	r3, [pc, #204]	; (1bc4 <spi_init+0x210>)
    1af6:	4798      	blx	r3
    1af8:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    1afa:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    1afc:	2b00      	cmp	r3, #0
    1afe:	d146      	bne.n	1b8e <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    1b00:	466b      	mov	r3, sp
    1b02:	3306      	adds	r3, #6
    1b04:	781b      	ldrb	r3, [r3, #0]
    1b06:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1b08:	7833      	ldrb	r3, [r6, #0]
    1b0a:	2b00      	cmp	r3, #0
    1b0c:	d10f      	bne.n	1b2e <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    1b0e:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    1b10:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1b12:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1b14:	7ff4      	ldrb	r4, [r6, #31]
    1b16:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1b18:	7fb2      	ldrb	r2, [r6, #30]
    1b1a:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1b1c:	4302      	orrs	r2, r0
    1b1e:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    1b20:	2220      	movs	r2, #32
    1b22:	5cb2      	ldrb	r2, [r6, r2]
    1b24:	2a00      	cmp	r2, #0
    1b26:	d004      	beq.n	1b32 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1b28:	2240      	movs	r2, #64	; 0x40
    1b2a:	4313      	orrs	r3, r2
    1b2c:	e001      	b.n	1b32 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    1b2e:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    1b30:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    1b32:	68b2      	ldr	r2, [r6, #8]
    1b34:	6870      	ldr	r0, [r6, #4]
    1b36:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    1b38:	68f0      	ldr	r0, [r6, #12]
    1b3a:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    1b3c:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    1b3e:	7c31      	ldrb	r1, [r6, #16]
    1b40:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1b42:	7c71      	ldrb	r1, [r6, #17]
    1b44:	2900      	cmp	r1, #0
    1b46:	d103      	bne.n	1b50 <spi_init+0x19c>
    1b48:	491f      	ldr	r1, [pc, #124]	; (1bc8 <spi_init+0x214>)
    1b4a:	7889      	ldrb	r1, [r1, #2]
    1b4c:	0788      	lsls	r0, r1, #30
    1b4e:	d501      	bpl.n	1b54 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1b50:	2180      	movs	r1, #128	; 0x80
    1b52:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    1b54:	7cb1      	ldrb	r1, [r6, #18]
    1b56:	2900      	cmp	r1, #0
    1b58:	d002      	beq.n	1b60 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1b5a:	2180      	movs	r1, #128	; 0x80
    1b5c:	0289      	lsls	r1, r1, #10
    1b5e:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1b60:	7cf1      	ldrb	r1, [r6, #19]
    1b62:	2900      	cmp	r1, #0
    1b64:	d002      	beq.n	1b6c <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1b66:	2180      	movs	r1, #128	; 0x80
    1b68:	0089      	lsls	r1, r1, #2
    1b6a:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1b6c:	7d31      	ldrb	r1, [r6, #20]
    1b6e:	2900      	cmp	r1, #0
    1b70:	d002      	beq.n	1b78 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1b72:	2180      	movs	r1, #128	; 0x80
    1b74:	0189      	lsls	r1, r1, #6
    1b76:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    1b78:	6839      	ldr	r1, [r7, #0]
    1b7a:	430a      	orrs	r2, r1
    1b7c:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    1b7e:	687a      	ldr	r2, [r7, #4]
    1b80:	4313      	orrs	r3, r2
    1b82:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    1b84:	2000      	movs	r0, #0
    1b86:	e002      	b.n	1b8e <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1b88:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1b8a:	2100      	movs	r1, #0
    1b8c:	e74f      	b.n	1a2e <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1b8e:	b008      	add	sp, #32
    1b90:	bc04      	pop	{r2}
    1b92:	4690      	mov	r8, r2
    1b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b96:	46c0      	nop			; (mov r8, r8)
    1b98:	00001971 	.word	0x00001971
    1b9c:	40000400 	.word	0x40000400
    1ba0:	00002719 	.word	0x00002719
    1ba4:	0000268d 	.word	0x0000268d
    1ba8:	00001819 	.word	0x00001819
    1bac:	00001ed5 	.word	0x00001ed5
    1bb0:	000020b9 	.word	0x000020b9
    1bb4:	20000a9c 	.word	0x20000a9c
    1bb8:	00001869 	.word	0x00001869
    1bbc:	000027f5 	.word	0x000027f5
    1bc0:	00002735 	.word	0x00002735
    1bc4:	00001641 	.word	0x00001641
    1bc8:	41002000 	.word	0x41002000

00001bcc <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1bcc:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1bce:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1bd0:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1bd2:	2c01      	cmp	r4, #1
    1bd4:	d16c      	bne.n	1cb0 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1bd6:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1bd8:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1bda:	2c00      	cmp	r4, #0
    1bdc:	d168      	bne.n	1cb0 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    1bde:	2a00      	cmp	r2, #0
    1be0:	d057      	beq.n	1c92 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    1be2:	784b      	ldrb	r3, [r1, #1]
    1be4:	2b00      	cmp	r3, #0
    1be6:	d044      	beq.n	1c72 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1be8:	6802      	ldr	r2, [r0, #0]
    1bea:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    1bec:	07dc      	lsls	r4, r3, #31
    1bee:	d40f      	bmi.n	1c10 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    1bf0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1bf2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1bf4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1bf6:	2900      	cmp	r1, #0
    1bf8:	d103      	bne.n	1c02 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    1bfa:	095a      	lsrs	r2, r3, #5
    1bfc:	01d2      	lsls	r2, r2, #7
    1bfe:	492d      	ldr	r1, [pc, #180]	; (1cb4 <spi_select_slave+0xe8>)
    1c00:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1c02:	211f      	movs	r1, #31
    1c04:	400b      	ands	r3, r1
    1c06:	2101      	movs	r1, #1
    1c08:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1c0a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    1c0c:	2305      	movs	r3, #5
    1c0e:	e04f      	b.n	1cb0 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1c10:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c12:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c14:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c16:	2c00      	cmp	r4, #0
    1c18:	d103      	bne.n	1c22 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    1c1a:	095a      	lsrs	r2, r3, #5
    1c1c:	01d2      	lsls	r2, r2, #7
    1c1e:	4c25      	ldr	r4, [pc, #148]	; (1cb4 <spi_select_slave+0xe8>)
    1c20:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1c22:	241f      	movs	r4, #31
    1c24:	4023      	ands	r3, r4
    1c26:	2401      	movs	r4, #1
    1c28:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1c2a:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    1c2c:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1c2e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1c30:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1c32:	07d4      	lsls	r4, r2, #31
    1c34:	d500      	bpl.n	1c38 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1c36:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    1c38:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1c3a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1c3c:	2a00      	cmp	r2, #0
    1c3e:	d137      	bne.n	1cb0 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1c40:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1c42:	2104      	movs	r1, #4
    1c44:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    1c46:	420b      	tst	r3, r1
    1c48:	d0fc      	beq.n	1c44 <spi_select_slave+0x78>
    1c4a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1c4c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1c4e:	074c      	lsls	r4, r1, #29
    1c50:	d52e      	bpl.n	1cb0 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1c52:	8b53      	ldrh	r3, [r2, #26]
    1c54:	0759      	lsls	r1, r3, #29
    1c56:	d503      	bpl.n	1c60 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1c58:	8b51      	ldrh	r1, [r2, #26]
    1c5a:	2304      	movs	r3, #4
    1c5c:	430b      	orrs	r3, r1
    1c5e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1c60:	7983      	ldrb	r3, [r0, #6]
    1c62:	2b01      	cmp	r3, #1
    1c64:	d102      	bne.n	1c6c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1c66:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1c68:	2300      	movs	r3, #0
    1c6a:	e021      	b.n	1cb0 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1c6c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1c6e:	2300      	movs	r3, #0
    1c70:	e01e      	b.n	1cb0 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1c72:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c74:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c76:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c78:	2900      	cmp	r1, #0
    1c7a:	d103      	bne.n	1c84 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    1c7c:	095a      	lsrs	r2, r3, #5
    1c7e:	01d2      	lsls	r2, r2, #7
    1c80:	4c0c      	ldr	r4, [pc, #48]	; (1cb4 <spi_select_slave+0xe8>)
    1c82:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1c84:	211f      	movs	r1, #31
    1c86:	400b      	ands	r3, r1
    1c88:	2101      	movs	r1, #1
    1c8a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1c8c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1c8e:	2300      	movs	r3, #0
    1c90:	e00e      	b.n	1cb0 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    1c92:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c94:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c96:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c98:	2900      	cmp	r1, #0
    1c9a:	d103      	bne.n	1ca4 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    1c9c:	095a      	lsrs	r2, r3, #5
    1c9e:	01d2      	lsls	r2, r2, #7
    1ca0:	4904      	ldr	r1, [pc, #16]	; (1cb4 <spi_select_slave+0xe8>)
    1ca2:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1ca4:	211f      	movs	r1, #31
    1ca6:	400b      	ands	r3, r1
    1ca8:	2101      	movs	r1, #1
    1caa:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1cac:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    1cae:	2300      	movs	r3, #0
}
    1cb0:	1c18      	adds	r0, r3, #0
    1cb2:	bd10      	pop	{r4, pc}
    1cb4:	41004400 	.word	0x41004400

00001cb8 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cba:	465f      	mov	r7, fp
    1cbc:	4656      	mov	r6, sl
    1cbe:	464d      	mov	r5, r9
    1cc0:	4644      	mov	r4, r8
    1cc2:	b4f0      	push	{r4, r5, r6, r7}
    1cc4:	b083      	sub	sp, #12
    1cc6:	1c04      	adds	r4, r0, #0
    1cc8:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    1cca:	2338      	movs	r3, #56	; 0x38
    1ccc:	5cc0      	ldrb	r0, [r0, r3]
    1cce:	b2c0      	uxtb	r0, r0
    1cd0:	2805      	cmp	r0, #5
    1cd2:	d100      	bne.n	1cd6 <spi_write_buffer_wait+0x1e>
    1cd4:	e0f1      	b.n	1eba <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1cd6:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    1cd8:	2a00      	cmp	r2, #0
    1cda:	d100      	bne.n	1cde <spi_write_buffer_wait+0x26>
    1cdc:	e0ed      	b.n	1eba <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    1cde:	7963      	ldrb	r3, [r4, #5]
    1ce0:	2b00      	cmp	r3, #0
    1ce2:	d105      	bne.n	1cf0 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1ce4:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1ce6:	7e18      	ldrb	r0, [r3, #24]
    1ce8:	0782      	lsls	r2, r0, #30
    1cea:	d501      	bpl.n	1cf0 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1cec:	2002      	movs	r0, #2
    1cee:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    1cf0:	4655      	mov	r5, sl
    1cf2:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1cf4:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1cf6:	2602      	movs	r6, #2
    1cf8:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1cfa:	2704      	movs	r7, #4
    1cfc:	46bb      	mov	fp, r7
    1cfe:	e08f      	b.n	1e20 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    1d00:	7962      	ldrb	r2, [r4, #5]
    1d02:	2a00      	cmp	r2, #0
    1d04:	d001      	beq.n	1d0a <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1d06:	6826      	ldr	r6, [r4, #0]
    1d08:	e016      	b.n	1d38 <spi_write_buffer_wait+0x80>
    1d0a:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1d0c:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    1d0e:	421e      	tst	r6, r3
    1d10:	d106      	bne.n	1d20 <spi_write_buffer_wait+0x68>
    1d12:	4e6d      	ldr	r6, [pc, #436]	; (1ec8 <spi_write_buffer_wait+0x210>)
    1d14:	7e17      	ldrb	r7, [r2, #24]
    1d16:	421f      	tst	r7, r3
    1d18:	d102      	bne.n	1d20 <spi_write_buffer_wait+0x68>
    1d1a:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1d1c:	2e00      	cmp	r6, #0
    1d1e:	d1f9      	bne.n	1d14 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1d20:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    1d22:	4667      	mov	r7, ip
    1d24:	423e      	tst	r6, r7
    1d26:	d003      	beq.n	1d30 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1d28:	2302      	movs	r3, #2
    1d2a:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    1d2c:	2004      	movs	r0, #4
    1d2e:	e0c4      	b.n	1eba <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1d30:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    1d32:	421a      	tst	r2, r3
    1d34:	d1e7      	bne.n	1d06 <spi_write_buffer_wait+0x4e>
    1d36:	e0b3      	b.n	1ea0 <spi_write_buffer_wait+0x1e8>
    1d38:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    1d3a:	421a      	tst	r2, r3
    1d3c:	d0fc      	beq.n	1d38 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1d3e:	1c42      	adds	r2, r0, #1
    1d40:	b292      	uxth	r2, r2
    1d42:	4690      	mov	r8, r2
    1d44:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1d46:	79a2      	ldrb	r2, [r4, #6]
    1d48:	2a01      	cmp	r2, #1
    1d4a:	d001      	beq.n	1d50 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1d4c:	4640      	mov	r0, r8
    1d4e:	e005      	b.n	1d5c <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    1d50:	3002      	adds	r0, #2
    1d52:	b280      	uxth	r0, r0
    1d54:	4642      	mov	r2, r8
    1d56:	5c8a      	ldrb	r2, [r1, r2]
    1d58:	0212      	lsls	r2, r2, #8
    1d5a:	4317      	orrs	r7, r2
    1d5c:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1d5e:	421a      	tst	r2, r3
    1d60:	d002      	beq.n	1d68 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1d62:	05ff      	lsls	r7, r7, #23
    1d64:	0dff      	lsrs	r7, r7, #23
    1d66:	62b7      	str	r7, [r6, #40]	; 0x28
    1d68:	1e6a      	subs	r2, r5, #1
    1d6a:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    1d6c:	79e2      	ldrb	r2, [r4, #7]
    1d6e:	2a00      	cmp	r2, #0
    1d70:	d101      	bne.n	1d76 <spi_write_buffer_wait+0xbe>
    1d72:	1c35      	adds	r5, r6, #0
    1d74:	e056      	b.n	1e24 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    1d76:	7962      	ldrb	r2, [r4, #5]
    1d78:	2a00      	cmp	r2, #0
    1d7a:	d137      	bne.n	1dec <spi_write_buffer_wait+0x134>
    1d7c:	4a53      	ldr	r2, [pc, #332]	; (1ecc <spi_write_buffer_wait+0x214>)
    1d7e:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1d80:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1d82:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    1d84:	421f      	tst	r7, r3
    1d86:	d01c      	beq.n	1dc2 <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    1d88:	1c47      	adds	r7, r0, #1
    1d8a:	b2bf      	uxth	r7, r7
    1d8c:	46b9      	mov	r9, r7
    1d8e:	9901      	ldr	r1, [sp, #4]
    1d90:	5c09      	ldrb	r1, [r1, r0]
    1d92:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1d94:	79a7      	ldrb	r7, [r4, #6]
    1d96:	2f01      	cmp	r7, #1
    1d98:	d001      	beq.n	1d9e <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    1d9a:	4648      	mov	r0, r9
    1d9c:	e008      	b.n	1db0 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    1d9e:	3002      	adds	r0, #2
    1da0:	b280      	uxth	r0, r0
    1da2:	9901      	ldr	r1, [sp, #4]
    1da4:	464f      	mov	r7, r9
    1da6:	5dc9      	ldrb	r1, [r1, r7]
    1da8:	0209      	lsls	r1, r1, #8
    1daa:	4647      	mov	r7, r8
    1dac:	430f      	orrs	r7, r1
    1dae:	46b8      	mov	r8, r7
    1db0:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1db2:	421f      	tst	r7, r3
    1db4:	d003      	beq.n	1dbe <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1db6:	4647      	mov	r7, r8
    1db8:	05f9      	lsls	r1, r7, #23
    1dba:	0dcf      	lsrs	r7, r1, #23
    1dbc:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    1dbe:	3d01      	subs	r5, #1
    1dc0:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1dc2:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1dc4:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    1dc6:	4659      	mov	r1, fp
    1dc8:	420f      	tst	r7, r1
    1dca:	d102      	bne.n	1dd2 <spi_write_buffer_wait+0x11a>
    1dcc:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1dce:	2a00      	cmp	r2, #0
    1dd0:	d1d6      	bne.n	1d80 <spi_write_buffer_wait+0xc8>
    1dd2:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1dd4:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    1dd6:	4667      	mov	r7, ip
    1dd8:	423a      	tst	r2, r7
    1dda:	d003      	beq.n	1de4 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1ddc:	2302      	movs	r3, #2
    1dde:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    1de0:	2004      	movs	r0, #4
    1de2:	e06a      	b.n	1eba <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1de4:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    1de6:	465e      	mov	r6, fp
    1de8:	4232      	tst	r2, r6
    1dea:	d05b      	beq.n	1ea4 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1dec:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1dee:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    1df0:	465f      	mov	r7, fp
    1df2:	423a      	tst	r2, r7
    1df4:	d0fb      	beq.n	1dee <spi_write_buffer_wait+0x136>
    1df6:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1df8:	423a      	tst	r2, r7
    1dfa:	d00d      	beq.n	1e18 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1dfc:	8b72      	ldrh	r2, [r6, #26]
    1dfe:	423a      	tst	r2, r7
    1e00:	d004      	beq.n	1e0c <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1e02:	8b72      	ldrh	r2, [r6, #26]
    1e04:	2704      	movs	r7, #4
    1e06:	433a      	orrs	r2, r7
    1e08:	b292      	uxth	r2, r2
    1e0a:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1e0c:	79a2      	ldrb	r2, [r4, #6]
    1e0e:	2a01      	cmp	r2, #1
    1e10:	d101      	bne.n	1e16 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1e12:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    1e14:	e000      	b.n	1e18 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1e16:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    1e18:	4652      	mov	r2, sl
    1e1a:	3a01      	subs	r2, #1
    1e1c:	b292      	uxth	r2, r2
    1e1e:	4692      	mov	sl, r2
    1e20:	3d01      	subs	r5, #1
    1e22:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    1e24:	4a2a      	ldr	r2, [pc, #168]	; (1ed0 <spi_write_buffer_wait+0x218>)
    1e26:	4295      	cmp	r5, r2
    1e28:	d000      	beq.n	1e2c <spi_write_buffer_wait+0x174>
    1e2a:	e769      	b.n	1d00 <spi_write_buffer_wait+0x48>
    1e2c:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    1e2e:	7963      	ldrb	r3, [r4, #5]
    1e30:	2b01      	cmp	r3, #1
    1e32:	d105      	bne.n	1e40 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1e34:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1e36:	2202      	movs	r2, #2
    1e38:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    1e3a:	4213      	tst	r3, r2
    1e3c:	d0fc      	beq.n	1e38 <spi_write_buffer_wait+0x180>
    1e3e:	e033      	b.n	1ea8 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    1e40:	2b00      	cmp	r3, #0
    1e42:	d133      	bne.n	1eac <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    1e44:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1e46:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    1e48:	2b00      	cmp	r3, #0
    1e4a:	d036      	beq.n	1eba <spi_write_buffer_wait+0x202>
			while (flush_length) {
    1e4c:	2900      	cmp	r1, #0
    1e4e:	d02f      	beq.n	1eb0 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e50:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    1e52:	4e1d      	ldr	r6, [pc, #116]	; (1ec8 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1e54:	2704      	movs	r7, #4
    1e56:	4650      	mov	r0, sl
    1e58:	e01c      	b.n	1e94 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e5a:	7e0a      	ldrb	r2, [r1, #24]
    1e5c:	422a      	tst	r2, r5
    1e5e:	d102      	bne.n	1e66 <spi_write_buffer_wait+0x1ae>
    1e60:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1e62:	2b00      	cmp	r3, #0
    1e64:	d1f9      	bne.n	1e5a <spi_write_buffer_wait+0x1a2>
    1e66:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    1e68:	422b      	tst	r3, r5
    1e6a:	d023      	beq.n	1eb4 <spi_write_buffer_wait+0x1fc>
    1e6c:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1e6e:	422b      	tst	r3, r5
    1e70:	d00c      	beq.n	1e8c <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1e72:	8b4b      	ldrh	r3, [r1, #26]
    1e74:	422b      	tst	r3, r5
    1e76:	d003      	beq.n	1e80 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1e78:	8b4b      	ldrh	r3, [r1, #26]
    1e7a:	433b      	orrs	r3, r7
    1e7c:	b29b      	uxth	r3, r3
    1e7e:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1e80:	79a3      	ldrb	r3, [r4, #6]
    1e82:	2b01      	cmp	r3, #1
    1e84:	d101      	bne.n	1e8a <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1e86:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    1e88:	e000      	b.n	1e8c <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1e8a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    1e8c:	3801      	subs	r0, #1
    1e8e:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    1e90:	2800      	cmp	r0, #0
    1e92:	d011      	beq.n	1eb8 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1e94:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e96:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    1e98:	422b      	tst	r3, r5
    1e9a:	d1e4      	bne.n	1e66 <spi_write_buffer_wait+0x1ae>
    1e9c:	1c33      	adds	r3, r6, #0
    1e9e:	e7dc      	b.n	1e5a <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    1ea0:	2012      	movs	r0, #18
    1ea2:	e00a      	b.n	1eba <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1ea4:	2012      	movs	r0, #18
    1ea6:	e008      	b.n	1eba <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1ea8:	2000      	movs	r0, #0
    1eaa:	e006      	b.n	1eba <spi_write_buffer_wait+0x202>
    1eac:	2000      	movs	r0, #0
    1eae:	e004      	b.n	1eba <spi_write_buffer_wait+0x202>
    1eb0:	2000      	movs	r0, #0
    1eb2:	e002      	b.n	1eba <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1eb4:	2012      	movs	r0, #18
    1eb6:	e000      	b.n	1eba <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1eb8:	2000      	movs	r0, #0
}
    1eba:	b003      	add	sp, #12
    1ebc:	bc3c      	pop	{r2, r3, r4, r5}
    1ebe:	4690      	mov	r8, r2
    1ec0:	4699      	mov	r9, r3
    1ec2:	46a2      	mov	sl, r4
    1ec4:	46ab      	mov	fp, r5
    1ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ec8:	00002710 	.word	0x00002710
    1ecc:	00002711 	.word	0x00002711
    1ed0:	0000ffff 	.word	0x0000ffff

00001ed4 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    1ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    1ed6:	0080      	lsls	r0, r0, #2
    1ed8:	4b74      	ldr	r3, [pc, #464]	; (20ac <STACK_SIZE+0xac>)
    1eda:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1edc:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    1ede:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    1ee0:	5ce3      	ldrb	r3, [r4, r3]
    1ee2:	2237      	movs	r2, #55	; 0x37
    1ee4:	5ca7      	ldrb	r7, [r4, r2]
    1ee6:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    1ee8:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    1eea:	7dae      	ldrb	r6, [r5, #22]
    1eec:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    1eee:	07f1      	lsls	r1, r6, #31
    1ef0:	d549      	bpl.n	1f86 <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1ef2:	7963      	ldrb	r3, [r4, #5]
    1ef4:	2b01      	cmp	r3, #1
    1ef6:	d116      	bne.n	1f26 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    1ef8:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1efa:	2b00      	cmp	r3, #0
    1efc:	d10f      	bne.n	1f1e <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    1efe:	4b6c      	ldr	r3, [pc, #432]	; (20b0 <STACK_SIZE+0xb0>)
    1f00:	881b      	ldrh	r3, [r3, #0]
    1f02:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1f04:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1f06:	3b01      	subs	r3, #1
    1f08:	b29b      	uxth	r3, r3
    1f0a:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    1f0c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1f0e:	b29b      	uxth	r3, r3
    1f10:	2b00      	cmp	r3, #0
    1f12:	d101      	bne.n	1f18 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1f14:	2301      	movs	r3, #1
    1f16:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1f18:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    1f1a:	2b01      	cmp	r3, #1
    1f1c:	d103      	bne.n	1f26 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    1f1e:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1f20:	2b00      	cmp	r3, #0
    1f22:	d105      	bne.n	1f30 <_spi_interrupt_handler+0x5c>
    1f24:	e02f      	b.n	1f86 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1f26:	2b00      	cmp	r3, #0
    1f28:	d12d      	bne.n	1f86 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
    1f2a:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1f2c:	2b00      	cmp	r3, #0
    1f2e:	d02a      	beq.n	1f86 <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1f30:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    1f32:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1f34:	7819      	ldrb	r1, [r3, #0]
    1f36:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    1f38:	1c58      	adds	r0, r3, #1
    1f3a:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1f3c:	79a0      	ldrb	r0, [r4, #6]
    1f3e:	2801      	cmp	r0, #1
    1f40:	d104      	bne.n	1f4c <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    1f42:	7858      	ldrb	r0, [r3, #1]
    1f44:	0200      	lsls	r0, r0, #8
    1f46:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    1f48:	3302      	adds	r3, #2
    1f4a:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    1f4c:	05cb      	lsls	r3, r1, #23
    1f4e:	0ddb      	lsrs	r3, r3, #23
    1f50:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    1f52:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1f54:	3b01      	subs	r3, #1
    1f56:	b29b      	uxth	r3, r3
    1f58:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    1f5a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1f5c:	b29b      	uxth	r3, r3
    1f5e:	2b00      	cmp	r3, #0
    1f60:	d111      	bne.n	1f86 <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1f62:	2301      	movs	r3, #1
    1f64:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    1f66:	7a63      	ldrb	r3, [r4, #9]
    1f68:	2b01      	cmp	r3, #1
    1f6a:	d10c      	bne.n	1f86 <_spi_interrupt_handler+0xb2>
    1f6c:	79e3      	ldrb	r3, [r4, #7]
    1f6e:	2b00      	cmp	r3, #0
    1f70:	d109      	bne.n	1f86 <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
    1f72:	2303      	movs	r3, #3
    1f74:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
    1f76:	2200      	movs	r2, #0
    1f78:	2338      	movs	r3, #56	; 0x38
    1f7a:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    1f7c:	07fa      	lsls	r2, r7, #31
    1f7e:	d502      	bpl.n	1f86 <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
    1f80:	1c20      	adds	r0, r4, #0
    1f82:	68e3      	ldr	r3, [r4, #12]
    1f84:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    1f86:	0771      	lsls	r1, r6, #29
    1f88:	d561      	bpl.n	204e <STACK_SIZE+0x4e>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1f8a:	8b6b      	ldrh	r3, [r5, #26]
    1f8c:	075a      	lsls	r2, r3, #29
    1f8e:	d514      	bpl.n	1fba <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    1f90:	7a63      	ldrb	r3, [r4, #9]
    1f92:	2b01      	cmp	r3, #1
    1f94:	d00b      	beq.n	1fae <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    1f96:	221e      	movs	r2, #30
    1f98:	2338      	movs	r3, #56	; 0x38
    1f9a:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    1f9c:	2303      	movs	r3, #3
    1f9e:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    1fa0:	2305      	movs	r3, #5
    1fa2:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    1fa4:	073b      	lsls	r3, r7, #28
    1fa6:	d502      	bpl.n	1fae <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    1fa8:	1c20      	adds	r0, r4, #0
    1faa:	69a1      	ldr	r1, [r4, #24]
    1fac:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    1fae:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1fb0:	8b6a      	ldrh	r2, [r5, #26]
    1fb2:	2304      	movs	r3, #4
    1fb4:	4313      	orrs	r3, r2
    1fb6:	836b      	strh	r3, [r5, #26]
    1fb8:	e049      	b.n	204e <STACK_SIZE+0x4e>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    1fba:	7a63      	ldrb	r3, [r4, #9]
    1fbc:	2b01      	cmp	r3, #1
    1fbe:	d116      	bne.n	1fee <_spi_interrupt_handler+0x11a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1fc0:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    1fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1fc4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1fc6:	3b01      	subs	r3, #1
    1fc8:	b29b      	uxth	r3, r3
    1fca:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    1fcc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1fce:	b29b      	uxth	r3, r3
    1fd0:	2b00      	cmp	r3, #0
    1fd2:	d13c      	bne.n	204e <STACK_SIZE+0x4e>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1fd4:	2304      	movs	r3, #4
    1fd6:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    1fd8:	2200      	movs	r2, #0
    1fda:	2338      	movs	r3, #56	; 0x38
    1fdc:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    1fde:	2303      	movs	r3, #3
    1fe0:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    1fe2:	07fa      	lsls	r2, r7, #31
    1fe4:	d533      	bpl.n	204e <STACK_SIZE+0x4e>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    1fe6:	1c20      	adds	r0, r4, #0
    1fe8:	68e3      	ldr	r3, [r4, #12]
    1fea:	4798      	blx	r3
    1fec:	e02f      	b.n	204e <STACK_SIZE+0x4e>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1fee:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    1ff0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1ff2:	05d2      	lsls	r2, r2, #23
    1ff4:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    1ff6:	b2d3      	uxtb	r3, r2
    1ff8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    1ffa:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    1ffc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1ffe:	1c59      	adds	r1, r3, #1
    2000:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2002:	79a1      	ldrb	r1, [r4, #6]
    2004:	2901      	cmp	r1, #1
    2006:	d104      	bne.n	2012 <STACK_SIZE+0x12>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    2008:	0a12      	lsrs	r2, r2, #8
    200a:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    200c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    200e:	3301      	adds	r3, #1
    2010:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    2012:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2014:	3b01      	subs	r3, #1
    2016:	b29b      	uxth	r3, r3
    2018:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    201a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    201c:	b29b      	uxth	r3, r3
    201e:	2b00      	cmp	r3, #0
    2020:	d115      	bne.n	204e <STACK_SIZE+0x4e>
					module->status = STATUS_OK;
    2022:	2200      	movs	r2, #0
    2024:	2338      	movs	r3, #56	; 0x38
    2026:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2028:	2304      	movs	r3, #4
    202a:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    202c:	7a63      	ldrb	r3, [r4, #9]
    202e:	2b02      	cmp	r3, #2
    2030:	d105      	bne.n	203e <STACK_SIZE+0x3e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    2032:	077a      	lsls	r2, r7, #29
    2034:	d50b      	bpl.n	204e <STACK_SIZE+0x4e>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    2036:	1c20      	adds	r0, r4, #0
    2038:	6963      	ldr	r3, [r4, #20]
    203a:	4798      	blx	r3
    203c:	e007      	b.n	204e <STACK_SIZE+0x4e>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    203e:	7a63      	ldrb	r3, [r4, #9]
    2040:	2b00      	cmp	r3, #0
    2042:	d104      	bne.n	204e <STACK_SIZE+0x4e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    2044:	07b9      	lsls	r1, r7, #30
    2046:	d502      	bpl.n	204e <STACK_SIZE+0x4e>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    2048:	1c20      	adds	r0, r4, #0
    204a:	6922      	ldr	r2, [r4, #16]
    204c:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    204e:	07b3      	lsls	r3, r6, #30
    2050:	d513      	bpl.n	207a <STACK_SIZE+0x7a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    2052:	7963      	ldrb	r3, [r4, #5]
    2054:	2b00      	cmp	r3, #0
    2056:	d110      	bne.n	207a <STACK_SIZE+0x7a>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    2058:	2307      	movs	r3, #7
    205a:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    205c:	2302      	movs	r3, #2
    205e:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    2060:	2303      	movs	r3, #3
    2062:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    2064:	2300      	movs	r3, #0
    2066:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    2068:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    206a:	2338      	movs	r3, #56	; 0x38
    206c:	2200      	movs	r2, #0
    206e:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    2070:	06f9      	lsls	r1, r7, #27
    2072:	d502      	bpl.n	207a <STACK_SIZE+0x7a>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    2074:	1c20      	adds	r0, r4, #0
    2076:	69e2      	ldr	r2, [r4, #28]
    2078:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    207a:	0733      	lsls	r3, r6, #28
    207c:	d50a      	bpl.n	2094 <STACK_SIZE+0x94>
			if (module->mode == SPI_MODE_SLAVE) {
    207e:	7963      	ldrb	r3, [r4, #5]
    2080:	2b00      	cmp	r3, #0
    2082:	d107      	bne.n	2094 <STACK_SIZE+0x94>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2084:	2308      	movs	r3, #8
    2086:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2088:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    208a:	06b9      	lsls	r1, r7, #26
    208c:	d502      	bpl.n	2094 <STACK_SIZE+0x94>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    208e:	1c20      	adds	r0, r4, #0
    2090:	6a22      	ldr	r2, [r4, #32]
    2092:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    2094:	09f6      	lsrs	r6, r6, #7
    2096:	d007      	beq.n	20a8 <STACK_SIZE+0xa8>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2098:	2380      	movs	r3, #128	; 0x80
    209a:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    209c:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    209e:	067b      	lsls	r3, r7, #25
    20a0:	d502      	bpl.n	20a8 <STACK_SIZE+0xa8>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    20a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    20a4:	1c20      	adds	r0, r4, #0
    20a6:	4798      	blx	r3
		}
	}
#  endif
}
    20a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    20aa:	46c0      	nop			; (mov r8, r8)
    20ac:	20000a9c 	.word	0x20000a9c
    20b0:	20000a98 	.word	0x20000a98

000020b4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    20b4:	4770      	bx	lr
    20b6:	46c0      	nop			; (mov r8, r8)

000020b8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    20b8:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    20ba:	4b0b      	ldr	r3, [pc, #44]	; (20e8 <_sercom_set_handler+0x30>)
    20bc:	781b      	ldrb	r3, [r3, #0]
    20be:	2b00      	cmp	r3, #0
    20c0:	d10e      	bne.n	20e0 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20c2:	4c0a      	ldr	r4, [pc, #40]	; (20ec <_sercom_set_handler+0x34>)
    20c4:	4d0a      	ldr	r5, [pc, #40]	; (20f0 <_sercom_set_handler+0x38>)
    20c6:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    20c8:	4b0a      	ldr	r3, [pc, #40]	; (20f4 <_sercom_set_handler+0x3c>)
    20ca:	2200      	movs	r2, #0
    20cc:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20ce:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    20d0:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20d2:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    20d4:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20d6:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    20d8:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    20da:	2201      	movs	r2, #1
    20dc:	4b02      	ldr	r3, [pc, #8]	; (20e8 <_sercom_set_handler+0x30>)
    20de:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    20e0:	0080      	lsls	r0, r0, #2
    20e2:	4b02      	ldr	r3, [pc, #8]	; (20ec <_sercom_set_handler+0x34>)
    20e4:	50c1      	str	r1, [r0, r3]
}
    20e6:	bd30      	pop	{r4, r5, pc}
    20e8:	200001cc 	.word	0x200001cc
    20ec:	200001d0 	.word	0x200001d0
    20f0:	000020b5 	.word	0x000020b5
    20f4:	20000a9c 	.word	0x20000a9c

000020f8 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    20f8:	b530      	push	{r4, r5, lr}
    20fa:	b083      	sub	sp, #12
    20fc:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    20fe:	ac01      	add	r4, sp, #4
    2100:	1c20      	adds	r0, r4, #0
    2102:	4905      	ldr	r1, [pc, #20]	; (2118 <_sercom_get_interrupt_vector+0x20>)
    2104:	2204      	movs	r2, #4
    2106:	4b05      	ldr	r3, [pc, #20]	; (211c <_sercom_get_interrupt_vector+0x24>)
    2108:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    210a:	1c28      	adds	r0, r5, #0
    210c:	4b04      	ldr	r3, [pc, #16]	; (2120 <_sercom_get_interrupt_vector+0x28>)
    210e:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2110:	5620      	ldrsb	r0, [r4, r0]
}
    2112:	b003      	add	sp, #12
    2114:	bd30      	pop	{r4, r5, pc}
    2116:	46c0      	nop			; (mov r8, r8)
    2118:	0000836c 	.word	0x0000836c
    211c:	00002ccd 	.word	0x00002ccd
    2120:	00001971 	.word	0x00001971

00002124 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2124:	b508      	push	{r3, lr}
    2126:	4b02      	ldr	r3, [pc, #8]	; (2130 <SERCOM0_Handler+0xc>)
    2128:	681b      	ldr	r3, [r3, #0]
    212a:	2000      	movs	r0, #0
    212c:	4798      	blx	r3
    212e:	bd08      	pop	{r3, pc}
    2130:	200001d0 	.word	0x200001d0

00002134 <SERCOM1_Handler>:
    2134:	b508      	push	{r3, lr}
    2136:	4b02      	ldr	r3, [pc, #8]	; (2140 <SERCOM1_Handler+0xc>)
    2138:	685b      	ldr	r3, [r3, #4]
    213a:	2001      	movs	r0, #1
    213c:	4798      	blx	r3
    213e:	bd08      	pop	{r3, pc}
    2140:	200001d0 	.word	0x200001d0

00002144 <SERCOM2_Handler>:
    2144:	b508      	push	{r3, lr}
    2146:	4b02      	ldr	r3, [pc, #8]	; (2150 <SERCOM2_Handler+0xc>)
    2148:	689b      	ldr	r3, [r3, #8]
    214a:	2002      	movs	r0, #2
    214c:	4798      	blx	r3
    214e:	bd08      	pop	{r3, pc}
    2150:	200001d0 	.word	0x200001d0

00002154 <SERCOM3_Handler>:
    2154:	b508      	push	{r3, lr}
    2156:	4b02      	ldr	r3, [pc, #8]	; (2160 <SERCOM3_Handler+0xc>)
    2158:	68db      	ldr	r3, [r3, #12]
    215a:	2003      	movs	r0, #3
    215c:	4798      	blx	r3
    215e:	bd08      	pop	{r3, pc}
    2160:	200001d0 	.word	0x200001d0

00002164 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    2164:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    2166:	2000      	movs	r0, #0
    2168:	4b08      	ldr	r3, [pc, #32]	; (218c <delay_init+0x28>)
    216a:	4798      	blx	r3
	cycles_per_ms /= 1000;
    216c:	4c08      	ldr	r4, [pc, #32]	; (2190 <delay_init+0x2c>)
    216e:	21fa      	movs	r1, #250	; 0xfa
    2170:	0089      	lsls	r1, r1, #2
    2172:	47a0      	blx	r4
    2174:	4b07      	ldr	r3, [pc, #28]	; (2194 <delay_init+0x30>)
    2176:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    2178:	21fa      	movs	r1, #250	; 0xfa
    217a:	0089      	lsls	r1, r1, #2
    217c:	47a0      	blx	r4
    217e:	4b06      	ldr	r3, [pc, #24]	; (2198 <delay_init+0x34>)
    2180:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    2182:	2205      	movs	r2, #5
    2184:	4b05      	ldr	r3, [pc, #20]	; (219c <delay_init+0x38>)
    2186:	601a      	str	r2, [r3, #0]
}
    2188:	bd10      	pop	{r4, pc}
    218a:	46c0      	nop			; (mov r8, r8)
    218c:	00002601 	.word	0x00002601
    2190:	00004d71 	.word	0x00004d71
    2194:	20000018 	.word	0x20000018
    2198:	20000014 	.word	0x20000014
    219c:	e000e010 	.word	0xe000e010

000021a0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    21a0:	b500      	push	{lr}
    21a2:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    21a4:	ab01      	add	r3, sp, #4
    21a6:	2280      	movs	r2, #128	; 0x80
    21a8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    21aa:	780a      	ldrb	r2, [r1, #0]
    21ac:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    21ae:	784a      	ldrb	r2, [r1, #1]
    21b0:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    21b2:	788a      	ldrb	r2, [r1, #2]
    21b4:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    21b6:	1c19      	adds	r1, r3, #0
    21b8:	4b01      	ldr	r3, [pc, #4]	; (21c0 <port_pin_set_config+0x20>)
    21ba:	4798      	blx	r3
}
    21bc:	b003      	add	sp, #12
    21be:	bd00      	pop	{pc}
    21c0:	000027f5 	.word	0x000027f5

000021c4 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    21c4:	4770      	bx	lr
    21c6:	46c0      	nop			; (mov r8, r8)

000021c8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    21c8:	4b0c      	ldr	r3, [pc, #48]	; (21fc <cpu_irq_enter_critical+0x34>)
    21ca:	681b      	ldr	r3, [r3, #0]
    21cc:	2b00      	cmp	r3, #0
    21ce:	d110      	bne.n	21f2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    21d0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    21d4:	2b00      	cmp	r3, #0
    21d6:	d109      	bne.n	21ec <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    21d8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    21da:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    21de:	2200      	movs	r2, #0
    21e0:	4b07      	ldr	r3, [pc, #28]	; (2200 <cpu_irq_enter_critical+0x38>)
    21e2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    21e4:	2201      	movs	r2, #1
    21e6:	4b07      	ldr	r3, [pc, #28]	; (2204 <cpu_irq_enter_critical+0x3c>)
    21e8:	701a      	strb	r2, [r3, #0]
    21ea:	e002      	b.n	21f2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    21ec:	2200      	movs	r2, #0
    21ee:	4b05      	ldr	r3, [pc, #20]	; (2204 <cpu_irq_enter_critical+0x3c>)
    21f0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    21f2:	4b02      	ldr	r3, [pc, #8]	; (21fc <cpu_irq_enter_critical+0x34>)
    21f4:	681a      	ldr	r2, [r3, #0]
    21f6:	3201      	adds	r2, #1
    21f8:	601a      	str	r2, [r3, #0]
}
    21fa:	4770      	bx	lr
    21fc:	200001e0 	.word	0x200001e0
    2200:	2000001c 	.word	0x2000001c
    2204:	200001e4 	.word	0x200001e4

00002208 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2208:	4b08      	ldr	r3, [pc, #32]	; (222c <cpu_irq_leave_critical+0x24>)
    220a:	681a      	ldr	r2, [r3, #0]
    220c:	3a01      	subs	r2, #1
    220e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2210:	681b      	ldr	r3, [r3, #0]
    2212:	2b00      	cmp	r3, #0
    2214:	d109      	bne.n	222a <cpu_irq_leave_critical+0x22>
    2216:	4b06      	ldr	r3, [pc, #24]	; (2230 <cpu_irq_leave_critical+0x28>)
    2218:	781b      	ldrb	r3, [r3, #0]
    221a:	2b00      	cmp	r3, #0
    221c:	d005      	beq.n	222a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    221e:	2201      	movs	r2, #1
    2220:	4b04      	ldr	r3, [pc, #16]	; (2234 <cpu_irq_leave_critical+0x2c>)
    2222:	701a      	strb	r2, [r3, #0]
    2224:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    2228:	b662      	cpsie	i
	}
}
    222a:	4770      	bx	lr
    222c:	200001e0 	.word	0x200001e0
    2230:	200001e4 	.word	0x200001e4
    2234:	2000001c 	.word	0x2000001c

00002238 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2238:	b508      	push	{r3, lr}
	switch (clock_source) {
    223a:	2808      	cmp	r0, #8
    223c:	d834      	bhi.n	22a8 <system_clock_source_get_hz+0x70>
    223e:	0080      	lsls	r0, r0, #2
    2240:	4b1b      	ldr	r3, [pc, #108]	; (22b0 <system_clock_source_get_hz+0x78>)
    2242:	581b      	ldr	r3, [r3, r0]
    2244:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2246:	2080      	movs	r0, #128	; 0x80
    2248:	0200      	lsls	r0, r0, #8
    224a:	e030      	b.n	22ae <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    224c:	4b19      	ldr	r3, [pc, #100]	; (22b4 <system_clock_source_get_hz+0x7c>)
    224e:	6918      	ldr	r0, [r3, #16]
    2250:	e02d      	b.n	22ae <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2252:	4b19      	ldr	r3, [pc, #100]	; (22b8 <system_clock_source_get_hz+0x80>)
    2254:	6a18      	ldr	r0, [r3, #32]
    2256:	0580      	lsls	r0, r0, #22
    2258:	0f80      	lsrs	r0, r0, #30
    225a:	4b18      	ldr	r3, [pc, #96]	; (22bc <system_clock_source_get_hz+0x84>)
    225c:	40c3      	lsrs	r3, r0
    225e:	1c18      	adds	r0, r3, #0
    2260:	e025      	b.n	22ae <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2262:	4b14      	ldr	r3, [pc, #80]	; (22b4 <system_clock_source_get_hz+0x7c>)
    2264:	6958      	ldr	r0, [r3, #20]
    2266:	e022      	b.n	22ae <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2268:	4b12      	ldr	r3, [pc, #72]	; (22b4 <system_clock_source_get_hz+0x7c>)
    226a:	681b      	ldr	r3, [r3, #0]
    226c:	2002      	movs	r0, #2
    226e:	4018      	ands	r0, r3
    2270:	d01d      	beq.n	22ae <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2272:	4911      	ldr	r1, [pc, #68]	; (22b8 <system_clock_source_get_hz+0x80>)
    2274:	2210      	movs	r2, #16
    2276:	68cb      	ldr	r3, [r1, #12]
    2278:	421a      	tst	r2, r3
    227a:	d0fc      	beq.n	2276 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    227c:	4b0d      	ldr	r3, [pc, #52]	; (22b4 <system_clock_source_get_hz+0x7c>)
    227e:	681b      	ldr	r3, [r3, #0]
    2280:	075a      	lsls	r2, r3, #29
    2282:	d513      	bpl.n	22ac <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2284:	2000      	movs	r0, #0
    2286:	4b0e      	ldr	r3, [pc, #56]	; (22c0 <system_clock_source_get_hz+0x88>)
    2288:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    228a:	4b0a      	ldr	r3, [pc, #40]	; (22b4 <system_clock_source_get_hz+0x7c>)
    228c:	689b      	ldr	r3, [r3, #8]
    228e:	041b      	lsls	r3, r3, #16
    2290:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2292:	4358      	muls	r0, r3
    2294:	e00b      	b.n	22ae <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2296:	2350      	movs	r3, #80	; 0x50
    2298:	4a07      	ldr	r2, [pc, #28]	; (22b8 <system_clock_source_get_hz+0x80>)
    229a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    229c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    229e:	075a      	lsls	r2, r3, #29
    22a0:	d505      	bpl.n	22ae <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    22a2:	4b04      	ldr	r3, [pc, #16]	; (22b4 <system_clock_source_get_hz+0x7c>)
    22a4:	68d8      	ldr	r0, [r3, #12]
    22a6:	e002      	b.n	22ae <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    22a8:	2000      	movs	r0, #0
    22aa:	e000      	b.n	22ae <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    22ac:	4805      	ldr	r0, [pc, #20]	; (22c4 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    22ae:	bd08      	pop	{r3, pc}
    22b0:	00008370 	.word	0x00008370
    22b4:	200001e8 	.word	0x200001e8
    22b8:	40000800 	.word	0x40000800
    22bc:	007a1200 	.word	0x007a1200
    22c0:	00002735 	.word	0x00002735
    22c4:	02dc6c00 	.word	0x02dc6c00

000022c8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    22c8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    22ca:	4b0c      	ldr	r3, [pc, #48]	; (22fc <system_clock_source_osc8m_set_config+0x34>)
    22cc:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    22ce:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    22d0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    22d2:	7840      	ldrb	r0, [r0, #1]
    22d4:	2201      	movs	r2, #1
    22d6:	4010      	ands	r0, r2
    22d8:	0180      	lsls	r0, r0, #6
    22da:	2640      	movs	r6, #64	; 0x40
    22dc:	43b4      	bics	r4, r6
    22de:	4304      	orrs	r4, r0
    22e0:	402a      	ands	r2, r5
    22e2:	01d0      	lsls	r0, r2, #7
    22e4:	2280      	movs	r2, #128	; 0x80
    22e6:	4394      	bics	r4, r2
    22e8:	1c22      	adds	r2, r4, #0
    22ea:	4302      	orrs	r2, r0
    22ec:	2003      	movs	r0, #3
    22ee:	4001      	ands	r1, r0
    22f0:	0209      	lsls	r1, r1, #8
    22f2:	4803      	ldr	r0, [pc, #12]	; (2300 <system_clock_source_osc8m_set_config+0x38>)
    22f4:	4002      	ands	r2, r0
    22f6:	430a      	orrs	r2, r1
    22f8:	621a      	str	r2, [r3, #32]
}
    22fa:	bd70      	pop	{r4, r5, r6, pc}
    22fc:	40000800 	.word	0x40000800
    2300:	fffffcff 	.word	0xfffffcff

00002304 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2304:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2306:	7a02      	ldrb	r2, [r0, #8]
    2308:	0692      	lsls	r2, r2, #26
    230a:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    230c:	8943      	ldrh	r3, [r0, #10]
    230e:	059b      	lsls	r3, r3, #22
    2310:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2312:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2314:	4b15      	ldr	r3, [pc, #84]	; (236c <system_clock_source_dfll_set_config+0x68>)
    2316:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2318:	8881      	ldrh	r1, [r0, #4]
    231a:	8842      	ldrh	r2, [r0, #2]
    231c:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    231e:	79c4      	ldrb	r4, [r0, #7]
    2320:	7982      	ldrb	r2, [r0, #6]
    2322:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2324:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2326:	7841      	ldrb	r1, [r0, #1]
    2328:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    232a:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    232c:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    232e:	7803      	ldrb	r3, [r0, #0]
    2330:	2b04      	cmp	r3, #4
    2332:	d10f      	bne.n	2354 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2334:	7b02      	ldrb	r2, [r0, #12]
    2336:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2338:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    233a:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    233c:	89c3      	ldrh	r3, [r0, #14]
    233e:	041b      	lsls	r3, r3, #16
    2340:	490b      	ldr	r1, [pc, #44]	; (2370 <system_clock_source_dfll_set_config+0x6c>)
    2342:	400b      	ands	r3, r1
    2344:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2346:	4b09      	ldr	r3, [pc, #36]	; (236c <system_clock_source_dfll_set_config+0x68>)
    2348:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    234a:	6819      	ldr	r1, [r3, #0]
    234c:	2204      	movs	r2, #4
    234e:	430a      	orrs	r2, r1
    2350:	601a      	str	r2, [r3, #0]
    2352:	e009      	b.n	2368 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2354:	2b20      	cmp	r3, #32
    2356:	d107      	bne.n	2368 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2358:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    235a:	4b04      	ldr	r3, [pc, #16]	; (236c <system_clock_source_dfll_set_config+0x68>)
    235c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    235e:	6819      	ldr	r1, [r3, #0]
    2360:	2284      	movs	r2, #132	; 0x84
    2362:	00d2      	lsls	r2, r2, #3
    2364:	430a      	orrs	r2, r1
    2366:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2368:	bd10      	pop	{r4, pc}
    236a:	46c0      	nop			; (mov r8, r8)
    236c:	200001e8 	.word	0x200001e8
    2370:	03ff0000 	.word	0x03ff0000

00002374 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2374:	2808      	cmp	r0, #8
    2376:	d843      	bhi.n	2400 <system_clock_source_enable+0x8c>
    2378:	0080      	lsls	r0, r0, #2
    237a:	4b22      	ldr	r3, [pc, #136]	; (2404 <system_clock_source_enable+0x90>)
    237c:	581b      	ldr	r3, [r3, r0]
    237e:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2380:	2000      	movs	r0, #0
    2382:	e03e      	b.n	2402 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2384:	4b20      	ldr	r3, [pc, #128]	; (2408 <system_clock_source_enable+0x94>)
    2386:	6a19      	ldr	r1, [r3, #32]
    2388:	2202      	movs	r2, #2
    238a:	430a      	orrs	r2, r1
    238c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    238e:	2000      	movs	r0, #0
    2390:	e037      	b.n	2402 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2392:	4b1d      	ldr	r3, [pc, #116]	; (2408 <system_clock_source_enable+0x94>)
    2394:	6999      	ldr	r1, [r3, #24]
    2396:	2202      	movs	r2, #2
    2398:	430a      	orrs	r2, r1
    239a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    239c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    239e:	e030      	b.n	2402 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    23a0:	4b19      	ldr	r3, [pc, #100]	; (2408 <system_clock_source_enable+0x94>)
    23a2:	8a19      	ldrh	r1, [r3, #16]
    23a4:	2202      	movs	r2, #2
    23a6:	430a      	orrs	r2, r1
    23a8:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23aa:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    23ac:	e029      	b.n	2402 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    23ae:	4b16      	ldr	r3, [pc, #88]	; (2408 <system_clock_source_enable+0x94>)
    23b0:	8a99      	ldrh	r1, [r3, #20]
    23b2:	2202      	movs	r2, #2
    23b4:	430a      	orrs	r2, r1
    23b6:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23b8:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    23ba:	e022      	b.n	2402 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    23bc:	4b13      	ldr	r3, [pc, #76]	; (240c <system_clock_source_enable+0x98>)
    23be:	6819      	ldr	r1, [r3, #0]
    23c0:	2202      	movs	r2, #2
    23c2:	430a      	orrs	r2, r1
    23c4:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    23c6:	681a      	ldr	r2, [r3, #0]
    23c8:	4b11      	ldr	r3, [pc, #68]	; (2410 <system_clock_source_enable+0x9c>)
    23ca:	401a      	ands	r2, r3
    23cc:	4b0e      	ldr	r3, [pc, #56]	; (2408 <system_clock_source_enable+0x94>)
    23ce:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    23d0:	1c19      	adds	r1, r3, #0
    23d2:	2210      	movs	r2, #16
    23d4:	68cb      	ldr	r3, [r1, #12]
    23d6:	421a      	tst	r2, r3
    23d8:	d0fc      	beq.n	23d4 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    23da:	4a0c      	ldr	r2, [pc, #48]	; (240c <system_clock_source_enable+0x98>)
    23dc:	6891      	ldr	r1, [r2, #8]
    23de:	4b0a      	ldr	r3, [pc, #40]	; (2408 <system_clock_source_enable+0x94>)
    23e0:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    23e2:	6851      	ldr	r1, [r2, #4]
    23e4:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    23e6:	6812      	ldr	r2, [r2, #0]
    23e8:	b292      	uxth	r2, r2
    23ea:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23ec:	2000      	movs	r0, #0
    23ee:	e008      	b.n	2402 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    23f0:	4a05      	ldr	r2, [pc, #20]	; (2408 <system_clock_source_enable+0x94>)
    23f2:	2344      	movs	r3, #68	; 0x44
    23f4:	5cd0      	ldrb	r0, [r2, r3]
    23f6:	2102      	movs	r1, #2
    23f8:	4301      	orrs	r1, r0
    23fa:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23fc:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    23fe:	e000      	b.n	2402 <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2400:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    2402:	4770      	bx	lr
    2404:	00008394 	.word	0x00008394
    2408:	40000800 	.word	0x40000800
    240c:	200001e8 	.word	0x200001e8
    2410:	0000ff7f 	.word	0x0000ff7f

00002414 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2414:	b530      	push	{r4, r5, lr}
    2416:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2418:	22c2      	movs	r2, #194	; 0xc2
    241a:	00d2      	lsls	r2, r2, #3
    241c:	4b27      	ldr	r3, [pc, #156]	; (24bc <system_clock_init+0xa8>)
    241e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2420:	4b27      	ldr	r3, [pc, #156]	; (24c0 <system_clock_init+0xac>)
    2422:	685a      	ldr	r2, [r3, #4]
    2424:	211e      	movs	r1, #30
    2426:	438a      	bics	r2, r1
    2428:	2102      	movs	r1, #2
    242a:	430a      	orrs	r2, r1
    242c:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    242e:	2201      	movs	r2, #1
    2430:	ab01      	add	r3, sp, #4
    2432:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2434:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2436:	4d23      	ldr	r5, [pc, #140]	; (24c4 <system_clock_init+0xb0>)
    2438:	b2e0      	uxtb	r0, r4
    243a:	a901      	add	r1, sp, #4
    243c:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    243e:	3401      	adds	r4, #1
    2440:	2c25      	cmp	r4, #37	; 0x25
    2442:	d1f9      	bne.n	2438 <system_clock_init+0x24>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2444:	a805      	add	r0, sp, #20
    2446:	2300      	movs	r3, #0
    2448:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    244a:	2400      	movs	r4, #0
    244c:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    244e:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2450:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2452:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    2454:	2207      	movs	r2, #7
    2456:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2458:	233f      	movs	r3, #63	; 0x3f
    245a:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    245c:	2106      	movs	r1, #6
    245e:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2460:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2462:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2464:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2466:	4b18      	ldr	r3, [pc, #96]	; (24c8 <system_clock_init+0xb4>)
    2468:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    246a:	a804      	add	r0, sp, #16
    246c:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    246e:	2301      	movs	r3, #1
    2470:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2472:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2474:	4b15      	ldr	r3, [pc, #84]	; (24cc <system_clock_init+0xb8>)
    2476:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2478:	2006      	movs	r0, #6
    247a:	4c15      	ldr	r4, [pc, #84]	; (24d0 <system_clock_init+0xbc>)
    247c:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    247e:	4b15      	ldr	r3, [pc, #84]	; (24d4 <system_clock_init+0xc0>)
    2480:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2482:	2007      	movs	r0, #7
    2484:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2486:	490d      	ldr	r1, [pc, #52]	; (24bc <system_clock_init+0xa8>)
    2488:	2210      	movs	r2, #16
    248a:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    248c:	421a      	tst	r2, r3
    248e:	d0fc      	beq.n	248a <system_clock_init+0x76>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2490:	4a11      	ldr	r2, [pc, #68]	; (24d8 <system_clock_init+0xc4>)
    2492:	2300      	movs	r3, #0
    2494:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2496:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2498:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    249a:	a901      	add	r1, sp, #4
    249c:	2201      	movs	r2, #1
    249e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    24a0:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    24a2:	2206      	movs	r2, #6
    24a4:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    24a6:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    24a8:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    24aa:	2000      	movs	r0, #0
    24ac:	4b0b      	ldr	r3, [pc, #44]	; (24dc <system_clock_init+0xc8>)
    24ae:	4798      	blx	r3
    24b0:	2000      	movs	r0, #0
    24b2:	4b0b      	ldr	r3, [pc, #44]	; (24e0 <system_clock_init+0xcc>)
    24b4:	4798      	blx	r3
#endif
}
    24b6:	b00b      	add	sp, #44	; 0x2c
    24b8:	bd30      	pop	{r4, r5, pc}
    24ba:	46c0      	nop			; (mov r8, r8)
    24bc:	40000800 	.word	0x40000800
    24c0:	41004000 	.word	0x41004000
    24c4:	00002719 	.word	0x00002719
    24c8:	00002305 	.word	0x00002305
    24cc:	000022c9 	.word	0x000022c9
    24d0:	00002375 	.word	0x00002375
    24d4:	000024e5 	.word	0x000024e5
    24d8:	40000400 	.word	0x40000400
    24dc:	00002509 	.word	0x00002509
    24e0:	000025bd 	.word	0x000025bd

000024e4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    24e4:	4b06      	ldr	r3, [pc, #24]	; (2500 <system_gclk_init+0x1c>)
    24e6:	6999      	ldr	r1, [r3, #24]
    24e8:	2208      	movs	r2, #8
    24ea:	430a      	orrs	r2, r1
    24ec:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    24ee:	2201      	movs	r2, #1
    24f0:	4b04      	ldr	r3, [pc, #16]	; (2504 <system_gclk_init+0x20>)
    24f2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    24f4:	1c19      	adds	r1, r3, #0
    24f6:	780b      	ldrb	r3, [r1, #0]
    24f8:	4213      	tst	r3, r2
    24fa:	d1fc      	bne.n	24f6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    24fc:	4770      	bx	lr
    24fe:	46c0      	nop			; (mov r8, r8)
    2500:	40000400 	.word	0x40000400
    2504:	40000c00 	.word	0x40000c00

00002508 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    250a:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    250c:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    250e:	780d      	ldrb	r5, [r1, #0]
    2510:	022d      	lsls	r5, r5, #8
    2512:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2514:	784b      	ldrb	r3, [r1, #1]
    2516:	2b00      	cmp	r3, #0
    2518:	d002      	beq.n	2520 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    251a:	2380      	movs	r3, #128	; 0x80
    251c:	02db      	lsls	r3, r3, #11
    251e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2520:	7a4b      	ldrb	r3, [r1, #9]
    2522:	2b00      	cmp	r3, #0
    2524:	d002      	beq.n	252c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2526:	2380      	movs	r3, #128	; 0x80
    2528:	031b      	lsls	r3, r3, #12
    252a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    252c:	684c      	ldr	r4, [r1, #4]
    252e:	2c01      	cmp	r4, #1
    2530:	d917      	bls.n	2562 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2532:	1e63      	subs	r3, r4, #1
    2534:	421c      	tst	r4, r3
    2536:	d10f      	bne.n	2558 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2538:	2c02      	cmp	r4, #2
    253a:	d906      	bls.n	254a <system_gclk_gen_set_config+0x42>
    253c:	2302      	movs	r3, #2
    253e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2540:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2542:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2544:	429c      	cmp	r4, r3
    2546:	d8fb      	bhi.n	2540 <system_gclk_gen_set_config+0x38>
    2548:	e000      	b.n	254c <system_gclk_gen_set_config+0x44>
    254a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    254c:	0217      	lsls	r7, r2, #8
    254e:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2550:	2380      	movs	r3, #128	; 0x80
    2552:	035b      	lsls	r3, r3, #13
    2554:	431d      	orrs	r5, r3
    2556:	e004      	b.n	2562 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2558:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    255a:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    255c:	2380      	movs	r3, #128	; 0x80
    255e:	029b      	lsls	r3, r3, #10
    2560:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2562:	7a0b      	ldrb	r3, [r1, #8]
    2564:	2b00      	cmp	r3, #0
    2566:	d002      	beq.n	256e <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2568:	2380      	movs	r3, #128	; 0x80
    256a:	039b      	lsls	r3, r3, #14
    256c:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    256e:	4a0f      	ldr	r2, [pc, #60]	; (25ac <system_gclk_gen_set_config+0xa4>)
    2570:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2572:	b25b      	sxtb	r3, r3
    2574:	2b00      	cmp	r3, #0
    2576:	dbfb      	blt.n	2570 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2578:	4b0d      	ldr	r3, [pc, #52]	; (25b0 <system_gclk_gen_set_config+0xa8>)
    257a:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    257c:	4b0d      	ldr	r3, [pc, #52]	; (25b4 <system_gclk_gen_set_config+0xac>)
    257e:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2580:	4a0a      	ldr	r2, [pc, #40]	; (25ac <system_gclk_gen_set_config+0xa4>)
    2582:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2584:	b25b      	sxtb	r3, r3
    2586:	2b00      	cmp	r3, #0
    2588:	dbfb      	blt.n	2582 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    258a:	4b08      	ldr	r3, [pc, #32]	; (25ac <system_gclk_gen_set_config+0xa4>)
    258c:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    258e:	1c1a      	adds	r2, r3, #0
    2590:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2592:	b25b      	sxtb	r3, r3
    2594:	2b00      	cmp	r3, #0
    2596:	dbfb      	blt.n	2590 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2598:	4b04      	ldr	r3, [pc, #16]	; (25ac <system_gclk_gen_set_config+0xa4>)
    259a:	6859      	ldr	r1, [r3, #4]
    259c:	2280      	movs	r2, #128	; 0x80
    259e:	0252      	lsls	r2, r2, #9
    25a0:	400a      	ands	r2, r1
    25a2:	4315      	orrs	r5, r2
    25a4:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    25a6:	4b04      	ldr	r3, [pc, #16]	; (25b8 <system_gclk_gen_set_config+0xb0>)
    25a8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    25aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    25ac:	40000c00 	.word	0x40000c00
    25b0:	000021c9 	.word	0x000021c9
    25b4:	40000c08 	.word	0x40000c08
    25b8:	00002209 	.word	0x00002209

000025bc <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    25bc:	b510      	push	{r4, lr}
    25be:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25c0:	4a0b      	ldr	r2, [pc, #44]	; (25f0 <system_gclk_gen_enable+0x34>)
    25c2:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    25c4:	b25b      	sxtb	r3, r3
    25c6:	2b00      	cmp	r3, #0
    25c8:	dbfb      	blt.n	25c2 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    25ca:	4b0a      	ldr	r3, [pc, #40]	; (25f4 <system_gclk_gen_enable+0x38>)
    25cc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    25ce:	4b0a      	ldr	r3, [pc, #40]	; (25f8 <system_gclk_gen_enable+0x3c>)
    25d0:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25d2:	4a07      	ldr	r2, [pc, #28]	; (25f0 <system_gclk_gen_enable+0x34>)
    25d4:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    25d6:	b25b      	sxtb	r3, r3
    25d8:	2b00      	cmp	r3, #0
    25da:	dbfb      	blt.n	25d4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    25dc:	4b04      	ldr	r3, [pc, #16]	; (25f0 <system_gclk_gen_enable+0x34>)
    25de:	6859      	ldr	r1, [r3, #4]
    25e0:	2280      	movs	r2, #128	; 0x80
    25e2:	0252      	lsls	r2, r2, #9
    25e4:	430a      	orrs	r2, r1
    25e6:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    25e8:	4b04      	ldr	r3, [pc, #16]	; (25fc <system_gclk_gen_enable+0x40>)
    25ea:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    25ec:	bd10      	pop	{r4, pc}
    25ee:	46c0      	nop			; (mov r8, r8)
    25f0:	40000c00 	.word	0x40000c00
    25f4:	000021c9 	.word	0x000021c9
    25f8:	40000c04 	.word	0x40000c04
    25fc:	00002209 	.word	0x00002209

00002600 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2600:	b570      	push	{r4, r5, r6, lr}
    2602:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2604:	4a1a      	ldr	r2, [pc, #104]	; (2670 <system_gclk_gen_get_hz+0x70>)
    2606:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2608:	b25b      	sxtb	r3, r3
    260a:	2b00      	cmp	r3, #0
    260c:	dbfb      	blt.n	2606 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    260e:	4b19      	ldr	r3, [pc, #100]	; (2674 <system_gclk_gen_get_hz+0x74>)
    2610:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2612:	4b19      	ldr	r3, [pc, #100]	; (2678 <system_gclk_gen_get_hz+0x78>)
    2614:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2616:	4a16      	ldr	r2, [pc, #88]	; (2670 <system_gclk_gen_get_hz+0x70>)
    2618:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    261a:	b25b      	sxtb	r3, r3
    261c:	2b00      	cmp	r3, #0
    261e:	dbfb      	blt.n	2618 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2620:	4e13      	ldr	r6, [pc, #76]	; (2670 <system_gclk_gen_get_hz+0x70>)
    2622:	6870      	ldr	r0, [r6, #4]
    2624:	04c0      	lsls	r0, r0, #19
    2626:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2628:	4b14      	ldr	r3, [pc, #80]	; (267c <system_gclk_gen_get_hz+0x7c>)
    262a:	4798      	blx	r3
    262c:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    262e:	4b12      	ldr	r3, [pc, #72]	; (2678 <system_gclk_gen_get_hz+0x78>)
    2630:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2632:	6876      	ldr	r6, [r6, #4]
    2634:	02f6      	lsls	r6, r6, #11
    2636:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2638:	4b11      	ldr	r3, [pc, #68]	; (2680 <system_gclk_gen_get_hz+0x80>)
    263a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    263c:	4a0c      	ldr	r2, [pc, #48]	; (2670 <system_gclk_gen_get_hz+0x70>)
    263e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2640:	b25b      	sxtb	r3, r3
    2642:	2b00      	cmp	r3, #0
    2644:	dbfb      	blt.n	263e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2646:	4b0a      	ldr	r3, [pc, #40]	; (2670 <system_gclk_gen_get_hz+0x70>)
    2648:	689c      	ldr	r4, [r3, #8]
    264a:	0a24      	lsrs	r4, r4, #8
    264c:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    264e:	4b0d      	ldr	r3, [pc, #52]	; (2684 <system_gclk_gen_get_hz+0x84>)
    2650:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2652:	2e00      	cmp	r6, #0
    2654:	d107      	bne.n	2666 <system_gclk_gen_get_hz+0x66>
    2656:	2c01      	cmp	r4, #1
    2658:	d907      	bls.n	266a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    265a:	1c28      	adds	r0, r5, #0
    265c:	1c21      	adds	r1, r4, #0
    265e:	4b0a      	ldr	r3, [pc, #40]	; (2688 <system_gclk_gen_get_hz+0x88>)
    2660:	4798      	blx	r3
    2662:	1c05      	adds	r5, r0, #0
    2664:	e001      	b.n	266a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2666:	3401      	adds	r4, #1
    2668:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    266a:	1c28      	adds	r0, r5, #0
    266c:	bd70      	pop	{r4, r5, r6, pc}
    266e:	46c0      	nop			; (mov r8, r8)
    2670:	40000c00 	.word	0x40000c00
    2674:	000021c9 	.word	0x000021c9
    2678:	40000c04 	.word	0x40000c04
    267c:	00002239 	.word	0x00002239
    2680:	40000c08 	.word	0x40000c08
    2684:	00002209 	.word	0x00002209
    2688:	00004d71 	.word	0x00004d71

0000268c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    268c:	b510      	push	{r4, lr}
    268e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2690:	4b06      	ldr	r3, [pc, #24]	; (26ac <system_gclk_chan_enable+0x20>)
    2692:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2694:	4b06      	ldr	r3, [pc, #24]	; (26b0 <system_gclk_chan_enable+0x24>)
    2696:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2698:	4b06      	ldr	r3, [pc, #24]	; (26b4 <system_gclk_chan_enable+0x28>)
    269a:	8859      	ldrh	r1, [r3, #2]
    269c:	2280      	movs	r2, #128	; 0x80
    269e:	01d2      	lsls	r2, r2, #7
    26a0:	430a      	orrs	r2, r1
    26a2:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    26a4:	4b04      	ldr	r3, [pc, #16]	; (26b8 <system_gclk_chan_enable+0x2c>)
    26a6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26a8:	bd10      	pop	{r4, pc}
    26aa:	46c0      	nop			; (mov r8, r8)
    26ac:	000021c9 	.word	0x000021c9
    26b0:	40000c02 	.word	0x40000c02
    26b4:	40000c00 	.word	0x40000c00
    26b8:	00002209 	.word	0x00002209

000026bc <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    26bc:	b510      	push	{r4, lr}
    26be:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    26c0:	4b0f      	ldr	r3, [pc, #60]	; (2700 <system_gclk_chan_disable+0x44>)
    26c2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26c4:	4b0f      	ldr	r3, [pc, #60]	; (2704 <system_gclk_chan_disable+0x48>)
    26c6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    26c8:	4b0f      	ldr	r3, [pc, #60]	; (2708 <system_gclk_chan_disable+0x4c>)
    26ca:	8858      	ldrh	r0, [r3, #2]
    26cc:	0500      	lsls	r0, r0, #20
    26ce:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    26d0:	8859      	ldrh	r1, [r3, #2]
    26d2:	4a0e      	ldr	r2, [pc, #56]	; (270c <system_gclk_chan_disable+0x50>)
    26d4:	400a      	ands	r2, r1
    26d6:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    26d8:	8859      	ldrh	r1, [r3, #2]
    26da:	4a0d      	ldr	r2, [pc, #52]	; (2710 <system_gclk_chan_disable+0x54>)
    26dc:	400a      	ands	r2, r1
    26de:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    26e0:	1c19      	adds	r1, r3, #0
    26e2:	2280      	movs	r2, #128	; 0x80
    26e4:	01d2      	lsls	r2, r2, #7
    26e6:	884b      	ldrh	r3, [r1, #2]
    26e8:	4213      	tst	r3, r2
    26ea:	d1fc      	bne.n	26e6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    26ec:	4b06      	ldr	r3, [pc, #24]	; (2708 <system_gclk_chan_disable+0x4c>)
    26ee:	0201      	lsls	r1, r0, #8
    26f0:	8858      	ldrh	r0, [r3, #2]
    26f2:	4a06      	ldr	r2, [pc, #24]	; (270c <system_gclk_chan_disable+0x50>)
    26f4:	4002      	ands	r2, r0
    26f6:	430a      	orrs	r2, r1
    26f8:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    26fa:	4b06      	ldr	r3, [pc, #24]	; (2714 <system_gclk_chan_disable+0x58>)
    26fc:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26fe:	bd10      	pop	{r4, pc}
    2700:	000021c9 	.word	0x000021c9
    2704:	40000c02 	.word	0x40000c02
    2708:	40000c00 	.word	0x40000c00
    270c:	fffff0ff 	.word	0xfffff0ff
    2710:	ffffbfff 	.word	0xffffbfff
    2714:	00002209 	.word	0x00002209

00002718 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2718:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    271a:	780c      	ldrb	r4, [r1, #0]
    271c:	0224      	lsls	r4, r4, #8
    271e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2720:	4b02      	ldr	r3, [pc, #8]	; (272c <system_gclk_chan_set_config+0x14>)
    2722:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2724:	b2a4      	uxth	r4, r4
    2726:	4b02      	ldr	r3, [pc, #8]	; (2730 <system_gclk_chan_set_config+0x18>)
    2728:	805c      	strh	r4, [r3, #2]
}
    272a:	bd10      	pop	{r4, pc}
    272c:	000026bd 	.word	0x000026bd
    2730:	40000c00 	.word	0x40000c00

00002734 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2734:	b510      	push	{r4, lr}
    2736:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2738:	4b06      	ldr	r3, [pc, #24]	; (2754 <system_gclk_chan_get_hz+0x20>)
    273a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    273c:	4b06      	ldr	r3, [pc, #24]	; (2758 <system_gclk_chan_get_hz+0x24>)
    273e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2740:	4b06      	ldr	r3, [pc, #24]	; (275c <system_gclk_chan_get_hz+0x28>)
    2742:	885c      	ldrh	r4, [r3, #2]
    2744:	0524      	lsls	r4, r4, #20
    2746:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2748:	4b05      	ldr	r3, [pc, #20]	; (2760 <system_gclk_chan_get_hz+0x2c>)
    274a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    274c:	1c20      	adds	r0, r4, #0
    274e:	4b05      	ldr	r3, [pc, #20]	; (2764 <system_gclk_chan_get_hz+0x30>)
    2750:	4798      	blx	r3
}
    2752:	bd10      	pop	{r4, pc}
    2754:	000021c9 	.word	0x000021c9
    2758:	40000c02 	.word	0x40000c02
    275c:	40000c00 	.word	0x40000c00
    2760:	00002209 	.word	0x00002209
    2764:	00002601 	.word	0x00002601

00002768 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2768:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    276a:	78d3      	ldrb	r3, [r2, #3]
    276c:	2b00      	cmp	r3, #0
    276e:	d11e      	bne.n	27ae <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2770:	7813      	ldrb	r3, [r2, #0]
    2772:	2b80      	cmp	r3, #128	; 0x80
    2774:	d004      	beq.n	2780 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2776:	061b      	lsls	r3, r3, #24
    2778:	2480      	movs	r4, #128	; 0x80
    277a:	0264      	lsls	r4, r4, #9
    277c:	4323      	orrs	r3, r4
    277e:	e000      	b.n	2782 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2780:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2782:	7854      	ldrb	r4, [r2, #1]
    2784:	2502      	movs	r5, #2
    2786:	43ac      	bics	r4, r5
    2788:	d10a      	bne.n	27a0 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    278a:	7894      	ldrb	r4, [r2, #2]
    278c:	2c00      	cmp	r4, #0
    278e:	d103      	bne.n	2798 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2790:	2480      	movs	r4, #128	; 0x80
    2792:	02a4      	lsls	r4, r4, #10
    2794:	4323      	orrs	r3, r4
    2796:	e002      	b.n	279e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2798:	24c0      	movs	r4, #192	; 0xc0
    279a:	02e4      	lsls	r4, r4, #11
    279c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    279e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    27a0:	7854      	ldrb	r4, [r2, #1]
    27a2:	3c01      	subs	r4, #1
    27a4:	2c01      	cmp	r4, #1
    27a6:	d804      	bhi.n	27b2 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    27a8:	4c11      	ldr	r4, [pc, #68]	; (27f0 <_system_pinmux_config+0x88>)
    27aa:	4023      	ands	r3, r4
    27ac:	e001      	b.n	27b2 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    27ae:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    27b0:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    27b2:	040d      	lsls	r5, r1, #16
    27b4:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27b6:	24a0      	movs	r4, #160	; 0xa0
    27b8:	05e4      	lsls	r4, r4, #23
    27ba:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    27bc:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27be:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    27c0:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27c2:	24d0      	movs	r4, #208	; 0xd0
    27c4:	0624      	lsls	r4, r4, #24
    27c6:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    27c8:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27ca:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    27cc:	78d4      	ldrb	r4, [r2, #3]
    27ce:	2c00      	cmp	r4, #0
    27d0:	d10c      	bne.n	27ec <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    27d2:	035c      	lsls	r4, r3, #13
    27d4:	d505      	bpl.n	27e2 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    27d6:	7893      	ldrb	r3, [r2, #2]
    27d8:	2b01      	cmp	r3, #1
    27da:	d101      	bne.n	27e0 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    27dc:	6181      	str	r1, [r0, #24]
    27de:	e000      	b.n	27e2 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    27e0:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    27e2:	7853      	ldrb	r3, [r2, #1]
    27e4:	3b01      	subs	r3, #1
    27e6:	2b01      	cmp	r3, #1
    27e8:	d800      	bhi.n	27ec <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    27ea:	6081      	str	r1, [r0, #8]
		}
	}
}
    27ec:	bd30      	pop	{r4, r5, pc}
    27ee:	46c0      	nop			; (mov r8, r8)
    27f0:	fffbffff 	.word	0xfffbffff

000027f4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    27f4:	b508      	push	{r3, lr}
    27f6:	1c03      	adds	r3, r0, #0
    27f8:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    27fa:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    27fc:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    27fe:	2900      	cmp	r1, #0
    2800:	d103      	bne.n	280a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2802:	0958      	lsrs	r0, r3, #5
    2804:	01c0      	lsls	r0, r0, #7
    2806:	4904      	ldr	r1, [pc, #16]	; (2818 <system_pinmux_pin_set_config+0x24>)
    2808:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    280a:	211f      	movs	r1, #31
    280c:	400b      	ands	r3, r1
    280e:	2101      	movs	r1, #1
    2810:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    2812:	4b02      	ldr	r3, [pc, #8]	; (281c <system_pinmux_pin_set_config+0x28>)
    2814:	4798      	blx	r3
}
    2816:	bd08      	pop	{r3, pc}
    2818:	41004400 	.word	0x41004400
    281c:	00002769 	.word	0x00002769

00002820 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2820:	4770      	bx	lr
    2822:	46c0      	nop			; (mov r8, r8)

00002824 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2824:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2826:	4b04      	ldr	r3, [pc, #16]	; (2838 <system_init+0x14>)
    2828:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    282a:	4b04      	ldr	r3, [pc, #16]	; (283c <system_init+0x18>)
    282c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    282e:	4b04      	ldr	r3, [pc, #16]	; (2840 <system_init+0x1c>)
    2830:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2832:	4b04      	ldr	r3, [pc, #16]	; (2844 <system_init+0x20>)
    2834:	4798      	blx	r3
}
    2836:	bd08      	pop	{r3, pc}
    2838:	00002415 	.word	0x00002415
    283c:	000021c5 	.word	0x000021c5
    2840:	00002821 	.word	0x00002821
    2844:	00002821 	.word	0x00002821

00002848 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2848:	e7fe      	b.n	2848 <Dummy_Handler>
    284a:	46c0      	nop			; (mov r8, r8)

0000284c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    284c:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    284e:	2102      	movs	r1, #2
    2850:	2390      	movs	r3, #144	; 0x90
    2852:	005b      	lsls	r3, r3, #1
    2854:	4a28      	ldr	r2, [pc, #160]	; (28f8 <Reset_Handler+0xac>)
    2856:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2858:	4b28      	ldr	r3, [pc, #160]	; (28fc <Reset_Handler+0xb0>)
    285a:	78d8      	ldrb	r0, [r3, #3]
    285c:	2103      	movs	r1, #3
    285e:	4388      	bics	r0, r1
    2860:	2202      	movs	r2, #2
    2862:	4310      	orrs	r0, r2
    2864:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2866:	78dd      	ldrb	r5, [r3, #3]
    2868:	240c      	movs	r4, #12
    286a:	43a5      	bics	r5, r4
    286c:	2008      	movs	r0, #8
    286e:	4305      	orrs	r5, r0
    2870:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2872:	4b23      	ldr	r3, [pc, #140]	; (2900 <Reset_Handler+0xb4>)
    2874:	7b9e      	ldrb	r6, [r3, #14]
    2876:	2530      	movs	r5, #48	; 0x30
    2878:	43ae      	bics	r6, r5
    287a:	2520      	movs	r5, #32
    287c:	4335      	orrs	r5, r6
    287e:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2880:	7b9d      	ldrb	r5, [r3, #14]
    2882:	43a5      	bics	r5, r4
    2884:	4328      	orrs	r0, r5
    2886:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2888:	7b98      	ldrb	r0, [r3, #14]
    288a:	4388      	bics	r0, r1
    288c:	4302      	orrs	r2, r0
    288e:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2890:	4b1c      	ldr	r3, [pc, #112]	; (2904 <Reset_Handler+0xb8>)
    2892:	4a1d      	ldr	r2, [pc, #116]	; (2908 <Reset_Handler+0xbc>)
    2894:	429a      	cmp	r2, r3
    2896:	d003      	beq.n	28a0 <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    2898:	4b1c      	ldr	r3, [pc, #112]	; (290c <Reset_Handler+0xc0>)
    289a:	4a1a      	ldr	r2, [pc, #104]	; (2904 <Reset_Handler+0xb8>)
    289c:	429a      	cmp	r2, r3
    289e:	d304      	bcc.n	28aa <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    28a0:	4b1b      	ldr	r3, [pc, #108]	; (2910 <Reset_Handler+0xc4>)
    28a2:	4a1c      	ldr	r2, [pc, #112]	; (2914 <Reset_Handler+0xc8>)
    28a4:	429a      	cmp	r2, r3
    28a6:	d310      	bcc.n	28ca <Reset_Handler+0x7e>
    28a8:	e01b      	b.n	28e2 <Reset_Handler+0x96>
    28aa:	4b1b      	ldr	r3, [pc, #108]	; (2918 <Reset_Handler+0xcc>)
    28ac:	4817      	ldr	r0, [pc, #92]	; (290c <Reset_Handler+0xc0>)
    28ae:	3003      	adds	r0, #3
    28b0:	1ac0      	subs	r0, r0, r3
    28b2:	0880      	lsrs	r0, r0, #2
    28b4:	3001      	adds	r0, #1
    28b6:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    28b8:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    28ba:	4912      	ldr	r1, [pc, #72]	; (2904 <Reset_Handler+0xb8>)
    28bc:	4a12      	ldr	r2, [pc, #72]	; (2908 <Reset_Handler+0xbc>)
    28be:	58d4      	ldr	r4, [r2, r3]
    28c0:	50cc      	str	r4, [r1, r3]
    28c2:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    28c4:	4283      	cmp	r3, r0
    28c6:	d1fa      	bne.n	28be <Reset_Handler+0x72>
    28c8:	e7ea      	b.n	28a0 <Reset_Handler+0x54>
    28ca:	4b12      	ldr	r3, [pc, #72]	; (2914 <Reset_Handler+0xc8>)
    28cc:	1d1a      	adds	r2, r3, #4
    28ce:	4910      	ldr	r1, [pc, #64]	; (2910 <Reset_Handler+0xc4>)
    28d0:	3103      	adds	r1, #3
    28d2:	1a89      	subs	r1, r1, r2
    28d4:	0889      	lsrs	r1, r1, #2
    28d6:	0089      	lsls	r1, r1, #2
    28d8:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    28da:	2100      	movs	r1, #0
    28dc:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    28de:	4293      	cmp	r3, r2
    28e0:	d1fc      	bne.n	28dc <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    28e2:	4b0e      	ldr	r3, [pc, #56]	; (291c <Reset_Handler+0xd0>)
    28e4:	217f      	movs	r1, #127	; 0x7f
    28e6:	4a0e      	ldr	r2, [pc, #56]	; (2920 <Reset_Handler+0xd4>)
    28e8:	438a      	bics	r2, r1
    28ea:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    28ec:	4b0d      	ldr	r3, [pc, #52]	; (2924 <Reset_Handler+0xd8>)
    28ee:	4798      	blx	r3

        /* Branch to main function */
        main();
    28f0:	4b0d      	ldr	r3, [pc, #52]	; (2928 <Reset_Handler+0xdc>)
    28f2:	4798      	blx	r3
    28f4:	e7fe      	b.n	28f4 <Reset_Handler+0xa8>
    28f6:	46c0      	nop			; (mov r8, r8)
    28f8:	41007000 	.word	0x41007000
    28fc:	41005000 	.word	0x41005000
    2900:	41004800 	.word	0x41004800
    2904:	20000000 	.word	0x20000000
    2908:	000086a4 	.word	0x000086a4
    290c:	200001a4 	.word	0x200001a4
    2910:	20000aec 	.word	0x20000aec
    2914:	200001a4 	.word	0x200001a4
    2918:	20000004 	.word	0x20000004
    291c:	e000ed00 	.word	0xe000ed00
    2920:	00000000 	.word	0x00000000
    2924:	00002c81 	.word	0x00002c81
    2928:	000029f5 	.word	0x000029f5

0000292c <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    292c:	4b06      	ldr	r3, [pc, #24]	; (2948 <_sbrk+0x1c>)
    292e:	681b      	ldr	r3, [r3, #0]
    2930:	2b00      	cmp	r3, #0
    2932:	d102      	bne.n	293a <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    2934:	4a05      	ldr	r2, [pc, #20]	; (294c <_sbrk+0x20>)
    2936:	4b04      	ldr	r3, [pc, #16]	; (2948 <_sbrk+0x1c>)
    2938:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    293a:	4a03      	ldr	r2, [pc, #12]	; (2948 <_sbrk+0x1c>)
    293c:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    293e:	1818      	adds	r0, r3, r0
    2940:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    2942:	1c18      	adds	r0, r3, #0
    2944:	4770      	bx	lr
    2946:	46c0      	nop			; (mov r8, r8)
    2948:	20000200 	.word	0x20000200
    294c:	20002af0 	.word	0x20002af0

00002950 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    2950:	2001      	movs	r0, #1
}
    2952:	4240      	negs	r0, r0
    2954:	4770      	bx	lr
    2956:	46c0      	nop			; (mov r8, r8)

00002958 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2958:	2000      	movs	r0, #0
    295a:	4770      	bx	lr

0000295c <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
    295c:	4770      	bx	lr
    295e:	46c0      	nop			; (mov r8, r8)

00002960 <usart_read_callback>:
volatile uint8_t rx_buffer[MAX_RX_BUFFER_LENGTH];

struct usart_module SIM808_usart;

void usart_read_callback(struct usart_module *const usart_module)
{
    2960:	b508      	push	{r3, lr}
	usart_write_buffer_job(&SIM808_usart, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
    2962:	4803      	ldr	r0, [pc, #12]	; (2970 <usart_read_callback+0x10>)
    2964:	4903      	ldr	r1, [pc, #12]	; (2974 <usart_read_callback+0x14>)
    2966:	2205      	movs	r2, #5
    2968:	4b03      	ldr	r3, [pc, #12]	; (2978 <usart_read_callback+0x18>)
    296a:	4798      	blx	r3
}
    296c:	bd08      	pop	{r3, pc}
    296e:	46c0      	nop			; (mov r8, r8)
    2970:	20000ab4 	.word	0x20000ab4
    2974:	20000aac 	.word	0x20000aac
    2978:	00000911 	.word	0x00000911

0000297c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    297c:	b570      	push	{r4, r5, r6, lr}
    297e:	b082      	sub	sp, #8
    2980:	1c05      	adds	r5, r0, #0
    2982:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    2984:	2200      	movs	r2, #0
    2986:	466b      	mov	r3, sp
    2988:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    298a:	4c06      	ldr	r4, [pc, #24]	; (29a4 <usart_serial_getchar+0x28>)
    298c:	1c28      	adds	r0, r5, #0
    298e:	4669      	mov	r1, sp
    2990:	3106      	adds	r1, #6
    2992:	47a0      	blx	r4
    2994:	2800      	cmp	r0, #0
    2996:	d1f9      	bne.n	298c <usart_serial_getchar+0x10>

	*c = temp;
    2998:	466b      	mov	r3, sp
    299a:	3306      	adds	r3, #6
    299c:	881b      	ldrh	r3, [r3, #0]
    299e:	7033      	strb	r3, [r6, #0]
}
    29a0:	b002      	add	sp, #8
    29a2:	bd70      	pop	{r4, r5, r6, pc}
    29a4:	00000859 	.word	0x00000859

000029a8 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    29a8:	b570      	push	{r4, r5, r6, lr}
    29aa:	1c06      	adds	r6, r0, #0
    29ac:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    29ae:	4c03      	ldr	r4, [pc, #12]	; (29bc <usart_serial_putchar+0x14>)
    29b0:	1c30      	adds	r0, r6, #0
    29b2:	1c29      	adds	r1, r5, #0
    29b4:	47a0      	blx	r4
    29b6:	2800      	cmp	r0, #0
    29b8:	d1fa      	bne.n	29b0 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    29ba:	bd70      	pop	{r4, r5, r6, pc}
    29bc:	0000082d 	.word	0x0000082d

000029c0 <init_sim808_usart_callbacks>:
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}

void init_sim808_usart_callbacks(void)
{
    29c0:	b538      	push	{r3, r4, r5, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    29c2:	4c08      	ldr	r4, [pc, #32]	; (29e4 <init_sim808_usart_callbacks+0x24>)
    29c4:	1c20      	adds	r0, r4, #0
    29c6:	4908      	ldr	r1, [pc, #32]	; (29e8 <init_sim808_usart_callbacks+0x28>)
    29c8:	2200      	movs	r2, #0
    29ca:	4d08      	ldr	r5, [pc, #32]	; (29ec <init_sim808_usart_callbacks+0x2c>)
    29cc:	47a8      	blx	r5
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    29ce:	1c20      	adds	r0, r4, #0
    29d0:	4907      	ldr	r1, [pc, #28]	; (29f0 <init_sim808_usart_callbacks+0x30>)
    29d2:	2201      	movs	r2, #1
    29d4:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    29d6:	2331      	movs	r3, #49	; 0x31
    29d8:	5ce1      	ldrb	r1, [r4, r3]
    29da:	2203      	movs	r2, #3
    29dc:	430a      	orrs	r2, r1
    29de:	54e2      	strb	r2, [r4, r3]
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    29e0:	bd38      	pop	{r3, r4, r5, pc}
    29e2:	46c0      	nop			; (mov r8, r8)
    29e4:	20000ab4 	.word	0x20000ab4
    29e8:	0000295d 	.word	0x0000295d
    29ec:	000008f9 	.word	0x000008f9
    29f0:	00002961 	.word	0x00002961

000029f4 <main>:

int main (void)
{
    29f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    29f6:	4647      	mov	r7, r8
    29f8:	b480      	push	{r7}
    29fa:	b090      	sub	sp, #64	; 0x40
	system_init();
    29fc:	4b7c      	ldr	r3, [pc, #496]	; (2bf0 <main+0x1fc>)
    29fe:	4798      	blx	r3
	delay_init();
    2a00:	4b7c      	ldr	r3, [pc, #496]	; (2bf4 <main+0x200>)
    2a02:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2a04:	2380      	movs	r3, #128	; 0x80
    2a06:	05db      	lsls	r3, r3, #23
    2a08:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2a0a:	2300      	movs	r3, #0
    2a0c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    2a0e:	22ff      	movs	r2, #255	; 0xff
    2a10:	4668      	mov	r0, sp
    2a12:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    2a14:	2200      	movs	r2, #0
    2a16:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2a18:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    2a1a:	2196      	movs	r1, #150	; 0x96
    2a1c:	0189      	lsls	r1, r1, #6
    2a1e:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    2a20:	2101      	movs	r1, #1
    2a22:	2024      	movs	r0, #36	; 0x24
    2a24:	466c      	mov	r4, sp
    2a26:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    2a28:	2025      	movs	r0, #37	; 0x25
    2a2a:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    2a2c:	2126      	movs	r1, #38	; 0x26
    2a2e:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    2a30:	2127      	movs	r1, #39	; 0x27
    2a32:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    2a34:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    2a36:	2188      	movs	r1, #136	; 0x88
    2a38:	0349      	lsls	r1, r1, #13
    2a3a:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    2a3c:	212c      	movs	r1, #44	; 0x2c
    2a3e:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2a40:	212d      	movs	r1, #45	; 0x2d
    2a42:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2a44:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2a46:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2a48:	76e3      	strb	r3, [r4, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    2a4a:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    2a4c:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    2a4e:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                        = 19;
    2a50:	2313      	movs	r3, #19
    2a52:	76a3      	strb	r3, [r4, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    2a54:	7762      	strb	r2, [r4, #29]
		
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
		
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    2a56:	4b68      	ldr	r3, [pc, #416]	; (2bf8 <main+0x204>)
    2a58:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    2a5a:	4b68      	ldr	r3, [pc, #416]	; (2bfc <main+0x208>)
    2a5c:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    2a5e:	2301      	movs	r3, #1
    2a60:	425b      	negs	r3, r3
    2a62:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    2a64:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 9600;
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    2a66:	4e66      	ldr	r6, [pc, #408]	; (2c00 <main+0x20c>)
    2a68:	4d66      	ldr	r5, [pc, #408]	; (2c04 <main+0x210>)
    2a6a:	4c67      	ldr	r4, [pc, #412]	; (2c08 <main+0x214>)
    2a6c:	1c30      	adds	r0, r6, #0
    2a6e:	1c29      	adds	r1, r5, #0
    2a70:	466a      	mov	r2, sp
    2a72:	47a0      	blx	r4
    2a74:	2800      	cmp	r0, #0
    2a76:	d1f9      	bne.n	2a6c <main+0x78>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2a78:	4c61      	ldr	r4, [pc, #388]	; (2c00 <main+0x20c>)
    2a7a:	4b64      	ldr	r3, [pc, #400]	; (2c0c <main+0x218>)
    2a7c:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2a7e:	4a64      	ldr	r2, [pc, #400]	; (2c10 <main+0x21c>)
    2a80:	4b64      	ldr	r3, [pc, #400]	; (2c14 <main+0x220>)
    2a82:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2a84:	4a64      	ldr	r2, [pc, #400]	; (2c18 <main+0x224>)
    2a86:	4b65      	ldr	r3, [pc, #404]	; (2c1c <main+0x228>)
    2a88:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    2a8a:	1c20      	adds	r0, r4, #0
    2a8c:	495d      	ldr	r1, [pc, #372]	; (2c04 <main+0x210>)
    2a8e:	466a      	mov	r2, sp
    2a90:	4b5d      	ldr	r3, [pc, #372]	; (2c08 <main+0x214>)
    2a92:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2a94:	4e62      	ldr	r6, [pc, #392]	; (2c20 <main+0x22c>)
    2a96:	6833      	ldr	r3, [r6, #0]
    2a98:	6898      	ldr	r0, [r3, #8]
    2a9a:	2100      	movs	r1, #0
    2a9c:	4d61      	ldr	r5, [pc, #388]	; (2c24 <main+0x230>)
    2a9e:	47a8      	blx	r5
	setbuf(stdin, NULL);
    2aa0:	6833      	ldr	r3, [r6, #0]
    2aa2:	6858      	ldr	r0, [r3, #4]
    2aa4:	2100      	movs	r1, #0
    2aa6:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2aa8:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2aaa:	1c28      	adds	r0, r5, #0
    2aac:	4b5e      	ldr	r3, [pc, #376]	; (2c28 <main+0x234>)
    2aae:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2ab0:	221f      	movs	r2, #31
    2ab2:	4010      	ands	r0, r2
    2ab4:	2201      	movs	r2, #1
    2ab6:	4082      	lsls	r2, r0
    2ab8:	4b5c      	ldr	r3, [pc, #368]	; (2c2c <main+0x238>)
    2aba:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2abc:	6823      	ldr	r3, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2abe:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    2ac0:	2a00      	cmp	r2, #0
    2ac2:	d1fc      	bne.n	2abe <main+0xca>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2ac4:	682a      	ldr	r2, [r5, #0]
    2ac6:	2302      	movs	r3, #2
    2ac8:	4313      	orrs	r3, r2
    2aca:	602b      	str	r3, [r5, #0]
	system_init();
	delay_init();
	
	//Init uart
	init_SIM808_uart();
	init_sim808_usart_callbacks();
    2acc:	4b58      	ldr	r3, [pc, #352]	; (2c30 <main+0x23c>)
    2ace:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2ad0:	2201      	movs	r2, #1
    2ad2:	4b58      	ldr	r3, [pc, #352]	; (2c34 <main+0x240>)
    2ad4:	701a      	strb	r2, [r3, #0]
    2ad6:	f3bf 8f5f 	dmb	sy
    2ada:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	gfx_mono_init();
    2adc:	4b56      	ldr	r3, [pc, #344]	; (2c38 <main+0x244>)
    2ade:	4798      	blx	r3
	
	menu_buttons_init();
    2ae0:	4b56      	ldr	r3, [pc, #344]	; (2c3c <main+0x248>)
    2ae2:	4798      	blx	r3
	btn_timer_config();
    2ae4:	4b56      	ldr	r3, [pc, #344]	; (2c40 <main+0x24c>)
    2ae6:	4798      	blx	r3
	btn_timer_config_callbacks();
    2ae8:	4b56      	ldr	r3, [pc, #344]	; (2c44 <main+0x250>)
    2aea:	4798      	blx	r3
	
	device.speed = 22; //Only for debug
    2aec:	2216      	movs	r2, #22
    2aee:	4b56      	ldr	r3, [pc, #344]	; (2c48 <main+0x254>)
    2af0:	701a      	strb	r2, [r3, #0]
	uint8_t page_address = 0;
	// the column address, or the X pixel.
	uint8_t column_address = 0;

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    2af2:	4b56      	ldr	r3, [pc, #344]	; (2c4c <main+0x258>)
    2af4:	4798      	blx	r3
	
	uint8_t num = GFX_MONO_MENU_KEYCODE_DOWN;
	uint8_t y = 0;

	ssd1306_clear_display();
    2af6:	4b56      	ldr	r3, [pc, #344]	; (2c50 <main+0x25c>)
    2af8:	4798      	blx	r3
	
	display_menu(MAIN_MENU);
    2afa:	2004      	movs	r0, #4
    2afc:	4b55      	ldr	r3, [pc, #340]	; (2c54 <main+0x260>)
    2afe:	4798      	blx	r3
	ssd1306_write_display();
    2b00:	4b55      	ldr	r3, [pc, #340]	; (2c58 <main+0x264>)
    2b02:	4798      	blx	r3
	
	while (true) {
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
    2b04:	4e3e      	ldr	r6, [pc, #248]	; (2c00 <main+0x20c>)
    2b06:	4d55      	ldr	r5, [pc, #340]	; (2c5c <main+0x268>)
    2b08:	4c55      	ldr	r4, [pc, #340]	; (2c60 <main+0x26c>)
    2b0a:	1c30      	adds	r0, r6, #0
    2b0c:	1c29      	adds	r1, r5, #0
    2b0e:	2205      	movs	r2, #5
    2b10:	47a0      	blx	r4
			
			
		if(btn_nav_down.active) {
    2b12:	4b54      	ldr	r3, [pc, #336]	; (2c64 <main+0x270>)
    2b14:	781b      	ldrb	r3, [r3, #0]
    2b16:	2b00      	cmp	r3, #0
    2b18:	d00f      	beq.n	2b3a <main+0x146>
			btn_nav_down.active = 0;
    2b1a:	2200      	movs	r2, #0
    2b1c:	4b51      	ldr	r3, [pc, #324]	; (2c64 <main+0x270>)
    2b1e:	701a      	strb	r2, [r3, #0]
			gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_DOWN);
    2b20:	4b51      	ldr	r3, [pc, #324]	; (2c68 <main+0x274>)
    2b22:	781b      	ldrb	r3, [r3, #0]
    2b24:	3b04      	subs	r3, #4
    2b26:	0098      	lsls	r0, r3, #2
    2b28:	18c3      	adds	r3, r0, r3
    2b2a:	009b      	lsls	r3, r3, #2
    2b2c:	484f      	ldr	r0, [pc, #316]	; (2c6c <main+0x278>)
    2b2e:	18c0      	adds	r0, r0, r3
    2b30:	2128      	movs	r1, #40	; 0x28
    2b32:	4b4f      	ldr	r3, [pc, #316]	; (2c70 <main+0x27c>)
    2b34:	4798      	blx	r3
			ssd1306_write_display();
    2b36:	4b48      	ldr	r3, [pc, #288]	; (2c58 <main+0x264>)
    2b38:	4798      	blx	r3
		}
			
		if(btn_nav_select.active) {
    2b3a:	4b4e      	ldr	r3, [pc, #312]	; (2c74 <main+0x280>)
    2b3c:	781b      	ldrb	r3, [r3, #0]
    2b3e:	2b00      	cmp	r3, #0
    2b40:	d0e3      	beq.n	2b0a <main+0x116>
			btn_nav_select.active = 0;
    2b42:	2200      	movs	r2, #0
    2b44:	4b4b      	ldr	r3, [pc, #300]	; (2c74 <main+0x280>)
    2b46:	701a      	strb	r2, [r3, #0]
				
			if(is_view(gfx_mono_active_menu)) {
    2b48:	4b47      	ldr	r3, [pc, #284]	; (2c68 <main+0x274>)
    2b4a:	7818      	ldrb	r0, [r3, #0]
    2b4c:	4b4a      	ldr	r3, [pc, #296]	; (2c78 <main+0x284>)
    2b4e:	4798      	blx	r3
    2b50:	2800      	cmp	r0, #0
    2b52:	d005      	beq.n	2b60 <main+0x16c>
				ssd1306_clear_display();
    2b54:	4b3e      	ldr	r3, [pc, #248]	; (2c50 <main+0x25c>)
    2b56:	4798      	blx	r3
				display_menu(MAIN_MENU);
    2b58:	2004      	movs	r0, #4
    2b5a:	4b3e      	ldr	r3, [pc, #248]	; (2c54 <main+0x260>)
    2b5c:	4798      	blx	r3
    2b5e:	e7d4      	b.n	2b0a <main+0x116>
			}
			else {
				volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_ENTER);
    2b60:	4f42      	ldr	r7, [pc, #264]	; (2c6c <main+0x278>)
    2b62:	4941      	ldr	r1, [pc, #260]	; (2c68 <main+0x274>)
    2b64:	4688      	mov	r8, r1
    2b66:	780b      	ldrb	r3, [r1, #0]
    2b68:	3b04      	subs	r3, #4
    2b6a:	0098      	lsls	r0, r3, #2
    2b6c:	18c0      	adds	r0, r0, r3
    2b6e:	0080      	lsls	r0, r0, #2
    2b70:	1838      	adds	r0, r7, r0
    2b72:	210d      	movs	r1, #13
    2b74:	4b3e      	ldr	r3, [pc, #248]	; (2c70 <main+0x27c>)
    2b76:	4798      	blx	r3
    2b78:	466b      	mov	r3, sp
    2b7a:	7018      	strb	r0, [r3, #0]
				menu_link menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].element_links[menuChoice];
    2b7c:	4640      	mov	r0, r8
    2b7e:	7803      	ldrb	r3, [r0, #0]
    2b80:	3b04      	subs	r3, #4
    2b82:	4669      	mov	r1, sp
    2b84:	780a      	ldrb	r2, [r1, #0]
    2b86:	b2d2      	uxtb	r2, r2
    2b88:	0099      	lsls	r1, r3, #2
    2b8a:	18c9      	adds	r1, r1, r3
    2b8c:	0089      	lsls	r1, r1, #2
    2b8e:	187f      	adds	r7, r7, r1
    2b90:	68f9      	ldr	r1, [r7, #12]
    2b92:	5c88      	ldrb	r0, [r1, r2]
									
				// TODO: Skriv om snyggare
				if(menu == EXIT_MENU) {
    2b94:	280b      	cmp	r0, #11
    2b96:	d127      	bne.n	2be8 <main+0x1f4>
					menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_page = 0;
    2b98:	4a34      	ldr	r2, [pc, #208]	; (2c6c <main+0x278>)
    2b9a:	0099      	lsls	r1, r3, #2
    2b9c:	18c8      	adds	r0, r1, r3
    2b9e:	0080      	lsls	r0, r0, #2
    2ba0:	1810      	adds	r0, r2, r0
    2ba2:	2700      	movs	r7, #0
    2ba4:	7487      	strb	r7, [r0, #18]
					menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].current_selection = 0;
    2ba6:	7447      	strb	r7, [r0, #17]
										
										
					if(is_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent)) {
    2ba8:	18cb      	adds	r3, r1, r3
    2baa:	009b      	lsls	r3, r3, #2
    2bac:	18d2      	adds	r2, r2, r3
    2bae:	7c10      	ldrb	r0, [r2, #16]
    2bb0:	4b31      	ldr	r3, [pc, #196]	; (2c78 <main+0x284>)
    2bb2:	4798      	blx	r3
    2bb4:	2800      	cmp	r0, #0
    2bb6:	d00b      	beq.n	2bd0 <main+0x1dc>
						display_view(menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent);
    2bb8:	4b2b      	ldr	r3, [pc, #172]	; (2c68 <main+0x274>)
    2bba:	781b      	ldrb	r3, [r3, #0]
    2bbc:	3b04      	subs	r3, #4
    2bbe:	009a      	lsls	r2, r3, #2
    2bc0:	18d3      	adds	r3, r2, r3
    2bc2:	009b      	lsls	r3, r3, #2
    2bc4:	4a29      	ldr	r2, [pc, #164]	; (2c6c <main+0x278>)
    2bc6:	18d3      	adds	r3, r2, r3
    2bc8:	7c18      	ldrb	r0, [r3, #16]
    2bca:	4b2c      	ldr	r3, [pc, #176]	; (2c7c <main+0x288>)
    2bcc:	4798      	blx	r3
    2bce:	e79c      	b.n	2b0a <main+0x116>
					}
					else {
						menu = menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)].parent;
    2bd0:	4b25      	ldr	r3, [pc, #148]	; (2c68 <main+0x274>)
    2bd2:	781b      	ldrb	r3, [r3, #0]
    2bd4:	3b04      	subs	r3, #4
    2bd6:	009a      	lsls	r2, r3, #2
    2bd8:	18d3      	adds	r3, r2, r3
    2bda:	009b      	lsls	r3, r3, #2
    2bdc:	4a23      	ldr	r2, [pc, #140]	; (2c6c <main+0x278>)
    2bde:	18d3      	adds	r3, r2, r3
						display_menu(menu);
    2be0:	7c18      	ldrb	r0, [r3, #16]
    2be2:	4b1c      	ldr	r3, [pc, #112]	; (2c54 <main+0x260>)
    2be4:	4798      	blx	r3
    2be6:	e790      	b.n	2b0a <main+0x116>
					}
										
				}
				else {
					display_menu(menu);
    2be8:	4b1a      	ldr	r3, [pc, #104]	; (2c54 <main+0x260>)
    2bea:	4798      	blx	r3
    2bec:	e78d      	b.n	2b0a <main+0x116>
    2bee:	46c0      	nop			; (mov r8, r8)
    2bf0:	00002825 	.word	0x00002825
    2bf4:	00002165 	.word	0x00002165
    2bf8:	000a0002 	.word	0x000a0002
    2bfc:	00090002 	.word	0x00090002
    2c00:	20000ab4 	.word	0x20000ab4
    2c04:	42000800 	.word	0x42000800
    2c08:	00000525 	.word	0x00000525
    2c0c:	20000a54 	.word	0x20000a54
    2c10:	000029a9 	.word	0x000029a9
    2c14:	20000a50 	.word	0x20000a50
    2c18:	0000297d 	.word	0x0000297d
    2c1c:	20000a4c 	.word	0x20000a4c
    2c20:	20000168 	.word	0x20000168
    2c24:	00002cef 	.word	0x00002cef
    2c28:	000020f9 	.word	0x000020f9
    2c2c:	e000e100 	.word	0xe000e100
    2c30:	000029c1 	.word	0x000029c1
    2c34:	2000001c 	.word	0x2000001c
    2c38:	00001521 	.word	0x00001521
    2c3c:	0000103d 	.word	0x0000103d
    2c40:	00001081 	.word	0x00001081
    2c44:	000010e5 	.word	0x000010e5
    2c48:	20000a80 	.word	0x20000a80
    2c4c:	0000015d 	.word	0x0000015d
    2c50:	000003e5 	.word	0x000003e5
    2c54:	00000b9d 	.word	0x00000b9d
    2c58:	00000391 	.word	0x00000391
    2c5c:	20000aac 	.word	0x20000aac
    2c60:	00000941 	.word	0x00000941
    2c64:	20000a94 	.word	0x20000a94
    2c68:	20000a58 	.word	0x20000a58
    2c6c:	20000090 	.word	0x20000090
    2c70:	000014c1 	.word	0x000014c1
    2c74:	20000a90 	.word	0x20000a90
    2c78:	00000bd5 	.word	0x00000bd5
    2c7c:	00000c01 	.word	0x00000c01

00002c80 <__libc_init_array>:
    2c80:	b570      	push	{r4, r5, r6, lr}
    2c82:	4b0e      	ldr	r3, [pc, #56]	; (2cbc <__libc_init_array+0x3c>)
    2c84:	4d0e      	ldr	r5, [pc, #56]	; (2cc0 <__libc_init_array+0x40>)
    2c86:	2400      	movs	r4, #0
    2c88:	1aed      	subs	r5, r5, r3
    2c8a:	10ad      	asrs	r5, r5, #2
    2c8c:	1c1e      	adds	r6, r3, #0
    2c8e:	42ac      	cmp	r4, r5
    2c90:	d004      	beq.n	2c9c <__libc_init_array+0x1c>
    2c92:	00a3      	lsls	r3, r4, #2
    2c94:	58f3      	ldr	r3, [r6, r3]
    2c96:	4798      	blx	r3
    2c98:	3401      	adds	r4, #1
    2c9a:	e7f8      	b.n	2c8e <__libc_init_array+0xe>
    2c9c:	f005 fcf2 	bl	8684 <_init>
    2ca0:	4b08      	ldr	r3, [pc, #32]	; (2cc4 <__libc_init_array+0x44>)
    2ca2:	4d09      	ldr	r5, [pc, #36]	; (2cc8 <__libc_init_array+0x48>)
    2ca4:	2400      	movs	r4, #0
    2ca6:	1aed      	subs	r5, r5, r3
    2ca8:	10ad      	asrs	r5, r5, #2
    2caa:	1c1e      	adds	r6, r3, #0
    2cac:	42ac      	cmp	r4, r5
    2cae:	d004      	beq.n	2cba <__libc_init_array+0x3a>
    2cb0:	00a3      	lsls	r3, r4, #2
    2cb2:	58f3      	ldr	r3, [r6, r3]
    2cb4:	4798      	blx	r3
    2cb6:	3401      	adds	r4, #1
    2cb8:	e7f8      	b.n	2cac <__libc_init_array+0x2c>
    2cba:	bd70      	pop	{r4, r5, r6, pc}
    2cbc:	00008690 	.word	0x00008690
    2cc0:	00008690 	.word	0x00008690
    2cc4:	00008690 	.word	0x00008690
    2cc8:	00008694 	.word	0x00008694

00002ccc <memcpy>:
    2ccc:	b510      	push	{r4, lr}
    2cce:	2300      	movs	r3, #0
    2cd0:	4293      	cmp	r3, r2
    2cd2:	d003      	beq.n	2cdc <memcpy+0x10>
    2cd4:	5ccc      	ldrb	r4, [r1, r3]
    2cd6:	54c4      	strb	r4, [r0, r3]
    2cd8:	3301      	adds	r3, #1
    2cda:	e7f9      	b.n	2cd0 <memcpy+0x4>
    2cdc:	bd10      	pop	{r4, pc}

00002cde <memset>:
    2cde:	1c03      	adds	r3, r0, #0
    2ce0:	1882      	adds	r2, r0, r2
    2ce2:	4293      	cmp	r3, r2
    2ce4:	d002      	beq.n	2cec <memset+0xe>
    2ce6:	7019      	strb	r1, [r3, #0]
    2ce8:	3301      	adds	r3, #1
    2cea:	e7fa      	b.n	2ce2 <memset+0x4>
    2cec:	4770      	bx	lr

00002cee <setbuf>:
    2cee:	b508      	push	{r3, lr}
    2cf0:	424a      	negs	r2, r1
    2cf2:	414a      	adcs	r2, r1
    2cf4:	2380      	movs	r3, #128	; 0x80
    2cf6:	0052      	lsls	r2, r2, #1
    2cf8:	00db      	lsls	r3, r3, #3
    2cfa:	f000 f801 	bl	2d00 <setvbuf>
    2cfe:	bd08      	pop	{r3, pc}

00002d00 <setvbuf>:
    2d00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2d02:	1c1e      	adds	r6, r3, #0
    2d04:	4b3c      	ldr	r3, [pc, #240]	; (2df8 <setvbuf+0xf8>)
    2d06:	1c04      	adds	r4, r0, #0
    2d08:	681d      	ldr	r5, [r3, #0]
    2d0a:	1c0f      	adds	r7, r1, #0
    2d0c:	9201      	str	r2, [sp, #4]
    2d0e:	2d00      	cmp	r5, #0
    2d10:	d005      	beq.n	2d1e <setvbuf+0x1e>
    2d12:	69aa      	ldr	r2, [r5, #24]
    2d14:	2a00      	cmp	r2, #0
    2d16:	d102      	bne.n	2d1e <setvbuf+0x1e>
    2d18:	1c28      	adds	r0, r5, #0
    2d1a:	f001 fb2b 	bl	4374 <__sinit>
    2d1e:	4b37      	ldr	r3, [pc, #220]	; (2dfc <setvbuf+0xfc>)
    2d20:	429c      	cmp	r4, r3
    2d22:	d101      	bne.n	2d28 <setvbuf+0x28>
    2d24:	686c      	ldr	r4, [r5, #4]
    2d26:	e008      	b.n	2d3a <setvbuf+0x3a>
    2d28:	4b35      	ldr	r3, [pc, #212]	; (2e00 <setvbuf+0x100>)
    2d2a:	429c      	cmp	r4, r3
    2d2c:	d101      	bne.n	2d32 <setvbuf+0x32>
    2d2e:	68ac      	ldr	r4, [r5, #8]
    2d30:	e003      	b.n	2d3a <setvbuf+0x3a>
    2d32:	4b34      	ldr	r3, [pc, #208]	; (2e04 <setvbuf+0x104>)
    2d34:	429c      	cmp	r4, r3
    2d36:	d100      	bne.n	2d3a <setvbuf+0x3a>
    2d38:	68ec      	ldr	r4, [r5, #12]
    2d3a:	9b01      	ldr	r3, [sp, #4]
    2d3c:	2b02      	cmp	r3, #2
    2d3e:	d857      	bhi.n	2df0 <setvbuf+0xf0>
    2d40:	2e00      	cmp	r6, #0
    2d42:	db55      	blt.n	2df0 <setvbuf+0xf0>
    2d44:	1c28      	adds	r0, r5, #0
    2d46:	1c21      	adds	r1, r4, #0
    2d48:	f001 fa94 	bl	4274 <_fflush_r>
    2d4c:	2300      	movs	r3, #0
    2d4e:	6063      	str	r3, [r4, #4]
    2d50:	61a3      	str	r3, [r4, #24]
    2d52:	89a3      	ldrh	r3, [r4, #12]
    2d54:	061a      	lsls	r2, r3, #24
    2d56:	d503      	bpl.n	2d60 <setvbuf+0x60>
    2d58:	1c28      	adds	r0, r5, #0
    2d5a:	6921      	ldr	r1, [r4, #16]
    2d5c:	f001 fe84 	bl	4a68 <_free_r>
    2d60:	89a3      	ldrh	r3, [r4, #12]
    2d62:	2283      	movs	r2, #131	; 0x83
    2d64:	4393      	bics	r3, r2
    2d66:	81a3      	strh	r3, [r4, #12]
    2d68:	9b01      	ldr	r3, [sp, #4]
    2d6a:	2b02      	cmp	r3, #2
    2d6c:	d013      	beq.n	2d96 <setvbuf+0x96>
    2d6e:	2f00      	cmp	r7, #0
    2d70:	d125      	bne.n	2dbe <setvbuf+0xbe>
    2d72:	2e00      	cmp	r6, #0
    2d74:	d101      	bne.n	2d7a <setvbuf+0x7a>
    2d76:	2680      	movs	r6, #128	; 0x80
    2d78:	00f6      	lsls	r6, r6, #3
    2d7a:	1c30      	adds	r0, r6, #0
    2d7c:	f001 fb6e 	bl	445c <malloc>
    2d80:	1e07      	subs	r7, r0, #0
    2d82:	d118      	bne.n	2db6 <setvbuf+0xb6>
    2d84:	2080      	movs	r0, #128	; 0x80
    2d86:	00c0      	lsls	r0, r0, #3
    2d88:	f001 fb68 	bl	445c <malloc>
    2d8c:	1e07      	subs	r7, r0, #0
    2d8e:	d110      	bne.n	2db2 <setvbuf+0xb2>
    2d90:	2001      	movs	r0, #1
    2d92:	4240      	negs	r0, r0
    2d94:	e000      	b.n	2d98 <setvbuf+0x98>
    2d96:	2000      	movs	r0, #0
    2d98:	89a3      	ldrh	r3, [r4, #12]
    2d9a:	2202      	movs	r2, #2
    2d9c:	4313      	orrs	r3, r2
    2d9e:	81a3      	strh	r3, [r4, #12]
    2da0:	2300      	movs	r3, #0
    2da2:	60a3      	str	r3, [r4, #8]
    2da4:	1c23      	adds	r3, r4, #0
    2da6:	3347      	adds	r3, #71	; 0x47
    2da8:	6023      	str	r3, [r4, #0]
    2daa:	6123      	str	r3, [r4, #16]
    2dac:	2301      	movs	r3, #1
    2dae:	6163      	str	r3, [r4, #20]
    2db0:	e020      	b.n	2df4 <setvbuf+0xf4>
    2db2:	2680      	movs	r6, #128	; 0x80
    2db4:	00f6      	lsls	r6, r6, #3
    2db6:	89a3      	ldrh	r3, [r4, #12]
    2db8:	2280      	movs	r2, #128	; 0x80
    2dba:	4313      	orrs	r3, r2
    2dbc:	81a3      	strh	r3, [r4, #12]
    2dbe:	9a01      	ldr	r2, [sp, #4]
    2dc0:	2a01      	cmp	r2, #1
    2dc2:	d104      	bne.n	2dce <setvbuf+0xce>
    2dc4:	89a3      	ldrh	r3, [r4, #12]
    2dc6:	4313      	orrs	r3, r2
    2dc8:	81a3      	strh	r3, [r4, #12]
    2dca:	4273      	negs	r3, r6
    2dcc:	61a3      	str	r3, [r4, #24]
    2dce:	4b0e      	ldr	r3, [pc, #56]	; (2e08 <setvbuf+0x108>)
    2dd0:	2000      	movs	r0, #0
    2dd2:	62ab      	str	r3, [r5, #40]	; 0x28
    2dd4:	89a3      	ldrh	r3, [r4, #12]
    2dd6:	6027      	str	r7, [r4, #0]
    2dd8:	6127      	str	r7, [r4, #16]
    2dda:	6166      	str	r6, [r4, #20]
    2ddc:	071a      	lsls	r2, r3, #28
    2dde:	d509      	bpl.n	2df4 <setvbuf+0xf4>
    2de0:	2203      	movs	r2, #3
    2de2:	4013      	ands	r3, r2
    2de4:	425a      	negs	r2, r3
    2de6:	4153      	adcs	r3, r2
    2de8:	425b      	negs	r3, r3
    2dea:	401e      	ands	r6, r3
    2dec:	60a6      	str	r6, [r4, #8]
    2dee:	e001      	b.n	2df4 <setvbuf+0xf4>
    2df0:	2001      	movs	r0, #1
    2df2:	4240      	negs	r0, r0
    2df4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2df6:	46c0      	nop			; (mov r8, r8)
    2df8:	20000168 	.word	0x20000168
    2dfc:	0000849c 	.word	0x0000849c
    2e00:	000084bc 	.word	0x000084bc
    2e04:	000084dc 	.word	0x000084dc
    2e08:	000042cd 	.word	0x000042cd
    2e0c:	00000000 	.word	0x00000000

00002e10 <__cvt>:
    2e10:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e12:	b08b      	sub	sp, #44	; 0x2c
    2e14:	1c16      	adds	r6, r2, #0
    2e16:	1c1c      	adds	r4, r3, #0
    2e18:	9912      	ldr	r1, [sp, #72]	; 0x48
    2e1a:	d504      	bpl.n	2e26 <__cvt+0x16>
    2e1c:	2280      	movs	r2, #128	; 0x80
    2e1e:	0612      	lsls	r2, r2, #24
    2e20:	18a4      	adds	r4, r4, r2
    2e22:	232d      	movs	r3, #45	; 0x2d
    2e24:	e000      	b.n	2e28 <__cvt+0x18>
    2e26:	2300      	movs	r3, #0
    2e28:	9f14      	ldr	r7, [sp, #80]	; 0x50
    2e2a:	700b      	strb	r3, [r1, #0]
    2e2c:	2320      	movs	r3, #32
    2e2e:	439f      	bics	r7, r3
    2e30:	2f46      	cmp	r7, #70	; 0x46
    2e32:	d008      	beq.n	2e46 <__cvt+0x36>
    2e34:	1c3a      	adds	r2, r7, #0
    2e36:	3a45      	subs	r2, #69	; 0x45
    2e38:	4251      	negs	r1, r2
    2e3a:	414a      	adcs	r2, r1
    2e3c:	9910      	ldr	r1, [sp, #64]	; 0x40
    2e3e:	2302      	movs	r3, #2
    2e40:	1889      	adds	r1, r1, r2
    2e42:	9110      	str	r1, [sp, #64]	; 0x40
    2e44:	e000      	b.n	2e48 <__cvt+0x38>
    2e46:	2303      	movs	r3, #3
    2e48:	9300      	str	r3, [sp, #0]
    2e4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2e4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2e4e:	9302      	str	r3, [sp, #8]
    2e50:	ab08      	add	r3, sp, #32
    2e52:	9303      	str	r3, [sp, #12]
    2e54:	ab09      	add	r3, sp, #36	; 0x24
    2e56:	9201      	str	r2, [sp, #4]
    2e58:	9304      	str	r3, [sp, #16]
    2e5a:	1c32      	adds	r2, r6, #0
    2e5c:	1c23      	adds	r3, r4, #0
    2e5e:	f000 fba3 	bl	35a8 <_dtoa_r>
    2e62:	1c05      	adds	r5, r0, #0
    2e64:	2f47      	cmp	r7, #71	; 0x47
    2e66:	d102      	bne.n	2e6e <__cvt+0x5e>
    2e68:	9911      	ldr	r1, [sp, #68]	; 0x44
    2e6a:	07c9      	lsls	r1, r1, #31
    2e6c:	d52c      	bpl.n	2ec8 <__cvt+0xb8>
    2e6e:	9910      	ldr	r1, [sp, #64]	; 0x40
    2e70:	1869      	adds	r1, r5, r1
    2e72:	9107      	str	r1, [sp, #28]
    2e74:	2f46      	cmp	r7, #70	; 0x46
    2e76:	d114      	bne.n	2ea2 <__cvt+0x92>
    2e78:	782b      	ldrb	r3, [r5, #0]
    2e7a:	2b30      	cmp	r3, #48	; 0x30
    2e7c:	d10c      	bne.n	2e98 <__cvt+0x88>
    2e7e:	1c30      	adds	r0, r6, #0
    2e80:	1c21      	adds	r1, r4, #0
    2e82:	4b16      	ldr	r3, [pc, #88]	; (2edc <__cvt+0xcc>)
    2e84:	4a14      	ldr	r2, [pc, #80]	; (2ed8 <__cvt+0xc8>)
    2e86:	f002 f833 	bl	4ef0 <__aeabi_dcmpeq>
    2e8a:	2800      	cmp	r0, #0
    2e8c:	d104      	bne.n	2e98 <__cvt+0x88>
    2e8e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2e90:	2301      	movs	r3, #1
    2e92:	9913      	ldr	r1, [sp, #76]	; 0x4c
    2e94:	1a9b      	subs	r3, r3, r2
    2e96:	600b      	str	r3, [r1, #0]
    2e98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    2e9a:	9907      	ldr	r1, [sp, #28]
    2e9c:	6813      	ldr	r3, [r2, #0]
    2e9e:	18c9      	adds	r1, r1, r3
    2ea0:	9107      	str	r1, [sp, #28]
    2ea2:	1c30      	adds	r0, r6, #0
    2ea4:	1c21      	adds	r1, r4, #0
    2ea6:	4b0d      	ldr	r3, [pc, #52]	; (2edc <__cvt+0xcc>)
    2ea8:	4a0b      	ldr	r2, [pc, #44]	; (2ed8 <__cvt+0xc8>)
    2eaa:	f002 f821 	bl	4ef0 <__aeabi_dcmpeq>
    2eae:	2800      	cmp	r0, #0
    2eb0:	d001      	beq.n	2eb6 <__cvt+0xa6>
    2eb2:	9a07      	ldr	r2, [sp, #28]
    2eb4:	9209      	str	r2, [sp, #36]	; 0x24
    2eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2eb8:	9907      	ldr	r1, [sp, #28]
    2eba:	428b      	cmp	r3, r1
    2ebc:	d204      	bcs.n	2ec8 <__cvt+0xb8>
    2ebe:	1c5a      	adds	r2, r3, #1
    2ec0:	9209      	str	r2, [sp, #36]	; 0x24
    2ec2:	2230      	movs	r2, #48	; 0x30
    2ec4:	701a      	strb	r2, [r3, #0]
    2ec6:	e7f6      	b.n	2eb6 <__cvt+0xa6>
    2ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2eca:	1c28      	adds	r0, r5, #0
    2ecc:	1b5a      	subs	r2, r3, r5
    2ece:	9b15      	ldr	r3, [sp, #84]	; 0x54
    2ed0:	601a      	str	r2, [r3, #0]
    2ed2:	b00b      	add	sp, #44	; 0x2c
    2ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ed6:	46c0      	nop			; (mov r8, r8)
	...

00002ee0 <__exponent>:
    2ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ee2:	232b      	movs	r3, #43	; 0x2b
    2ee4:	b085      	sub	sp, #20
    2ee6:	1c05      	adds	r5, r0, #0
    2ee8:	1c0c      	adds	r4, r1, #0
    2eea:	7002      	strb	r2, [r0, #0]
    2eec:	1c86      	adds	r6, r0, #2
    2eee:	2900      	cmp	r1, #0
    2ef0:	da01      	bge.n	2ef6 <__exponent+0x16>
    2ef2:	424c      	negs	r4, r1
    2ef4:	232d      	movs	r3, #45	; 0x2d
    2ef6:	706b      	strb	r3, [r5, #1]
    2ef8:	2c09      	cmp	r4, #9
    2efa:	dd1e      	ble.n	2f3a <__exponent+0x5a>
    2efc:	466f      	mov	r7, sp
    2efe:	370e      	adds	r7, #14
    2f00:	1c20      	adds	r0, r4, #0
    2f02:	210a      	movs	r1, #10
    2f04:	9701      	str	r7, [sp, #4]
    2f06:	f001 ffd7 	bl	4eb8 <__aeabi_idivmod>
    2f0a:	3130      	adds	r1, #48	; 0x30
    2f0c:	7039      	strb	r1, [r7, #0]
    2f0e:	1c20      	adds	r0, r4, #0
    2f10:	210a      	movs	r1, #10
    2f12:	f001 ff7b 	bl	4e0c <__aeabi_idiv>
    2f16:	3f01      	subs	r7, #1
    2f18:	1e04      	subs	r4, r0, #0
    2f1a:	2c09      	cmp	r4, #9
    2f1c:	dcf0      	bgt.n	2f00 <__exponent+0x20>
    2f1e:	9b01      	ldr	r3, [sp, #4]
    2f20:	3430      	adds	r4, #48	; 0x30
    2f22:	3b01      	subs	r3, #1
    2f24:	701c      	strb	r4, [r3, #0]
    2f26:	466a      	mov	r2, sp
    2f28:	320f      	adds	r2, #15
    2f2a:	1c30      	adds	r0, r6, #0
    2f2c:	4293      	cmp	r3, r2
    2f2e:	d209      	bcs.n	2f44 <__exponent+0x64>
    2f30:	781a      	ldrb	r2, [r3, #0]
    2f32:	3301      	adds	r3, #1
    2f34:	7032      	strb	r2, [r6, #0]
    2f36:	3601      	adds	r6, #1
    2f38:	e7f5      	b.n	2f26 <__exponent+0x46>
    2f3a:	2330      	movs	r3, #48	; 0x30
    2f3c:	18e4      	adds	r4, r4, r3
    2f3e:	7033      	strb	r3, [r6, #0]
    2f40:	1cb0      	adds	r0, r6, #2
    2f42:	7074      	strb	r4, [r6, #1]
    2f44:	1b40      	subs	r0, r0, r5
    2f46:	b005      	add	sp, #20
    2f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f4a:	0000      	movs	r0, r0
    2f4c:	0000      	movs	r0, r0
	...

00002f50 <_printf_float>:
    2f50:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f52:	b093      	sub	sp, #76	; 0x4c
    2f54:	1c0c      	adds	r4, r1, #0
    2f56:	920a      	str	r2, [sp, #40]	; 0x28
    2f58:	930b      	str	r3, [sp, #44]	; 0x2c
    2f5a:	9e18      	ldr	r6, [sp, #96]	; 0x60
    2f5c:	1c05      	adds	r5, r0, #0
    2f5e:	f001 fa79 	bl	4454 <_localeconv_r>
    2f62:	6800      	ldr	r0, [r0, #0]
    2f64:	900c      	str	r0, [sp, #48]	; 0x30
    2f66:	f001 fea3 	bl	4cb0 <strlen>
    2f6a:	2300      	movs	r3, #0
    2f6c:	9310      	str	r3, [sp, #64]	; 0x40
    2f6e:	6833      	ldr	r3, [r6, #0]
    2f70:	2207      	movs	r2, #7
    2f72:	3307      	adds	r3, #7
    2f74:	4393      	bics	r3, r2
    2f76:	1c1a      	adds	r2, r3, #0
    2f78:	3208      	adds	r2, #8
    2f7a:	900d      	str	r0, [sp, #52]	; 0x34
    2f7c:	7e27      	ldrb	r7, [r4, #24]
    2f7e:	6818      	ldr	r0, [r3, #0]
    2f80:	6859      	ldr	r1, [r3, #4]
    2f82:	6032      	str	r2, [r6, #0]
    2f84:	64a0      	str	r0, [r4, #72]	; 0x48
    2f86:	64e1      	str	r1, [r4, #76]	; 0x4c
    2f88:	f001 fe0a 	bl	4ba0 <__fpclassifyd>
    2f8c:	2801      	cmp	r0, #1
    2f8e:	d119      	bne.n	2fc4 <_printf_float+0x74>
    2f90:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    2f92:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    2f94:	4bb9      	ldr	r3, [pc, #740]	; (327c <_printf_float+0x32c>)
    2f96:	4ab8      	ldr	r2, [pc, #736]	; (3278 <_printf_float+0x328>)
    2f98:	f001 ffb0 	bl	4efc <__aeabi_dcmplt>
    2f9c:	2800      	cmp	r0, #0
    2f9e:	d003      	beq.n	2fa8 <_printf_float+0x58>
    2fa0:	1c23      	adds	r3, r4, #0
    2fa2:	222d      	movs	r2, #45	; 0x2d
    2fa4:	3343      	adds	r3, #67	; 0x43
    2fa6:	701a      	strb	r2, [r3, #0]
    2fa8:	2f47      	cmp	r7, #71	; 0x47
    2faa:	d801      	bhi.n	2fb0 <_printf_float+0x60>
    2fac:	4eb4      	ldr	r6, [pc, #720]	; (3280 <_printf_float+0x330>)
    2fae:	e000      	b.n	2fb2 <_printf_float+0x62>
    2fb0:	4eb4      	ldr	r6, [pc, #720]	; (3284 <_printf_float+0x334>)
    2fb2:	2303      	movs	r3, #3
    2fb4:	6820      	ldr	r0, [r4, #0]
    2fb6:	6123      	str	r3, [r4, #16]
    2fb8:	2304      	movs	r3, #4
    2fba:	4398      	bics	r0, r3
    2fbc:	2100      	movs	r1, #0
    2fbe:	6020      	str	r0, [r4, #0]
    2fc0:	9109      	str	r1, [sp, #36]	; 0x24
    2fc2:	e091      	b.n	30e8 <_printf_float+0x198>
    2fc4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    2fc6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    2fc8:	f001 fdea 	bl	4ba0 <__fpclassifyd>
    2fcc:	6823      	ldr	r3, [r4, #0]
    2fce:	2800      	cmp	r0, #0
    2fd0:	d10c      	bne.n	2fec <_printf_float+0x9c>
    2fd2:	2f47      	cmp	r7, #71	; 0x47
    2fd4:	d801      	bhi.n	2fda <_printf_float+0x8a>
    2fd6:	4eac      	ldr	r6, [pc, #688]	; (3288 <_printf_float+0x338>)
    2fd8:	e000      	b.n	2fdc <_printf_float+0x8c>
    2fda:	4eac      	ldr	r6, [pc, #688]	; (328c <_printf_float+0x33c>)
    2fdc:	2203      	movs	r2, #3
    2fde:	6122      	str	r2, [r4, #16]
    2fe0:	2204      	movs	r2, #4
    2fe2:	4393      	bics	r3, r2
    2fe4:	2200      	movs	r2, #0
    2fe6:	6023      	str	r3, [r4, #0]
    2fe8:	9209      	str	r2, [sp, #36]	; 0x24
    2fea:	e07d      	b.n	30e8 <_printf_float+0x198>
    2fec:	6862      	ldr	r2, [r4, #4]
    2fee:	1c56      	adds	r6, r2, #1
    2ff0:	d101      	bne.n	2ff6 <_printf_float+0xa6>
    2ff2:	2206      	movs	r2, #6
    2ff4:	e007      	b.n	3006 <_printf_float+0xb6>
    2ff6:	2120      	movs	r1, #32
    2ff8:	1c38      	adds	r0, r7, #0
    2ffa:	4388      	bics	r0, r1
    2ffc:	2847      	cmp	r0, #71	; 0x47
    2ffe:	d103      	bne.n	3008 <_printf_float+0xb8>
    3000:	2a00      	cmp	r2, #0
    3002:	d101      	bne.n	3008 <_printf_float+0xb8>
    3004:	2201      	movs	r2, #1
    3006:	6062      	str	r2, [r4, #4]
    3008:	2280      	movs	r2, #128	; 0x80
    300a:	00d2      	lsls	r2, r2, #3
    300c:	4313      	orrs	r3, r2
    300e:	6023      	str	r3, [r4, #0]
    3010:	9301      	str	r3, [sp, #4]
    3012:	466b      	mov	r3, sp
    3014:	333b      	adds	r3, #59	; 0x3b
    3016:	9302      	str	r3, [sp, #8]
    3018:	ab0f      	add	r3, sp, #60	; 0x3c
    301a:	6861      	ldr	r1, [r4, #4]
    301c:	9303      	str	r3, [sp, #12]
    301e:	ab10      	add	r3, sp, #64	; 0x40
    3020:	9305      	str	r3, [sp, #20]
    3022:	2300      	movs	r3, #0
    3024:	9100      	str	r1, [sp, #0]
    3026:	9306      	str	r3, [sp, #24]
    3028:	9704      	str	r7, [sp, #16]
    302a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    302c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    302e:	1c28      	adds	r0, r5, #0
    3030:	f7ff feee 	bl	2e10 <__cvt>
    3034:	2320      	movs	r3, #32
    3036:	1c3a      	adds	r2, r7, #0
    3038:	1c06      	adds	r6, r0, #0
    303a:	439a      	bics	r2, r3
    303c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    303e:	2a47      	cmp	r2, #71	; 0x47
    3040:	d107      	bne.n	3052 <_printf_float+0x102>
    3042:	1ccb      	adds	r3, r1, #3
    3044:	db02      	blt.n	304c <_printf_float+0xfc>
    3046:	6860      	ldr	r0, [r4, #4]
    3048:	4281      	cmp	r1, r0
    304a:	dd2e      	ble.n	30aa <_printf_float+0x15a>
    304c:	3f02      	subs	r7, #2
    304e:	b2ff      	uxtb	r7, r7
    3050:	e001      	b.n	3056 <_printf_float+0x106>
    3052:	2f65      	cmp	r7, #101	; 0x65
    3054:	d812      	bhi.n	307c <_printf_float+0x12c>
    3056:	1c20      	adds	r0, r4, #0
    3058:	3901      	subs	r1, #1
    305a:	1c3a      	adds	r2, r7, #0
    305c:	3050      	adds	r0, #80	; 0x50
    305e:	910f      	str	r1, [sp, #60]	; 0x3c
    3060:	f7ff ff3e 	bl	2ee0 <__exponent>
    3064:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3066:	9009      	str	r0, [sp, #36]	; 0x24
    3068:	18c2      	adds	r2, r0, r3
    306a:	6122      	str	r2, [r4, #16]
    306c:	2b01      	cmp	r3, #1
    306e:	dc02      	bgt.n	3076 <_printf_float+0x126>
    3070:	6821      	ldr	r1, [r4, #0]
    3072:	07c9      	lsls	r1, r1, #31
    3074:	d52f      	bpl.n	30d6 <_printf_float+0x186>
    3076:	3201      	adds	r2, #1
    3078:	6122      	str	r2, [r4, #16]
    307a:	e02c      	b.n	30d6 <_printf_float+0x186>
    307c:	2f66      	cmp	r7, #102	; 0x66
    307e:	d115      	bne.n	30ac <_printf_float+0x15c>
    3080:	6863      	ldr	r3, [r4, #4]
    3082:	2900      	cmp	r1, #0
    3084:	dd08      	ble.n	3098 <_printf_float+0x148>
    3086:	6121      	str	r1, [r4, #16]
    3088:	2b00      	cmp	r3, #0
    308a:	d102      	bne.n	3092 <_printf_float+0x142>
    308c:	6822      	ldr	r2, [r4, #0]
    308e:	07d2      	lsls	r2, r2, #31
    3090:	d51d      	bpl.n	30ce <_printf_float+0x17e>
    3092:	3301      	adds	r3, #1
    3094:	18c9      	adds	r1, r1, r3
    3096:	e011      	b.n	30bc <_printf_float+0x16c>
    3098:	2b00      	cmp	r3, #0
    309a:	d103      	bne.n	30a4 <_printf_float+0x154>
    309c:	6820      	ldr	r0, [r4, #0]
    309e:	2201      	movs	r2, #1
    30a0:	4210      	tst	r0, r2
    30a2:	d000      	beq.n	30a6 <_printf_float+0x156>
    30a4:	1c9a      	adds	r2, r3, #2
    30a6:	6122      	str	r2, [r4, #16]
    30a8:	e011      	b.n	30ce <_printf_float+0x17e>
    30aa:	2767      	movs	r7, #103	; 0x67
    30ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
    30ae:	4291      	cmp	r1, r2
    30b0:	db06      	blt.n	30c0 <_printf_float+0x170>
    30b2:	6822      	ldr	r2, [r4, #0]
    30b4:	6121      	str	r1, [r4, #16]
    30b6:	07d2      	lsls	r2, r2, #31
    30b8:	d509      	bpl.n	30ce <_printf_float+0x17e>
    30ba:	3101      	adds	r1, #1
    30bc:	6121      	str	r1, [r4, #16]
    30be:	e006      	b.n	30ce <_printf_float+0x17e>
    30c0:	2301      	movs	r3, #1
    30c2:	2900      	cmp	r1, #0
    30c4:	dc01      	bgt.n	30ca <_printf_float+0x17a>
    30c6:	2302      	movs	r3, #2
    30c8:	1a5b      	subs	r3, r3, r1
    30ca:	18d3      	adds	r3, r2, r3
    30cc:	6123      	str	r3, [r4, #16]
    30ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    30d0:	2000      	movs	r0, #0
    30d2:	65a3      	str	r3, [r4, #88]	; 0x58
    30d4:	9009      	str	r0, [sp, #36]	; 0x24
    30d6:	466b      	mov	r3, sp
    30d8:	333b      	adds	r3, #59	; 0x3b
    30da:	781b      	ldrb	r3, [r3, #0]
    30dc:	2b00      	cmp	r3, #0
    30de:	d003      	beq.n	30e8 <_printf_float+0x198>
    30e0:	1c23      	adds	r3, r4, #0
    30e2:	222d      	movs	r2, #45	; 0x2d
    30e4:	3343      	adds	r3, #67	; 0x43
    30e6:	701a      	strb	r2, [r3, #0]
    30e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    30ea:	1c28      	adds	r0, r5, #0
    30ec:	9100      	str	r1, [sp, #0]
    30ee:	aa11      	add	r2, sp, #68	; 0x44
    30f0:	1c21      	adds	r1, r4, #0
    30f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    30f4:	f000 f958 	bl	33a8 <_printf_common>
    30f8:	3001      	adds	r0, #1
    30fa:	d102      	bne.n	3102 <_printf_float+0x1b2>
    30fc:	2001      	movs	r0, #1
    30fe:	4240      	negs	r0, r0
    3100:	e14c      	b.n	339c <_printf_float+0x44c>
    3102:	6822      	ldr	r2, [r4, #0]
    3104:	0553      	lsls	r3, r2, #21
    3106:	d404      	bmi.n	3112 <_printf_float+0x1c2>
    3108:	1c28      	adds	r0, r5, #0
    310a:	990a      	ldr	r1, [sp, #40]	; 0x28
    310c:	1c32      	adds	r2, r6, #0
    310e:	6923      	ldr	r3, [r4, #16]
    3110:	e067      	b.n	31e2 <_printf_float+0x292>
    3112:	2f65      	cmp	r7, #101	; 0x65
    3114:	d800      	bhi.n	3118 <_printf_float+0x1c8>
    3116:	e0e0      	b.n	32da <_printf_float+0x38a>
    3118:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    311a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    311c:	4b57      	ldr	r3, [pc, #348]	; (327c <_printf_float+0x32c>)
    311e:	4a56      	ldr	r2, [pc, #344]	; (3278 <_printf_float+0x328>)
    3120:	f001 fee6 	bl	4ef0 <__aeabi_dcmpeq>
    3124:	2800      	cmp	r0, #0
    3126:	d02b      	beq.n	3180 <_printf_float+0x230>
    3128:	1c28      	adds	r0, r5, #0
    312a:	990a      	ldr	r1, [sp, #40]	; 0x28
    312c:	4a58      	ldr	r2, [pc, #352]	; (3290 <_printf_float+0x340>)
    312e:	2301      	movs	r3, #1
    3130:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3132:	47b0      	blx	r6
    3134:	3001      	adds	r0, #1
    3136:	d0e1      	beq.n	30fc <_printf_float+0x1ac>
    3138:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    313a:	9810      	ldr	r0, [sp, #64]	; 0x40
    313c:	4287      	cmp	r7, r0
    313e:	db07      	blt.n	3150 <_printf_float+0x200>
    3140:	6821      	ldr	r1, [r4, #0]
    3142:	07c9      	lsls	r1, r1, #31
    3144:	d404      	bmi.n	3150 <_printf_float+0x200>
    3146:	6827      	ldr	r7, [r4, #0]
    3148:	07bf      	lsls	r7, r7, #30
    314a:	d500      	bpl.n	314e <_printf_float+0x1fe>
    314c:	e10e      	b.n	336c <_printf_float+0x41c>
    314e:	e113      	b.n	3378 <_printf_float+0x428>
    3150:	1c28      	adds	r0, r5, #0
    3152:	990a      	ldr	r1, [sp, #40]	; 0x28
    3154:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3156:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3158:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    315a:	47b0      	blx	r6
    315c:	3001      	adds	r0, #1
    315e:	d0cd      	beq.n	30fc <_printf_float+0x1ac>
    3160:	2600      	movs	r6, #0
    3162:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3164:	3b01      	subs	r3, #1
    3166:	429e      	cmp	r6, r3
    3168:	daed      	bge.n	3146 <_printf_float+0x1f6>
    316a:	1c22      	adds	r2, r4, #0
    316c:	1c28      	adds	r0, r5, #0
    316e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3170:	321a      	adds	r2, #26
    3172:	2301      	movs	r3, #1
    3174:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3176:	47b8      	blx	r7
    3178:	3001      	adds	r0, #1
    317a:	d0bf      	beq.n	30fc <_printf_float+0x1ac>
    317c:	3601      	adds	r6, #1
    317e:	e7f0      	b.n	3162 <_printf_float+0x212>
    3180:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3182:	2800      	cmp	r0, #0
    3184:	dc30      	bgt.n	31e8 <_printf_float+0x298>
    3186:	1c28      	adds	r0, r5, #0
    3188:	990a      	ldr	r1, [sp, #40]	; 0x28
    318a:	4a41      	ldr	r2, [pc, #260]	; (3290 <_printf_float+0x340>)
    318c:	2301      	movs	r3, #1
    318e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3190:	47b8      	blx	r7
    3192:	3001      	adds	r0, #1
    3194:	d0b2      	beq.n	30fc <_printf_float+0x1ac>
    3196:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3198:	2800      	cmp	r0, #0
    319a:	d105      	bne.n	31a8 <_printf_float+0x258>
    319c:	9910      	ldr	r1, [sp, #64]	; 0x40
    319e:	2900      	cmp	r1, #0
    31a0:	d102      	bne.n	31a8 <_printf_float+0x258>
    31a2:	6822      	ldr	r2, [r4, #0]
    31a4:	07d2      	lsls	r2, r2, #31
    31a6:	d5ce      	bpl.n	3146 <_printf_float+0x1f6>
    31a8:	1c28      	adds	r0, r5, #0
    31aa:	990a      	ldr	r1, [sp, #40]	; 0x28
    31ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    31ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    31b0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    31b2:	47b8      	blx	r7
    31b4:	3001      	adds	r0, #1
    31b6:	d0a1      	beq.n	30fc <_printf_float+0x1ac>
    31b8:	2700      	movs	r7, #0
    31ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
    31bc:	9709      	str	r7, [sp, #36]	; 0x24
    31be:	9f09      	ldr	r7, [sp, #36]	; 0x24
    31c0:	4243      	negs	r3, r0
    31c2:	990a      	ldr	r1, [sp, #40]	; 0x28
    31c4:	1c28      	adds	r0, r5, #0
    31c6:	429f      	cmp	r7, r3
    31c8:	da09      	bge.n	31de <_printf_float+0x28e>
    31ca:	1c22      	adds	r2, r4, #0
    31cc:	321a      	adds	r2, #26
    31ce:	2301      	movs	r3, #1
    31d0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    31d2:	47b8      	blx	r7
    31d4:	3001      	adds	r0, #1
    31d6:	d091      	beq.n	30fc <_printf_float+0x1ac>
    31d8:	9f09      	ldr	r7, [sp, #36]	; 0x24
    31da:	3701      	adds	r7, #1
    31dc:	e7ed      	b.n	31ba <_printf_float+0x26a>
    31de:	9b10      	ldr	r3, [sp, #64]	; 0x40
    31e0:	1c32      	adds	r2, r6, #0
    31e2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    31e4:	47b0      	blx	r6
    31e6:	e0b5      	b.n	3354 <_printf_float+0x404>
    31e8:	9f10      	ldr	r7, [sp, #64]	; 0x40
    31ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
    31ec:	9708      	str	r7, [sp, #32]
    31ee:	429f      	cmp	r7, r3
    31f0:	dd00      	ble.n	31f4 <_printf_float+0x2a4>
    31f2:	9308      	str	r3, [sp, #32]
    31f4:	9f08      	ldr	r7, [sp, #32]
    31f6:	2f00      	cmp	r7, #0
    31f8:	dc01      	bgt.n	31fe <_printf_float+0x2ae>
    31fa:	2700      	movs	r7, #0
    31fc:	e014      	b.n	3228 <_printf_float+0x2d8>
    31fe:	1c28      	adds	r0, r5, #0
    3200:	990a      	ldr	r1, [sp, #40]	; 0x28
    3202:	1c32      	adds	r2, r6, #0
    3204:	9b08      	ldr	r3, [sp, #32]
    3206:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3208:	47b8      	blx	r7
    320a:	3001      	adds	r0, #1
    320c:	d1f5      	bne.n	31fa <_printf_float+0x2aa>
    320e:	e775      	b.n	30fc <_printf_float+0x1ac>
    3210:	1c22      	adds	r2, r4, #0
    3212:	1c28      	adds	r0, r5, #0
    3214:	990a      	ldr	r1, [sp, #40]	; 0x28
    3216:	321a      	adds	r2, #26
    3218:	2301      	movs	r3, #1
    321a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    321c:	47b8      	blx	r7
    321e:	3001      	adds	r0, #1
    3220:	d100      	bne.n	3224 <_printf_float+0x2d4>
    3222:	e76b      	b.n	30fc <_printf_float+0x1ac>
    3224:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3226:	3701      	adds	r7, #1
    3228:	9709      	str	r7, [sp, #36]	; 0x24
    322a:	9f08      	ldr	r7, [sp, #32]
    322c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    322e:	43fa      	mvns	r2, r7
    3230:	17d2      	asrs	r2, r2, #31
    3232:	403a      	ands	r2, r7
    3234:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3236:	1a9a      	subs	r2, r3, r2
    3238:	4297      	cmp	r7, r2
    323a:	dbe9      	blt.n	3210 <_printf_float+0x2c0>
    323c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    323e:	9910      	ldr	r1, [sp, #64]	; 0x40
    3240:	18f3      	adds	r3, r6, r3
    3242:	9309      	str	r3, [sp, #36]	; 0x24
    3244:	4288      	cmp	r0, r1
    3246:	db0e      	blt.n	3266 <_printf_float+0x316>
    3248:	6822      	ldr	r2, [r4, #0]
    324a:	07d2      	lsls	r2, r2, #31
    324c:	d40b      	bmi.n	3266 <_printf_float+0x316>
    324e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3250:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3252:	18f6      	adds	r6, r6, r3
    3254:	1bdb      	subs	r3, r3, r7
    3256:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3258:	1bf6      	subs	r6, r6, r7
    325a:	429e      	cmp	r6, r3
    325c:	dd00      	ble.n	3260 <_printf_float+0x310>
    325e:	1c1e      	adds	r6, r3, #0
    3260:	2e00      	cmp	r6, #0
    3262:	dc17      	bgt.n	3294 <_printf_float+0x344>
    3264:	e01f      	b.n	32a6 <_printf_float+0x356>
    3266:	1c28      	adds	r0, r5, #0
    3268:	990a      	ldr	r1, [sp, #40]	; 0x28
    326a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    326c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    326e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3270:	47b8      	blx	r7
    3272:	3001      	adds	r0, #1
    3274:	d1eb      	bne.n	324e <_printf_float+0x2fe>
    3276:	e741      	b.n	30fc <_printf_float+0x1ac>
	...
    3280:	0000847c 	.word	0x0000847c
    3284:	00008480 	.word	0x00008480
    3288:	00008484 	.word	0x00008484
    328c:	00008488 	.word	0x00008488
    3290:	0000848c 	.word	0x0000848c
    3294:	1c28      	adds	r0, r5, #0
    3296:	990a      	ldr	r1, [sp, #40]	; 0x28
    3298:	9a09      	ldr	r2, [sp, #36]	; 0x24
    329a:	1c33      	adds	r3, r6, #0
    329c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    329e:	47b8      	blx	r7
    32a0:	3001      	adds	r0, #1
    32a2:	d100      	bne.n	32a6 <_printf_float+0x356>
    32a4:	e72a      	b.n	30fc <_printf_float+0x1ac>
    32a6:	2700      	movs	r7, #0
    32a8:	e00b      	b.n	32c2 <_printf_float+0x372>
    32aa:	1c22      	adds	r2, r4, #0
    32ac:	1c28      	adds	r0, r5, #0
    32ae:	990a      	ldr	r1, [sp, #40]	; 0x28
    32b0:	321a      	adds	r2, #26
    32b2:	2301      	movs	r3, #1
    32b4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    32b6:	47b8      	blx	r7
    32b8:	3001      	adds	r0, #1
    32ba:	d100      	bne.n	32be <_printf_float+0x36e>
    32bc:	e71e      	b.n	30fc <_printf_float+0x1ac>
    32be:	9f09      	ldr	r7, [sp, #36]	; 0x24
    32c0:	3701      	adds	r7, #1
    32c2:	9709      	str	r7, [sp, #36]	; 0x24
    32c4:	9810      	ldr	r0, [sp, #64]	; 0x40
    32c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    32c8:	43f3      	mvns	r3, r6
    32ca:	17db      	asrs	r3, r3, #31
    32cc:	9f09      	ldr	r7, [sp, #36]	; 0x24
    32ce:	1a42      	subs	r2, r0, r1
    32d0:	4033      	ands	r3, r6
    32d2:	1ad3      	subs	r3, r2, r3
    32d4:	429f      	cmp	r7, r3
    32d6:	dbe8      	blt.n	32aa <_printf_float+0x35a>
    32d8:	e735      	b.n	3146 <_printf_float+0x1f6>
    32da:	9810      	ldr	r0, [sp, #64]	; 0x40
    32dc:	2801      	cmp	r0, #1
    32de:	dc02      	bgt.n	32e6 <_printf_float+0x396>
    32e0:	2301      	movs	r3, #1
    32e2:	421a      	tst	r2, r3
    32e4:	d03a      	beq.n	335c <_printf_float+0x40c>
    32e6:	1c28      	adds	r0, r5, #0
    32e8:	990a      	ldr	r1, [sp, #40]	; 0x28
    32ea:	1c32      	adds	r2, r6, #0
    32ec:	2301      	movs	r3, #1
    32ee:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    32f0:	47b8      	blx	r7
    32f2:	3001      	adds	r0, #1
    32f4:	d100      	bne.n	32f8 <_printf_float+0x3a8>
    32f6:	e701      	b.n	30fc <_printf_float+0x1ac>
    32f8:	1c28      	adds	r0, r5, #0
    32fa:	990a      	ldr	r1, [sp, #40]	; 0x28
    32fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    32fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3300:	47b8      	blx	r7
    3302:	3001      	adds	r0, #1
    3304:	d100      	bne.n	3308 <_printf_float+0x3b8>
    3306:	e6f9      	b.n	30fc <_printf_float+0x1ac>
    3308:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    330a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    330c:	4b25      	ldr	r3, [pc, #148]	; (33a4 <_printf_float+0x454>)
    330e:	4a24      	ldr	r2, [pc, #144]	; (33a0 <_printf_float+0x450>)
    3310:	f001 fdee 	bl	4ef0 <__aeabi_dcmpeq>
    3314:	2800      	cmp	r0, #0
    3316:	d001      	beq.n	331c <_printf_float+0x3cc>
    3318:	2600      	movs	r6, #0
    331a:	e010      	b.n	333e <_printf_float+0x3ee>
    331c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    331e:	1c72      	adds	r2, r6, #1
    3320:	3b01      	subs	r3, #1
    3322:	1c28      	adds	r0, r5, #0
    3324:	990a      	ldr	r1, [sp, #40]	; 0x28
    3326:	e01c      	b.n	3362 <_printf_float+0x412>
    3328:	1c22      	adds	r2, r4, #0
    332a:	1c28      	adds	r0, r5, #0
    332c:	990a      	ldr	r1, [sp, #40]	; 0x28
    332e:	321a      	adds	r2, #26
    3330:	2301      	movs	r3, #1
    3332:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3334:	47b8      	blx	r7
    3336:	3001      	adds	r0, #1
    3338:	d100      	bne.n	333c <_printf_float+0x3ec>
    333a:	e6df      	b.n	30fc <_printf_float+0x1ac>
    333c:	3601      	adds	r6, #1
    333e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3340:	3b01      	subs	r3, #1
    3342:	429e      	cmp	r6, r3
    3344:	dbf0      	blt.n	3328 <_printf_float+0x3d8>
    3346:	1c22      	adds	r2, r4, #0
    3348:	1c28      	adds	r0, r5, #0
    334a:	990a      	ldr	r1, [sp, #40]	; 0x28
    334c:	3250      	adds	r2, #80	; 0x50
    334e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3350:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3352:	47b8      	blx	r7
    3354:	3001      	adds	r0, #1
    3356:	d000      	beq.n	335a <_printf_float+0x40a>
    3358:	e6f5      	b.n	3146 <_printf_float+0x1f6>
    335a:	e6cf      	b.n	30fc <_printf_float+0x1ac>
    335c:	990a      	ldr	r1, [sp, #40]	; 0x28
    335e:	1c28      	adds	r0, r5, #0
    3360:	1c32      	adds	r2, r6, #0
    3362:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3364:	47b0      	blx	r6
    3366:	3001      	adds	r0, #1
    3368:	d1ed      	bne.n	3346 <_printf_float+0x3f6>
    336a:	e6c7      	b.n	30fc <_printf_float+0x1ac>
    336c:	2600      	movs	r6, #0
    336e:	68e0      	ldr	r0, [r4, #12]
    3370:	9911      	ldr	r1, [sp, #68]	; 0x44
    3372:	1a43      	subs	r3, r0, r1
    3374:	429e      	cmp	r6, r3
    3376:	db05      	blt.n	3384 <_printf_float+0x434>
    3378:	9b11      	ldr	r3, [sp, #68]	; 0x44
    337a:	68e0      	ldr	r0, [r4, #12]
    337c:	4298      	cmp	r0, r3
    337e:	da0d      	bge.n	339c <_printf_float+0x44c>
    3380:	1c18      	adds	r0, r3, #0
    3382:	e00b      	b.n	339c <_printf_float+0x44c>
    3384:	1c22      	adds	r2, r4, #0
    3386:	1c28      	adds	r0, r5, #0
    3388:	990a      	ldr	r1, [sp, #40]	; 0x28
    338a:	3219      	adds	r2, #25
    338c:	2301      	movs	r3, #1
    338e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3390:	47b8      	blx	r7
    3392:	3001      	adds	r0, #1
    3394:	d100      	bne.n	3398 <_printf_float+0x448>
    3396:	e6b1      	b.n	30fc <_printf_float+0x1ac>
    3398:	3601      	adds	r6, #1
    339a:	e7e8      	b.n	336e <_printf_float+0x41e>
    339c:	b013      	add	sp, #76	; 0x4c
    339e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000033a8 <_printf_common>:
    33a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    33aa:	1c15      	adds	r5, r2, #0
    33ac:	9301      	str	r3, [sp, #4]
    33ae:	690a      	ldr	r2, [r1, #16]
    33b0:	688b      	ldr	r3, [r1, #8]
    33b2:	1c06      	adds	r6, r0, #0
    33b4:	1c0c      	adds	r4, r1, #0
    33b6:	4293      	cmp	r3, r2
    33b8:	da00      	bge.n	33bc <_printf_common+0x14>
    33ba:	1c13      	adds	r3, r2, #0
    33bc:	1c22      	adds	r2, r4, #0
    33be:	602b      	str	r3, [r5, #0]
    33c0:	3243      	adds	r2, #67	; 0x43
    33c2:	7812      	ldrb	r2, [r2, #0]
    33c4:	2a00      	cmp	r2, #0
    33c6:	d001      	beq.n	33cc <_printf_common+0x24>
    33c8:	3301      	adds	r3, #1
    33ca:	602b      	str	r3, [r5, #0]
    33cc:	6820      	ldr	r0, [r4, #0]
    33ce:	0680      	lsls	r0, r0, #26
    33d0:	d502      	bpl.n	33d8 <_printf_common+0x30>
    33d2:	682b      	ldr	r3, [r5, #0]
    33d4:	3302      	adds	r3, #2
    33d6:	602b      	str	r3, [r5, #0]
    33d8:	6821      	ldr	r1, [r4, #0]
    33da:	2706      	movs	r7, #6
    33dc:	400f      	ands	r7, r1
    33de:	d01f      	beq.n	3420 <_printf_common+0x78>
    33e0:	1c23      	adds	r3, r4, #0
    33e2:	3343      	adds	r3, #67	; 0x43
    33e4:	781b      	ldrb	r3, [r3, #0]
    33e6:	1e5a      	subs	r2, r3, #1
    33e8:	4193      	sbcs	r3, r2
    33ea:	6822      	ldr	r2, [r4, #0]
    33ec:	0692      	lsls	r2, r2, #26
    33ee:	d51f      	bpl.n	3430 <_printf_common+0x88>
    33f0:	18e1      	adds	r1, r4, r3
    33f2:	3140      	adds	r1, #64	; 0x40
    33f4:	2030      	movs	r0, #48	; 0x30
    33f6:	70c8      	strb	r0, [r1, #3]
    33f8:	1c21      	adds	r1, r4, #0
    33fa:	1c5a      	adds	r2, r3, #1
    33fc:	3145      	adds	r1, #69	; 0x45
    33fe:	7809      	ldrb	r1, [r1, #0]
    3400:	18a2      	adds	r2, r4, r2
    3402:	3240      	adds	r2, #64	; 0x40
    3404:	3302      	adds	r3, #2
    3406:	70d1      	strb	r1, [r2, #3]
    3408:	e012      	b.n	3430 <_printf_common+0x88>
    340a:	1c22      	adds	r2, r4, #0
    340c:	1c30      	adds	r0, r6, #0
    340e:	9901      	ldr	r1, [sp, #4]
    3410:	3219      	adds	r2, #25
    3412:	2301      	movs	r3, #1
    3414:	9f08      	ldr	r7, [sp, #32]
    3416:	47b8      	blx	r7
    3418:	3001      	adds	r0, #1
    341a:	d011      	beq.n	3440 <_printf_common+0x98>
    341c:	9f00      	ldr	r7, [sp, #0]
    341e:	3701      	adds	r7, #1
    3420:	9700      	str	r7, [sp, #0]
    3422:	68e0      	ldr	r0, [r4, #12]
    3424:	6829      	ldr	r1, [r5, #0]
    3426:	9f00      	ldr	r7, [sp, #0]
    3428:	1a43      	subs	r3, r0, r1
    342a:	429f      	cmp	r7, r3
    342c:	dbed      	blt.n	340a <_printf_common+0x62>
    342e:	e7d7      	b.n	33e0 <_printf_common+0x38>
    3430:	1c22      	adds	r2, r4, #0
    3432:	1c30      	adds	r0, r6, #0
    3434:	9901      	ldr	r1, [sp, #4]
    3436:	3243      	adds	r2, #67	; 0x43
    3438:	9f08      	ldr	r7, [sp, #32]
    343a:	47b8      	blx	r7
    343c:	3001      	adds	r0, #1
    343e:	d102      	bne.n	3446 <_printf_common+0x9e>
    3440:	2001      	movs	r0, #1
    3442:	4240      	negs	r0, r0
    3444:	e023      	b.n	348e <_printf_common+0xe6>
    3446:	6820      	ldr	r0, [r4, #0]
    3448:	2106      	movs	r1, #6
    344a:	682b      	ldr	r3, [r5, #0]
    344c:	68e2      	ldr	r2, [r4, #12]
    344e:	4001      	ands	r1, r0
    3450:	2500      	movs	r5, #0
    3452:	2904      	cmp	r1, #4
    3454:	d103      	bne.n	345e <_printf_common+0xb6>
    3456:	1ad5      	subs	r5, r2, r3
    3458:	43eb      	mvns	r3, r5
    345a:	17db      	asrs	r3, r3, #31
    345c:	401d      	ands	r5, r3
    345e:	68a2      	ldr	r2, [r4, #8]
    3460:	6923      	ldr	r3, [r4, #16]
    3462:	429a      	cmp	r2, r3
    3464:	dd01      	ble.n	346a <_printf_common+0xc2>
    3466:	1ad3      	subs	r3, r2, r3
    3468:	18ed      	adds	r5, r5, r3
    346a:	2700      	movs	r7, #0
    346c:	9700      	str	r7, [sp, #0]
    346e:	9f00      	ldr	r7, [sp, #0]
    3470:	42af      	cmp	r7, r5
    3472:	da0b      	bge.n	348c <_printf_common+0xe4>
    3474:	1c22      	adds	r2, r4, #0
    3476:	1c30      	adds	r0, r6, #0
    3478:	9901      	ldr	r1, [sp, #4]
    347a:	321a      	adds	r2, #26
    347c:	2301      	movs	r3, #1
    347e:	9f08      	ldr	r7, [sp, #32]
    3480:	47b8      	blx	r7
    3482:	3001      	adds	r0, #1
    3484:	d0dc      	beq.n	3440 <_printf_common+0x98>
    3486:	9f00      	ldr	r7, [sp, #0]
    3488:	3701      	adds	r7, #1
    348a:	e7ef      	b.n	346c <_printf_common+0xc4>
    348c:	2000      	movs	r0, #0
    348e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00003490 <quorem>:
    3490:	b5f0      	push	{r4, r5, r6, r7, lr}
    3492:	b089      	sub	sp, #36	; 0x24
    3494:	9106      	str	r1, [sp, #24]
    3496:	690b      	ldr	r3, [r1, #16]
    3498:	6901      	ldr	r1, [r0, #16]
    349a:	1c05      	adds	r5, r0, #0
    349c:	2600      	movs	r6, #0
    349e:	4299      	cmp	r1, r3
    34a0:	db7f      	blt.n	35a2 <quorem+0x112>
    34a2:	9c06      	ldr	r4, [sp, #24]
    34a4:	1e5f      	subs	r7, r3, #1
    34a6:	3414      	adds	r4, #20
    34a8:	9404      	str	r4, [sp, #16]
    34aa:	9904      	ldr	r1, [sp, #16]
    34ac:	00bc      	lsls	r4, r7, #2
    34ae:	1909      	adds	r1, r1, r4
    34b0:	1c02      	adds	r2, r0, #0
    34b2:	680b      	ldr	r3, [r1, #0]
    34b4:	3214      	adds	r2, #20
    34b6:	9105      	str	r1, [sp, #20]
    34b8:	1914      	adds	r4, r2, r4
    34ba:	1c19      	adds	r1, r3, #0
    34bc:	3101      	adds	r1, #1
    34be:	6820      	ldr	r0, [r4, #0]
    34c0:	9203      	str	r2, [sp, #12]
    34c2:	f001 fc55 	bl	4d70 <__aeabi_uidiv>
    34c6:	9002      	str	r0, [sp, #8]
    34c8:	42b0      	cmp	r0, r6
    34ca:	d038      	beq.n	353e <quorem+0xae>
    34cc:	9904      	ldr	r1, [sp, #16]
    34ce:	9b03      	ldr	r3, [sp, #12]
    34d0:	468c      	mov	ip, r1
    34d2:	9601      	str	r6, [sp, #4]
    34d4:	9607      	str	r6, [sp, #28]
    34d6:	4662      	mov	r2, ip
    34d8:	3204      	adds	r2, #4
    34da:	4694      	mov	ip, r2
    34dc:	3a04      	subs	r2, #4
    34de:	ca40      	ldmia	r2!, {r6}
    34e0:	9902      	ldr	r1, [sp, #8]
    34e2:	b2b0      	uxth	r0, r6
    34e4:	4348      	muls	r0, r1
    34e6:	0c31      	lsrs	r1, r6, #16
    34e8:	9e02      	ldr	r6, [sp, #8]
    34ea:	9a01      	ldr	r2, [sp, #4]
    34ec:	4371      	muls	r1, r6
    34ee:	1810      	adds	r0, r2, r0
    34f0:	0c02      	lsrs	r2, r0, #16
    34f2:	1851      	adds	r1, r2, r1
    34f4:	0c0a      	lsrs	r2, r1, #16
    34f6:	9201      	str	r2, [sp, #4]
    34f8:	681a      	ldr	r2, [r3, #0]
    34fa:	b280      	uxth	r0, r0
    34fc:	b296      	uxth	r6, r2
    34fe:	9a07      	ldr	r2, [sp, #28]
    3500:	b289      	uxth	r1, r1
    3502:	18b6      	adds	r6, r6, r2
    3504:	1a30      	subs	r0, r6, r0
    3506:	681e      	ldr	r6, [r3, #0]
    3508:	0c32      	lsrs	r2, r6, #16
    350a:	1a52      	subs	r2, r2, r1
    350c:	1406      	asrs	r6, r0, #16
    350e:	1992      	adds	r2, r2, r6
    3510:	1411      	asrs	r1, r2, #16
    3512:	b280      	uxth	r0, r0
    3514:	0412      	lsls	r2, r2, #16
    3516:	9e05      	ldr	r6, [sp, #20]
    3518:	4310      	orrs	r0, r2
    351a:	9107      	str	r1, [sp, #28]
    351c:	c301      	stmia	r3!, {r0}
    351e:	4566      	cmp	r6, ip
    3520:	d2d9      	bcs.n	34d6 <quorem+0x46>
    3522:	6821      	ldr	r1, [r4, #0]
    3524:	2900      	cmp	r1, #0
    3526:	d10a      	bne.n	353e <quorem+0xae>
    3528:	9e03      	ldr	r6, [sp, #12]
    352a:	3c04      	subs	r4, #4
    352c:	42b4      	cmp	r4, r6
    352e:	d801      	bhi.n	3534 <quorem+0xa4>
    3530:	612f      	str	r7, [r5, #16]
    3532:	e004      	b.n	353e <quorem+0xae>
    3534:	6821      	ldr	r1, [r4, #0]
    3536:	2900      	cmp	r1, #0
    3538:	d1fa      	bne.n	3530 <quorem+0xa0>
    353a:	3f01      	subs	r7, #1
    353c:	e7f4      	b.n	3528 <quorem+0x98>
    353e:	1c28      	adds	r0, r5, #0
    3540:	9906      	ldr	r1, [sp, #24]
    3542:	f001 f9a9 	bl	4898 <__mcmp>
    3546:	2800      	cmp	r0, #0
    3548:	db2a      	blt.n	35a0 <quorem+0x110>
    354a:	9c02      	ldr	r4, [sp, #8]
    354c:	9a03      	ldr	r2, [sp, #12]
    354e:	3401      	adds	r4, #1
    3550:	9b04      	ldr	r3, [sp, #16]
    3552:	9402      	str	r4, [sp, #8]
    3554:	2400      	movs	r4, #0
    3556:	6811      	ldr	r1, [r2, #0]
    3558:	cb40      	ldmia	r3!, {r6}
    355a:	b288      	uxth	r0, r1
    355c:	1900      	adds	r0, r0, r4
    355e:	6814      	ldr	r4, [r2, #0]
    3560:	b2b1      	uxth	r1, r6
    3562:	1a40      	subs	r0, r0, r1
    3564:	0c36      	lsrs	r6, r6, #16
    3566:	0c21      	lsrs	r1, r4, #16
    3568:	1b89      	subs	r1, r1, r6
    356a:	1404      	asrs	r4, r0, #16
    356c:	1909      	adds	r1, r1, r4
    356e:	140c      	asrs	r4, r1, #16
    3570:	b280      	uxth	r0, r0
    3572:	0409      	lsls	r1, r1, #16
    3574:	9e05      	ldr	r6, [sp, #20]
    3576:	4301      	orrs	r1, r0
    3578:	c202      	stmia	r2!, {r1}
    357a:	429e      	cmp	r6, r3
    357c:	d2eb      	bcs.n	3556 <quorem+0xc6>
    357e:	9c03      	ldr	r4, [sp, #12]
    3580:	00bb      	lsls	r3, r7, #2
    3582:	18e3      	adds	r3, r4, r3
    3584:	681e      	ldr	r6, [r3, #0]
    3586:	2e00      	cmp	r6, #0
    3588:	d10a      	bne.n	35a0 <quorem+0x110>
    358a:	9c03      	ldr	r4, [sp, #12]
    358c:	3b04      	subs	r3, #4
    358e:	42a3      	cmp	r3, r4
    3590:	d801      	bhi.n	3596 <quorem+0x106>
    3592:	612f      	str	r7, [r5, #16]
    3594:	e004      	b.n	35a0 <quorem+0x110>
    3596:	681e      	ldr	r6, [r3, #0]
    3598:	2e00      	cmp	r6, #0
    359a:	d1fa      	bne.n	3592 <quorem+0x102>
    359c:	3f01      	subs	r7, #1
    359e:	e7f4      	b.n	358a <quorem+0xfa>
    35a0:	9e02      	ldr	r6, [sp, #8]
    35a2:	1c30      	adds	r0, r6, #0
    35a4:	b009      	add	sp, #36	; 0x24
    35a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000035a8 <_dtoa_r>:
    35a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    35aa:	6a44      	ldr	r4, [r0, #36]	; 0x24
    35ac:	b09b      	sub	sp, #108	; 0x6c
    35ae:	9007      	str	r0, [sp, #28]
    35b0:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    35b2:	9204      	str	r2, [sp, #16]
    35b4:	9305      	str	r3, [sp, #20]
    35b6:	2c00      	cmp	r4, #0
    35b8:	d108      	bne.n	35cc <_dtoa_r+0x24>
    35ba:	2010      	movs	r0, #16
    35bc:	f000 ff4e 	bl	445c <malloc>
    35c0:	9907      	ldr	r1, [sp, #28]
    35c2:	6248      	str	r0, [r1, #36]	; 0x24
    35c4:	6044      	str	r4, [r0, #4]
    35c6:	6084      	str	r4, [r0, #8]
    35c8:	6004      	str	r4, [r0, #0]
    35ca:	60c4      	str	r4, [r0, #12]
    35cc:	9c07      	ldr	r4, [sp, #28]
    35ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
    35d0:	6819      	ldr	r1, [r3, #0]
    35d2:	2900      	cmp	r1, #0
    35d4:	d00a      	beq.n	35ec <_dtoa_r+0x44>
    35d6:	685b      	ldr	r3, [r3, #4]
    35d8:	2201      	movs	r2, #1
    35da:	409a      	lsls	r2, r3
    35dc:	604b      	str	r3, [r1, #4]
    35de:	608a      	str	r2, [r1, #8]
    35e0:	1c20      	adds	r0, r4, #0
    35e2:	f000 ff7d 	bl	44e0 <_Bfree>
    35e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    35e8:	2200      	movs	r2, #0
    35ea:	601a      	str	r2, [r3, #0]
    35ec:	9805      	ldr	r0, [sp, #20]
    35ee:	2800      	cmp	r0, #0
    35f0:	da05      	bge.n	35fe <_dtoa_r+0x56>
    35f2:	2301      	movs	r3, #1
    35f4:	602b      	str	r3, [r5, #0]
    35f6:	0043      	lsls	r3, r0, #1
    35f8:	085b      	lsrs	r3, r3, #1
    35fa:	9305      	str	r3, [sp, #20]
    35fc:	e001      	b.n	3602 <_dtoa_r+0x5a>
    35fe:	2300      	movs	r3, #0
    3600:	602b      	str	r3, [r5, #0]
    3602:	9e05      	ldr	r6, [sp, #20]
    3604:	4bbe      	ldr	r3, [pc, #760]	; (3900 <_dtoa_r+0x358>)
    3606:	1c32      	adds	r2, r6, #0
    3608:	401a      	ands	r2, r3
    360a:	429a      	cmp	r2, r3
    360c:	d118      	bne.n	3640 <_dtoa_r+0x98>
    360e:	4bbd      	ldr	r3, [pc, #756]	; (3904 <_dtoa_r+0x35c>)
    3610:	9c22      	ldr	r4, [sp, #136]	; 0x88
    3612:	9d04      	ldr	r5, [sp, #16]
    3614:	6023      	str	r3, [r4, #0]
    3616:	2d00      	cmp	r5, #0
    3618:	d101      	bne.n	361e <_dtoa_r+0x76>
    361a:	0336      	lsls	r6, r6, #12
    361c:	d001      	beq.n	3622 <_dtoa_r+0x7a>
    361e:	48ba      	ldr	r0, [pc, #744]	; (3908 <_dtoa_r+0x360>)
    3620:	e000      	b.n	3624 <_dtoa_r+0x7c>
    3622:	48ba      	ldr	r0, [pc, #744]	; (390c <_dtoa_r+0x364>)
    3624:	9c24      	ldr	r4, [sp, #144]	; 0x90
    3626:	2c00      	cmp	r4, #0
    3628:	d101      	bne.n	362e <_dtoa_r+0x86>
    362a:	f000 fd93 	bl	4154 <_dtoa_r+0xbac>
    362e:	78c2      	ldrb	r2, [r0, #3]
    3630:	1cc3      	adds	r3, r0, #3
    3632:	2a00      	cmp	r2, #0
    3634:	d000      	beq.n	3638 <_dtoa_r+0x90>
    3636:	3305      	adds	r3, #5
    3638:	9d24      	ldr	r5, [sp, #144]	; 0x90
    363a:	602b      	str	r3, [r5, #0]
    363c:	f000 fd8a 	bl	4154 <_dtoa_r+0xbac>
    3640:	9c04      	ldr	r4, [sp, #16]
    3642:	9d05      	ldr	r5, [sp, #20]
    3644:	4ba5      	ldr	r3, [pc, #660]	; (38dc <_dtoa_r+0x334>)
    3646:	4aa4      	ldr	r2, [pc, #656]	; (38d8 <_dtoa_r+0x330>)
    3648:	1c20      	adds	r0, r4, #0
    364a:	1c29      	adds	r1, r5, #0
    364c:	f001 fc50 	bl	4ef0 <__aeabi_dcmpeq>
    3650:	1e07      	subs	r7, r0, #0
    3652:	d00c      	beq.n	366e <_dtoa_r+0xc6>
    3654:	9c22      	ldr	r4, [sp, #136]	; 0x88
    3656:	9d24      	ldr	r5, [sp, #144]	; 0x90
    3658:	2301      	movs	r3, #1
    365a:	6023      	str	r3, [r4, #0]
    365c:	2d00      	cmp	r5, #0
    365e:	d101      	bne.n	3664 <_dtoa_r+0xbc>
    3660:	f000 fd75 	bl	414e <_dtoa_r+0xba6>
    3664:	48aa      	ldr	r0, [pc, #680]	; (3910 <_dtoa_r+0x368>)
    3666:	6028      	str	r0, [r5, #0]
    3668:	3801      	subs	r0, #1
    366a:	f000 fd73 	bl	4154 <_dtoa_r+0xbac>
    366e:	ab19      	add	r3, sp, #100	; 0x64
    3670:	9300      	str	r3, [sp, #0]
    3672:	ab18      	add	r3, sp, #96	; 0x60
    3674:	9301      	str	r3, [sp, #4]
    3676:	9807      	ldr	r0, [sp, #28]
    3678:	1c2b      	adds	r3, r5, #0
    367a:	1c22      	adds	r2, r4, #0
    367c:	f001 f98e 	bl	499c <__d2b>
    3680:	0073      	lsls	r3, r6, #1
    3682:	900a      	str	r0, [sp, #40]	; 0x28
    3684:	0d5b      	lsrs	r3, r3, #21
    3686:	d009      	beq.n	369c <_dtoa_r+0xf4>
    3688:	1c20      	adds	r0, r4, #0
    368a:	4ca2      	ldr	r4, [pc, #648]	; (3914 <_dtoa_r+0x36c>)
    368c:	032a      	lsls	r2, r5, #12
    368e:	0b12      	lsrs	r2, r2, #12
    3690:	1c21      	adds	r1, r4, #0
    3692:	4311      	orrs	r1, r2
    3694:	4aa0      	ldr	r2, [pc, #640]	; (3918 <_dtoa_r+0x370>)
    3696:	9716      	str	r7, [sp, #88]	; 0x58
    3698:	189e      	adds	r6, r3, r2
    369a:	e01b      	b.n	36d4 <_dtoa_r+0x12c>
    369c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    369e:	9c19      	ldr	r4, [sp, #100]	; 0x64
    36a0:	191d      	adds	r5, r3, r4
    36a2:	4b9e      	ldr	r3, [pc, #632]	; (391c <_dtoa_r+0x374>)
    36a4:	429d      	cmp	r5, r3
    36a6:	db09      	blt.n	36bc <_dtoa_r+0x114>
    36a8:	499d      	ldr	r1, [pc, #628]	; (3920 <_dtoa_r+0x378>)
    36aa:	9a04      	ldr	r2, [sp, #16]
    36ac:	4b9d      	ldr	r3, [pc, #628]	; (3924 <_dtoa_r+0x37c>)
    36ae:	1868      	adds	r0, r5, r1
    36b0:	40c2      	lsrs	r2, r0
    36b2:	1b5b      	subs	r3, r3, r5
    36b4:	1c10      	adds	r0, r2, #0
    36b6:	409e      	lsls	r6, r3
    36b8:	4330      	orrs	r0, r6
    36ba:	e004      	b.n	36c6 <_dtoa_r+0x11e>
    36bc:	489a      	ldr	r0, [pc, #616]	; (3928 <_dtoa_r+0x380>)
    36be:	9b04      	ldr	r3, [sp, #16]
    36c0:	1b40      	subs	r0, r0, r5
    36c2:	4083      	lsls	r3, r0
    36c4:	1c18      	adds	r0, r3, #0
    36c6:	f003 fa25 	bl	6b14 <__aeabi_ui2d>
    36ca:	4c98      	ldr	r4, [pc, #608]	; (392c <_dtoa_r+0x384>)
    36cc:	1e6e      	subs	r6, r5, #1
    36ce:	2501      	movs	r5, #1
    36d0:	1909      	adds	r1, r1, r4
    36d2:	9516      	str	r5, [sp, #88]	; 0x58
    36d4:	4a82      	ldr	r2, [pc, #520]	; (38e0 <_dtoa_r+0x338>)
    36d6:	4b83      	ldr	r3, [pc, #524]	; (38e4 <_dtoa_r+0x33c>)
    36d8:	f002 fe76 	bl	63c8 <__aeabi_dsub>
    36dc:	4a82      	ldr	r2, [pc, #520]	; (38e8 <_dtoa_r+0x340>)
    36de:	4b83      	ldr	r3, [pc, #524]	; (38ec <_dtoa_r+0x344>)
    36e0:	f002 fbe2 	bl	5ea8 <__aeabi_dmul>
    36e4:	4a82      	ldr	r2, [pc, #520]	; (38f0 <_dtoa_r+0x348>)
    36e6:	4b83      	ldr	r3, [pc, #524]	; (38f4 <_dtoa_r+0x34c>)
    36e8:	f001 fc52 	bl	4f90 <__aeabi_dadd>
    36ec:	1c04      	adds	r4, r0, #0
    36ee:	1c30      	adds	r0, r6, #0
    36f0:	1c0d      	adds	r5, r1, #0
    36f2:	f003 f9d1 	bl	6a98 <__aeabi_i2d>
    36f6:	4a80      	ldr	r2, [pc, #512]	; (38f8 <_dtoa_r+0x350>)
    36f8:	4b80      	ldr	r3, [pc, #512]	; (38fc <_dtoa_r+0x354>)
    36fa:	f002 fbd5 	bl	5ea8 <__aeabi_dmul>
    36fe:	1c02      	adds	r2, r0, #0
    3700:	1c0b      	adds	r3, r1, #0
    3702:	1c20      	adds	r0, r4, #0
    3704:	1c29      	adds	r1, r5, #0
    3706:	f001 fc43 	bl	4f90 <__aeabi_dadd>
    370a:	1c04      	adds	r4, r0, #0
    370c:	1c0d      	adds	r5, r1, #0
    370e:	f003 f98f 	bl	6a30 <__aeabi_d2iz>
    3712:	4b72      	ldr	r3, [pc, #456]	; (38dc <_dtoa_r+0x334>)
    3714:	4a70      	ldr	r2, [pc, #448]	; (38d8 <_dtoa_r+0x330>)
    3716:	9006      	str	r0, [sp, #24]
    3718:	1c29      	adds	r1, r5, #0
    371a:	1c20      	adds	r0, r4, #0
    371c:	f001 fbee 	bl	4efc <__aeabi_dcmplt>
    3720:	2800      	cmp	r0, #0
    3722:	d00d      	beq.n	3740 <_dtoa_r+0x198>
    3724:	9806      	ldr	r0, [sp, #24]
    3726:	f003 f9b7 	bl	6a98 <__aeabi_i2d>
    372a:	1c0b      	adds	r3, r1, #0
    372c:	1c02      	adds	r2, r0, #0
    372e:	1c29      	adds	r1, r5, #0
    3730:	1c20      	adds	r0, r4, #0
    3732:	f001 fbdd 	bl	4ef0 <__aeabi_dcmpeq>
    3736:	9c06      	ldr	r4, [sp, #24]
    3738:	4243      	negs	r3, r0
    373a:	4143      	adcs	r3, r0
    373c:	1ae4      	subs	r4, r4, r3
    373e:	9406      	str	r4, [sp, #24]
    3740:	9c06      	ldr	r4, [sp, #24]
    3742:	2501      	movs	r5, #1
    3744:	9513      	str	r5, [sp, #76]	; 0x4c
    3746:	2c16      	cmp	r4, #22
    3748:	d810      	bhi.n	376c <_dtoa_r+0x1c4>
    374a:	4a79      	ldr	r2, [pc, #484]	; (3930 <_dtoa_r+0x388>)
    374c:	00e3      	lsls	r3, r4, #3
    374e:	18d3      	adds	r3, r2, r3
    3750:	6818      	ldr	r0, [r3, #0]
    3752:	6859      	ldr	r1, [r3, #4]
    3754:	9a04      	ldr	r2, [sp, #16]
    3756:	9b05      	ldr	r3, [sp, #20]
    3758:	f001 fbe4 	bl	4f24 <__aeabi_dcmpgt>
    375c:	2800      	cmp	r0, #0
    375e:	d004      	beq.n	376a <_dtoa_r+0x1c2>
    3760:	3c01      	subs	r4, #1
    3762:	2500      	movs	r5, #0
    3764:	9406      	str	r4, [sp, #24]
    3766:	9513      	str	r5, [sp, #76]	; 0x4c
    3768:	e000      	b.n	376c <_dtoa_r+0x1c4>
    376a:	9013      	str	r0, [sp, #76]	; 0x4c
    376c:	9818      	ldr	r0, [sp, #96]	; 0x60
    376e:	2400      	movs	r4, #0
    3770:	1b86      	subs	r6, r0, r6
    3772:	1c35      	adds	r5, r6, #0
    3774:	9402      	str	r4, [sp, #8]
    3776:	3d01      	subs	r5, #1
    3778:	9509      	str	r5, [sp, #36]	; 0x24
    377a:	d504      	bpl.n	3786 <_dtoa_r+0x1de>
    377c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    377e:	2500      	movs	r5, #0
    3780:	4264      	negs	r4, r4
    3782:	9402      	str	r4, [sp, #8]
    3784:	9509      	str	r5, [sp, #36]	; 0x24
    3786:	9c06      	ldr	r4, [sp, #24]
    3788:	2c00      	cmp	r4, #0
    378a:	db06      	blt.n	379a <_dtoa_r+0x1f2>
    378c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    378e:	9412      	str	r4, [sp, #72]	; 0x48
    3790:	192d      	adds	r5, r5, r4
    3792:	2400      	movs	r4, #0
    3794:	9509      	str	r5, [sp, #36]	; 0x24
    3796:	940d      	str	r4, [sp, #52]	; 0x34
    3798:	e007      	b.n	37aa <_dtoa_r+0x202>
    379a:	9c06      	ldr	r4, [sp, #24]
    379c:	9d02      	ldr	r5, [sp, #8]
    379e:	1b2d      	subs	r5, r5, r4
    37a0:	9502      	str	r5, [sp, #8]
    37a2:	4265      	negs	r5, r4
    37a4:	2400      	movs	r4, #0
    37a6:	950d      	str	r5, [sp, #52]	; 0x34
    37a8:	9412      	str	r4, [sp, #72]	; 0x48
    37aa:	9d20      	ldr	r5, [sp, #128]	; 0x80
    37ac:	2401      	movs	r4, #1
    37ae:	2d09      	cmp	r5, #9
    37b0:	d824      	bhi.n	37fc <_dtoa_r+0x254>
    37b2:	2d05      	cmp	r5, #5
    37b4:	dd02      	ble.n	37bc <_dtoa_r+0x214>
    37b6:	3d04      	subs	r5, #4
    37b8:	9520      	str	r5, [sp, #128]	; 0x80
    37ba:	2400      	movs	r4, #0
    37bc:	9820      	ldr	r0, [sp, #128]	; 0x80
    37be:	3802      	subs	r0, #2
    37c0:	2803      	cmp	r0, #3
    37c2:	d823      	bhi.n	380c <_dtoa_r+0x264>
    37c4:	f001 faca 	bl	4d5c <__gnu_thumb1_case_uqi>
    37c8:	04020e06 	.word	0x04020e06
    37cc:	2501      	movs	r5, #1
    37ce:	e002      	b.n	37d6 <_dtoa_r+0x22e>
    37d0:	2501      	movs	r5, #1
    37d2:	e008      	b.n	37e6 <_dtoa_r+0x23e>
    37d4:	2500      	movs	r5, #0
    37d6:	9510      	str	r5, [sp, #64]	; 0x40
    37d8:	9d21      	ldr	r5, [sp, #132]	; 0x84
    37da:	2d00      	cmp	r5, #0
    37dc:	dd1f      	ble.n	381e <_dtoa_r+0x276>
    37de:	950c      	str	r5, [sp, #48]	; 0x30
    37e0:	9508      	str	r5, [sp, #32]
    37e2:	e009      	b.n	37f8 <_dtoa_r+0x250>
    37e4:	2500      	movs	r5, #0
    37e6:	9510      	str	r5, [sp, #64]	; 0x40
    37e8:	9806      	ldr	r0, [sp, #24]
    37ea:	9d21      	ldr	r5, [sp, #132]	; 0x84
    37ec:	182d      	adds	r5, r5, r0
    37ee:	950c      	str	r5, [sp, #48]	; 0x30
    37f0:	3501      	adds	r5, #1
    37f2:	9508      	str	r5, [sp, #32]
    37f4:	2d00      	cmp	r5, #0
    37f6:	dd18      	ble.n	382a <_dtoa_r+0x282>
    37f8:	1c2b      	adds	r3, r5, #0
    37fa:	e017      	b.n	382c <_dtoa_r+0x284>
    37fc:	4263      	negs	r3, r4
    37fe:	2500      	movs	r5, #0
    3800:	930c      	str	r3, [sp, #48]	; 0x30
    3802:	9308      	str	r3, [sp, #32]
    3804:	9520      	str	r5, [sp, #128]	; 0x80
    3806:	9410      	str	r4, [sp, #64]	; 0x40
    3808:	2312      	movs	r3, #18
    380a:	e006      	b.n	381a <_dtoa_r+0x272>
    380c:	2501      	movs	r5, #1
    380e:	426b      	negs	r3, r5
    3810:	9510      	str	r5, [sp, #64]	; 0x40
    3812:	930c      	str	r3, [sp, #48]	; 0x30
    3814:	9308      	str	r3, [sp, #32]
    3816:	2500      	movs	r5, #0
    3818:	2312      	movs	r3, #18
    381a:	9521      	str	r5, [sp, #132]	; 0x84
    381c:	e006      	b.n	382c <_dtoa_r+0x284>
    381e:	2501      	movs	r5, #1
    3820:	950c      	str	r5, [sp, #48]	; 0x30
    3822:	9508      	str	r5, [sp, #32]
    3824:	1c2b      	adds	r3, r5, #0
    3826:	9521      	str	r5, [sp, #132]	; 0x84
    3828:	e000      	b.n	382c <_dtoa_r+0x284>
    382a:	2301      	movs	r3, #1
    382c:	9807      	ldr	r0, [sp, #28]
    382e:	2200      	movs	r2, #0
    3830:	6a45      	ldr	r5, [r0, #36]	; 0x24
    3832:	606a      	str	r2, [r5, #4]
    3834:	2204      	movs	r2, #4
    3836:	1c10      	adds	r0, r2, #0
    3838:	3014      	adds	r0, #20
    383a:	6869      	ldr	r1, [r5, #4]
    383c:	4298      	cmp	r0, r3
    383e:	d803      	bhi.n	3848 <_dtoa_r+0x2a0>
    3840:	3101      	adds	r1, #1
    3842:	6069      	str	r1, [r5, #4]
    3844:	0052      	lsls	r2, r2, #1
    3846:	e7f6      	b.n	3836 <_dtoa_r+0x28e>
    3848:	9807      	ldr	r0, [sp, #28]
    384a:	f000 fe11 	bl	4470 <_Balloc>
    384e:	6028      	str	r0, [r5, #0]
    3850:	9d07      	ldr	r5, [sp, #28]
    3852:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3854:	9d08      	ldr	r5, [sp, #32]
    3856:	681b      	ldr	r3, [r3, #0]
    3858:	930b      	str	r3, [sp, #44]	; 0x2c
    385a:	2d0e      	cmp	r5, #14
    385c:	d900      	bls.n	3860 <_dtoa_r+0x2b8>
    385e:	e187      	b.n	3b70 <_dtoa_r+0x5c8>
    3860:	2c00      	cmp	r4, #0
    3862:	d100      	bne.n	3866 <_dtoa_r+0x2be>
    3864:	e184      	b.n	3b70 <_dtoa_r+0x5c8>
    3866:	9c04      	ldr	r4, [sp, #16]
    3868:	9d05      	ldr	r5, [sp, #20]
    386a:	9414      	str	r4, [sp, #80]	; 0x50
    386c:	9515      	str	r5, [sp, #84]	; 0x54
    386e:	9d06      	ldr	r5, [sp, #24]
    3870:	2d00      	cmp	r5, #0
    3872:	dd61      	ble.n	3938 <_dtoa_r+0x390>
    3874:	1c2a      	adds	r2, r5, #0
    3876:	230f      	movs	r3, #15
    3878:	401a      	ands	r2, r3
    387a:	492d      	ldr	r1, [pc, #180]	; (3930 <_dtoa_r+0x388>)
    387c:	00d2      	lsls	r2, r2, #3
    387e:	188a      	adds	r2, r1, r2
    3880:	6814      	ldr	r4, [r2, #0]
    3882:	6855      	ldr	r5, [r2, #4]
    3884:	940e      	str	r4, [sp, #56]	; 0x38
    3886:	950f      	str	r5, [sp, #60]	; 0x3c
    3888:	9d06      	ldr	r5, [sp, #24]
    388a:	4c2a      	ldr	r4, [pc, #168]	; (3934 <_dtoa_r+0x38c>)
    388c:	112f      	asrs	r7, r5, #4
    388e:	2502      	movs	r5, #2
    3890:	06f8      	lsls	r0, r7, #27
    3892:	d517      	bpl.n	38c4 <_dtoa_r+0x31c>
    3894:	401f      	ands	r7, r3
    3896:	9814      	ldr	r0, [sp, #80]	; 0x50
    3898:	9915      	ldr	r1, [sp, #84]	; 0x54
    389a:	6a22      	ldr	r2, [r4, #32]
    389c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    389e:	f001 fe99 	bl	55d4 <__aeabi_ddiv>
    38a2:	2503      	movs	r5, #3
    38a4:	9004      	str	r0, [sp, #16]
    38a6:	9105      	str	r1, [sp, #20]
    38a8:	e00c      	b.n	38c4 <_dtoa_r+0x31c>
    38aa:	07f9      	lsls	r1, r7, #31
    38ac:	d508      	bpl.n	38c0 <_dtoa_r+0x318>
    38ae:	980e      	ldr	r0, [sp, #56]	; 0x38
    38b0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    38b2:	6822      	ldr	r2, [r4, #0]
    38b4:	6863      	ldr	r3, [r4, #4]
    38b6:	f002 faf7 	bl	5ea8 <__aeabi_dmul>
    38ba:	900e      	str	r0, [sp, #56]	; 0x38
    38bc:	910f      	str	r1, [sp, #60]	; 0x3c
    38be:	3501      	adds	r5, #1
    38c0:	107f      	asrs	r7, r7, #1
    38c2:	3408      	adds	r4, #8
    38c4:	2f00      	cmp	r7, #0
    38c6:	d1f0      	bne.n	38aa <_dtoa_r+0x302>
    38c8:	9804      	ldr	r0, [sp, #16]
    38ca:	9905      	ldr	r1, [sp, #20]
    38cc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    38ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    38d0:	f001 fe80 	bl	55d4 <__aeabi_ddiv>
    38d4:	e04e      	b.n	3974 <_dtoa_r+0x3cc>
    38d6:	46c0      	nop			; (mov r8, r8)
	...
    38e4:	3ff80000 	.word	0x3ff80000
    38e8:	636f4361 	.word	0x636f4361
    38ec:	3fd287a7 	.word	0x3fd287a7
    38f0:	8b60c8b3 	.word	0x8b60c8b3
    38f4:	3fc68a28 	.word	0x3fc68a28
    38f8:	509f79fb 	.word	0x509f79fb
    38fc:	3fd34413 	.word	0x3fd34413
    3900:	7ff00000 	.word	0x7ff00000
    3904:	0000270f 	.word	0x0000270f
    3908:	00008497 	.word	0x00008497
    390c:	0000848e 	.word	0x0000848e
    3910:	0000848d 	.word	0x0000848d
    3914:	3ff00000 	.word	0x3ff00000
    3918:	fffffc01 	.word	0xfffffc01
    391c:	fffffbef 	.word	0xfffffbef
    3920:	00000412 	.word	0x00000412
    3924:	fffffc0e 	.word	0xfffffc0e
    3928:	fffffbee 	.word	0xfffffbee
    392c:	fe100000 	.word	0xfe100000
    3930:	00008508 	.word	0x00008508
    3934:	000085d0 	.word	0x000085d0
    3938:	9c06      	ldr	r4, [sp, #24]
    393a:	2502      	movs	r5, #2
    393c:	4267      	negs	r7, r4
    393e:	2f00      	cmp	r7, #0
    3940:	d01a      	beq.n	3978 <_dtoa_r+0x3d0>
    3942:	230f      	movs	r3, #15
    3944:	403b      	ands	r3, r7
    3946:	4acc      	ldr	r2, [pc, #816]	; (3c78 <_dtoa_r+0x6d0>)
    3948:	00db      	lsls	r3, r3, #3
    394a:	18d3      	adds	r3, r2, r3
    394c:	9814      	ldr	r0, [sp, #80]	; 0x50
    394e:	9915      	ldr	r1, [sp, #84]	; 0x54
    3950:	681a      	ldr	r2, [r3, #0]
    3952:	685b      	ldr	r3, [r3, #4]
    3954:	f002 faa8 	bl	5ea8 <__aeabi_dmul>
    3958:	4ec8      	ldr	r6, [pc, #800]	; (3c7c <_dtoa_r+0x6d4>)
    395a:	113f      	asrs	r7, r7, #4
    395c:	2f00      	cmp	r7, #0
    395e:	d009      	beq.n	3974 <_dtoa_r+0x3cc>
    3960:	07fa      	lsls	r2, r7, #31
    3962:	d504      	bpl.n	396e <_dtoa_r+0x3c6>
    3964:	6832      	ldr	r2, [r6, #0]
    3966:	6873      	ldr	r3, [r6, #4]
    3968:	3501      	adds	r5, #1
    396a:	f002 fa9d 	bl	5ea8 <__aeabi_dmul>
    396e:	107f      	asrs	r7, r7, #1
    3970:	3608      	adds	r6, #8
    3972:	e7f3      	b.n	395c <_dtoa_r+0x3b4>
    3974:	9004      	str	r0, [sp, #16]
    3976:	9105      	str	r1, [sp, #20]
    3978:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    397a:	2c00      	cmp	r4, #0
    397c:	d01e      	beq.n	39bc <_dtoa_r+0x414>
    397e:	9e04      	ldr	r6, [sp, #16]
    3980:	9f05      	ldr	r7, [sp, #20]
    3982:	4bb4      	ldr	r3, [pc, #720]	; (3c54 <_dtoa_r+0x6ac>)
    3984:	4ab2      	ldr	r2, [pc, #712]	; (3c50 <_dtoa_r+0x6a8>)
    3986:	1c30      	adds	r0, r6, #0
    3988:	1c39      	adds	r1, r7, #0
    398a:	f001 fab7 	bl	4efc <__aeabi_dcmplt>
    398e:	2800      	cmp	r0, #0
    3990:	d014      	beq.n	39bc <_dtoa_r+0x414>
    3992:	9c08      	ldr	r4, [sp, #32]
    3994:	2c00      	cmp	r4, #0
    3996:	d011      	beq.n	39bc <_dtoa_r+0x414>
    3998:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    399a:	2c00      	cmp	r4, #0
    399c:	dc00      	bgt.n	39a0 <_dtoa_r+0x3f8>
    399e:	e0e3      	b.n	3b68 <_dtoa_r+0x5c0>
    39a0:	9c06      	ldr	r4, [sp, #24]
    39a2:	1c30      	adds	r0, r6, #0
    39a4:	3c01      	subs	r4, #1
    39a6:	1c39      	adds	r1, r7, #0
    39a8:	4aab      	ldr	r2, [pc, #684]	; (3c58 <_dtoa_r+0x6b0>)
    39aa:	4bac      	ldr	r3, [pc, #688]	; (3c5c <_dtoa_r+0x6b4>)
    39ac:	9411      	str	r4, [sp, #68]	; 0x44
    39ae:	f002 fa7b 	bl	5ea8 <__aeabi_dmul>
    39b2:	3501      	adds	r5, #1
    39b4:	9004      	str	r0, [sp, #16]
    39b6:	9105      	str	r1, [sp, #20]
    39b8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    39ba:	e002      	b.n	39c2 <_dtoa_r+0x41a>
    39bc:	9c06      	ldr	r4, [sp, #24]
    39be:	9411      	str	r4, [sp, #68]	; 0x44
    39c0:	9c08      	ldr	r4, [sp, #32]
    39c2:	1c28      	adds	r0, r5, #0
    39c4:	9e04      	ldr	r6, [sp, #16]
    39c6:	9f05      	ldr	r7, [sp, #20]
    39c8:	940e      	str	r4, [sp, #56]	; 0x38
    39ca:	f003 f865 	bl	6a98 <__aeabi_i2d>
    39ce:	1c32      	adds	r2, r6, #0
    39d0:	1c3b      	adds	r3, r7, #0
    39d2:	f002 fa69 	bl	5ea8 <__aeabi_dmul>
    39d6:	4aa2      	ldr	r2, [pc, #648]	; (3c60 <_dtoa_r+0x6b8>)
    39d8:	4ba2      	ldr	r3, [pc, #648]	; (3c64 <_dtoa_r+0x6bc>)
    39da:	f001 fad9 	bl	4f90 <__aeabi_dadd>
    39de:	1c04      	adds	r4, r0, #0
    39e0:	48a7      	ldr	r0, [pc, #668]	; (3c80 <_dtoa_r+0x6d8>)
    39e2:	1808      	adds	r0, r1, r0
    39e4:	990e      	ldr	r1, [sp, #56]	; 0x38
    39e6:	9004      	str	r0, [sp, #16]
    39e8:	1c05      	adds	r5, r0, #0
    39ea:	2900      	cmp	r1, #0
    39ec:	d11b      	bne.n	3a26 <_dtoa_r+0x47e>
    39ee:	4a9e      	ldr	r2, [pc, #632]	; (3c68 <_dtoa_r+0x6c0>)
    39f0:	4b9e      	ldr	r3, [pc, #632]	; (3c6c <_dtoa_r+0x6c4>)
    39f2:	1c30      	adds	r0, r6, #0
    39f4:	1c39      	adds	r1, r7, #0
    39f6:	f002 fce7 	bl	63c8 <__aeabi_dsub>
    39fa:	1c22      	adds	r2, r4, #0
    39fc:	9b04      	ldr	r3, [sp, #16]
    39fe:	1c06      	adds	r6, r0, #0
    3a00:	1c0f      	adds	r7, r1, #0
    3a02:	f001 fa8f 	bl	4f24 <__aeabi_dcmpgt>
    3a06:	2800      	cmp	r0, #0
    3a08:	d000      	beq.n	3a0c <_dtoa_r+0x464>
    3a0a:	e25c      	b.n	3ec6 <_dtoa_r+0x91e>
    3a0c:	1c22      	adds	r2, r4, #0
    3a0e:	2580      	movs	r5, #128	; 0x80
    3a10:	9c04      	ldr	r4, [sp, #16]
    3a12:	062d      	lsls	r5, r5, #24
    3a14:	1c30      	adds	r0, r6, #0
    3a16:	1c39      	adds	r1, r7, #0
    3a18:	1963      	adds	r3, r4, r5
    3a1a:	f001 fa6f 	bl	4efc <__aeabi_dcmplt>
    3a1e:	2800      	cmp	r0, #0
    3a20:	d000      	beq.n	3a24 <_dtoa_r+0x47c>
    3a22:	e247      	b.n	3eb4 <_dtoa_r+0x90c>
    3a24:	e0a0      	b.n	3b68 <_dtoa_r+0x5c0>
    3a26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3a28:	4b93      	ldr	r3, [pc, #588]	; (3c78 <_dtoa_r+0x6d0>)
    3a2a:	3a01      	subs	r2, #1
    3a2c:	9810      	ldr	r0, [sp, #64]	; 0x40
    3a2e:	00d2      	lsls	r2, r2, #3
    3a30:	189b      	adds	r3, r3, r2
    3a32:	2800      	cmp	r0, #0
    3a34:	d049      	beq.n	3aca <_dtoa_r+0x522>
    3a36:	681a      	ldr	r2, [r3, #0]
    3a38:	685b      	ldr	r3, [r3, #4]
    3a3a:	488d      	ldr	r0, [pc, #564]	; (3c70 <_dtoa_r+0x6c8>)
    3a3c:	498d      	ldr	r1, [pc, #564]	; (3c74 <_dtoa_r+0x6cc>)
    3a3e:	f001 fdc9 	bl	55d4 <__aeabi_ddiv>
    3a42:	1c2b      	adds	r3, r5, #0
    3a44:	1c22      	adds	r2, r4, #0
    3a46:	f002 fcbf 	bl	63c8 <__aeabi_dsub>
    3a4a:	9004      	str	r0, [sp, #16]
    3a4c:	9105      	str	r1, [sp, #20]
    3a4e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3a50:	1c39      	adds	r1, r7, #0
    3a52:	1c30      	adds	r0, r6, #0
    3a54:	f002 ffec 	bl	6a30 <__aeabi_d2iz>
    3a58:	1c04      	adds	r4, r0, #0
    3a5a:	f003 f81d 	bl	6a98 <__aeabi_i2d>
    3a5e:	1c02      	adds	r2, r0, #0
    3a60:	1c0b      	adds	r3, r1, #0
    3a62:	1c30      	adds	r0, r6, #0
    3a64:	1c39      	adds	r1, r7, #0
    3a66:	f002 fcaf 	bl	63c8 <__aeabi_dsub>
    3a6a:	3501      	adds	r5, #1
    3a6c:	1e6b      	subs	r3, r5, #1
    3a6e:	3430      	adds	r4, #48	; 0x30
    3a70:	701c      	strb	r4, [r3, #0]
    3a72:	9a04      	ldr	r2, [sp, #16]
    3a74:	9b05      	ldr	r3, [sp, #20]
    3a76:	1c06      	adds	r6, r0, #0
    3a78:	1c0f      	adds	r7, r1, #0
    3a7a:	f001 fa3f 	bl	4efc <__aeabi_dcmplt>
    3a7e:	2800      	cmp	r0, #0
    3a80:	d000      	beq.n	3a84 <_dtoa_r+0x4dc>
    3a82:	e353      	b.n	412c <_dtoa_r+0xb84>
    3a84:	1c32      	adds	r2, r6, #0
    3a86:	1c3b      	adds	r3, r7, #0
    3a88:	4972      	ldr	r1, [pc, #456]	; (3c54 <_dtoa_r+0x6ac>)
    3a8a:	4871      	ldr	r0, [pc, #452]	; (3c50 <_dtoa_r+0x6a8>)
    3a8c:	f002 fc9c 	bl	63c8 <__aeabi_dsub>
    3a90:	9a04      	ldr	r2, [sp, #16]
    3a92:	9b05      	ldr	r3, [sp, #20]
    3a94:	f001 fa32 	bl	4efc <__aeabi_dcmplt>
    3a98:	2800      	cmp	r0, #0
    3a9a:	d000      	beq.n	3a9e <_dtoa_r+0x4f6>
    3a9c:	e0cb      	b.n	3c36 <_dtoa_r+0x68e>
    3a9e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3aa0:	1b2b      	subs	r3, r5, r4
    3aa2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    3aa4:	42a3      	cmp	r3, r4
    3aa6:	da5f      	bge.n	3b68 <_dtoa_r+0x5c0>
    3aa8:	9804      	ldr	r0, [sp, #16]
    3aaa:	9905      	ldr	r1, [sp, #20]
    3aac:	4a6a      	ldr	r2, [pc, #424]	; (3c58 <_dtoa_r+0x6b0>)
    3aae:	4b6b      	ldr	r3, [pc, #428]	; (3c5c <_dtoa_r+0x6b4>)
    3ab0:	f002 f9fa 	bl	5ea8 <__aeabi_dmul>
    3ab4:	4a68      	ldr	r2, [pc, #416]	; (3c58 <_dtoa_r+0x6b0>)
    3ab6:	4b69      	ldr	r3, [pc, #420]	; (3c5c <_dtoa_r+0x6b4>)
    3ab8:	9004      	str	r0, [sp, #16]
    3aba:	9105      	str	r1, [sp, #20]
    3abc:	1c30      	adds	r0, r6, #0
    3abe:	1c39      	adds	r1, r7, #0
    3ac0:	f002 f9f2 	bl	5ea8 <__aeabi_dmul>
    3ac4:	1c06      	adds	r6, r0, #0
    3ac6:	1c0f      	adds	r7, r1, #0
    3ac8:	e7c2      	b.n	3a50 <_dtoa_r+0x4a8>
    3aca:	6818      	ldr	r0, [r3, #0]
    3acc:	6859      	ldr	r1, [r3, #4]
    3ace:	1c22      	adds	r2, r4, #0
    3ad0:	1c2b      	adds	r3, r5, #0
    3ad2:	f002 f9e9 	bl	5ea8 <__aeabi_dmul>
    3ad6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3ad8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3ada:	9004      	str	r0, [sp, #16]
    3adc:	9105      	str	r1, [sp, #20]
    3ade:	1965      	adds	r5, r4, r5
    3ae0:	9517      	str	r5, [sp, #92]	; 0x5c
    3ae2:	1c39      	adds	r1, r7, #0
    3ae4:	1c30      	adds	r0, r6, #0
    3ae6:	f002 ffa3 	bl	6a30 <__aeabi_d2iz>
    3aea:	1c05      	adds	r5, r0, #0
    3aec:	f002 ffd4 	bl	6a98 <__aeabi_i2d>
    3af0:	1c02      	adds	r2, r0, #0
    3af2:	1c0b      	adds	r3, r1, #0
    3af4:	1c30      	adds	r0, r6, #0
    3af6:	1c39      	adds	r1, r7, #0
    3af8:	f002 fc66 	bl	63c8 <__aeabi_dsub>
    3afc:	3530      	adds	r5, #48	; 0x30
    3afe:	7025      	strb	r5, [r4, #0]
    3b00:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    3b02:	3401      	adds	r4, #1
    3b04:	1c06      	adds	r6, r0, #0
    3b06:	1c0f      	adds	r7, r1, #0
    3b08:	42ac      	cmp	r4, r5
    3b0a:	d126      	bne.n	3b5a <_dtoa_r+0x5b2>
    3b0c:	980e      	ldr	r0, [sp, #56]	; 0x38
    3b0e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3b10:	4a57      	ldr	r2, [pc, #348]	; (3c70 <_dtoa_r+0x6c8>)
    3b12:	4b58      	ldr	r3, [pc, #352]	; (3c74 <_dtoa_r+0x6cc>)
    3b14:	1825      	adds	r5, r4, r0
    3b16:	9804      	ldr	r0, [sp, #16]
    3b18:	9905      	ldr	r1, [sp, #20]
    3b1a:	f001 fa39 	bl	4f90 <__aeabi_dadd>
    3b1e:	1c02      	adds	r2, r0, #0
    3b20:	1c0b      	adds	r3, r1, #0
    3b22:	1c30      	adds	r0, r6, #0
    3b24:	1c39      	adds	r1, r7, #0
    3b26:	f001 f9fd 	bl	4f24 <__aeabi_dcmpgt>
    3b2a:	2800      	cmp	r0, #0
    3b2c:	d000      	beq.n	3b30 <_dtoa_r+0x588>
    3b2e:	e082      	b.n	3c36 <_dtoa_r+0x68e>
    3b30:	9a04      	ldr	r2, [sp, #16]
    3b32:	9b05      	ldr	r3, [sp, #20]
    3b34:	484e      	ldr	r0, [pc, #312]	; (3c70 <_dtoa_r+0x6c8>)
    3b36:	494f      	ldr	r1, [pc, #316]	; (3c74 <_dtoa_r+0x6cc>)
    3b38:	f002 fc46 	bl	63c8 <__aeabi_dsub>
    3b3c:	1c02      	adds	r2, r0, #0
    3b3e:	1c0b      	adds	r3, r1, #0
    3b40:	1c30      	adds	r0, r6, #0
    3b42:	1c39      	adds	r1, r7, #0
    3b44:	f001 f9da 	bl	4efc <__aeabi_dcmplt>
    3b48:	2800      	cmp	r0, #0
    3b4a:	d00d      	beq.n	3b68 <_dtoa_r+0x5c0>
    3b4c:	1e6b      	subs	r3, r5, #1
    3b4e:	781a      	ldrb	r2, [r3, #0]
    3b50:	2a30      	cmp	r2, #48	; 0x30
    3b52:	d000      	beq.n	3b56 <_dtoa_r+0x5ae>
    3b54:	e2ea      	b.n	412c <_dtoa_r+0xb84>
    3b56:	1c1d      	adds	r5, r3, #0
    3b58:	e7f8      	b.n	3b4c <_dtoa_r+0x5a4>
    3b5a:	4a3f      	ldr	r2, [pc, #252]	; (3c58 <_dtoa_r+0x6b0>)
    3b5c:	4b3f      	ldr	r3, [pc, #252]	; (3c5c <_dtoa_r+0x6b4>)
    3b5e:	f002 f9a3 	bl	5ea8 <__aeabi_dmul>
    3b62:	1c06      	adds	r6, r0, #0
    3b64:	1c0f      	adds	r7, r1, #0
    3b66:	e7bc      	b.n	3ae2 <_dtoa_r+0x53a>
    3b68:	9c14      	ldr	r4, [sp, #80]	; 0x50
    3b6a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    3b6c:	9404      	str	r4, [sp, #16]
    3b6e:	9505      	str	r5, [sp, #20]
    3b70:	9b19      	ldr	r3, [sp, #100]	; 0x64
    3b72:	2b00      	cmp	r3, #0
    3b74:	da00      	bge.n	3b78 <_dtoa_r+0x5d0>
    3b76:	e09f      	b.n	3cb8 <_dtoa_r+0x710>
    3b78:	9d06      	ldr	r5, [sp, #24]
    3b7a:	2d0e      	cmp	r5, #14
    3b7c:	dd00      	ble.n	3b80 <_dtoa_r+0x5d8>
    3b7e:	e09b      	b.n	3cb8 <_dtoa_r+0x710>
    3b80:	4a3d      	ldr	r2, [pc, #244]	; (3c78 <_dtoa_r+0x6d0>)
    3b82:	00eb      	lsls	r3, r5, #3
    3b84:	18d3      	adds	r3, r2, r3
    3b86:	681c      	ldr	r4, [r3, #0]
    3b88:	685d      	ldr	r5, [r3, #4]
    3b8a:	9402      	str	r4, [sp, #8]
    3b8c:	9503      	str	r5, [sp, #12]
    3b8e:	9d21      	ldr	r5, [sp, #132]	; 0x84
    3b90:	2d00      	cmp	r5, #0
    3b92:	da14      	bge.n	3bbe <_dtoa_r+0x616>
    3b94:	9c08      	ldr	r4, [sp, #32]
    3b96:	2c00      	cmp	r4, #0
    3b98:	dc11      	bgt.n	3bbe <_dtoa_r+0x616>
    3b9a:	d000      	beq.n	3b9e <_dtoa_r+0x5f6>
    3b9c:	e18c      	b.n	3eb8 <_dtoa_r+0x910>
    3b9e:	4a32      	ldr	r2, [pc, #200]	; (3c68 <_dtoa_r+0x6c0>)
    3ba0:	4b32      	ldr	r3, [pc, #200]	; (3c6c <_dtoa_r+0x6c4>)
    3ba2:	9802      	ldr	r0, [sp, #8]
    3ba4:	9903      	ldr	r1, [sp, #12]
    3ba6:	f002 f97f 	bl	5ea8 <__aeabi_dmul>
    3baa:	9a04      	ldr	r2, [sp, #16]
    3bac:	9b05      	ldr	r3, [sp, #20]
    3bae:	f001 f9c3 	bl	4f38 <__aeabi_dcmpge>
    3bb2:	9f08      	ldr	r7, [sp, #32]
    3bb4:	1c3e      	adds	r6, r7, #0
    3bb6:	2800      	cmp	r0, #0
    3bb8:	d000      	beq.n	3bbc <_dtoa_r+0x614>
    3bba:	e17f      	b.n	3ebc <_dtoa_r+0x914>
    3bbc:	e187      	b.n	3ece <_dtoa_r+0x926>
    3bbe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3bc0:	9e04      	ldr	r6, [sp, #16]
    3bc2:	9f05      	ldr	r7, [sp, #20]
    3bc4:	9a02      	ldr	r2, [sp, #8]
    3bc6:	9b03      	ldr	r3, [sp, #12]
    3bc8:	1c30      	adds	r0, r6, #0
    3bca:	1c39      	adds	r1, r7, #0
    3bcc:	f001 fd02 	bl	55d4 <__aeabi_ddiv>
    3bd0:	f002 ff2e 	bl	6a30 <__aeabi_d2iz>
    3bd4:	1c04      	adds	r4, r0, #0
    3bd6:	f002 ff5f 	bl	6a98 <__aeabi_i2d>
    3bda:	9a02      	ldr	r2, [sp, #8]
    3bdc:	9b03      	ldr	r3, [sp, #12]
    3bde:	f002 f963 	bl	5ea8 <__aeabi_dmul>
    3be2:	1c02      	adds	r2, r0, #0
    3be4:	1c0b      	adds	r3, r1, #0
    3be6:	1c30      	adds	r0, r6, #0
    3be8:	1c39      	adds	r1, r7, #0
    3bea:	f002 fbed 	bl	63c8 <__aeabi_dsub>
    3bee:	3501      	adds	r5, #1
    3bf0:	1c02      	adds	r2, r0, #0
    3bf2:	1c20      	adds	r0, r4, #0
    3bf4:	3030      	adds	r0, #48	; 0x30
    3bf6:	1c0b      	adds	r3, r1, #0
    3bf8:	1e69      	subs	r1, r5, #1
    3bfa:	7008      	strb	r0, [r1, #0]
    3bfc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3bfe:	1a29      	subs	r1, r5, r0
    3c00:	9808      	ldr	r0, [sp, #32]
    3c02:	4281      	cmp	r1, r0
    3c04:	d148      	bne.n	3c98 <_dtoa_r+0x6f0>
    3c06:	1c10      	adds	r0, r2, #0
    3c08:	1c19      	adds	r1, r3, #0
    3c0a:	f001 f9c1 	bl	4f90 <__aeabi_dadd>
    3c0e:	9a02      	ldr	r2, [sp, #8]
    3c10:	9b03      	ldr	r3, [sp, #12]
    3c12:	1c06      	adds	r6, r0, #0
    3c14:	1c0f      	adds	r7, r1, #0
    3c16:	f001 f985 	bl	4f24 <__aeabi_dcmpgt>
    3c1a:	2800      	cmp	r0, #0
    3c1c:	d10d      	bne.n	3c3a <_dtoa_r+0x692>
    3c1e:	1c30      	adds	r0, r6, #0
    3c20:	1c39      	adds	r1, r7, #0
    3c22:	9a02      	ldr	r2, [sp, #8]
    3c24:	9b03      	ldr	r3, [sp, #12]
    3c26:	f001 f963 	bl	4ef0 <__aeabi_dcmpeq>
    3c2a:	2800      	cmp	r0, #0
    3c2c:	d100      	bne.n	3c30 <_dtoa_r+0x688>
    3c2e:	e27f      	b.n	4130 <_dtoa_r+0xb88>
    3c30:	07e1      	lsls	r1, r4, #31
    3c32:	d402      	bmi.n	3c3a <_dtoa_r+0x692>
    3c34:	e27c      	b.n	4130 <_dtoa_r+0xb88>
    3c36:	9c11      	ldr	r4, [sp, #68]	; 0x44
    3c38:	9406      	str	r4, [sp, #24]
    3c3a:	1e6b      	subs	r3, r5, #1
    3c3c:	781a      	ldrb	r2, [r3, #0]
    3c3e:	2a39      	cmp	r2, #57	; 0x39
    3c40:	d126      	bne.n	3c90 <_dtoa_r+0x6e8>
    3c42:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3c44:	42a3      	cmp	r3, r4
    3c46:	d01d      	beq.n	3c84 <_dtoa_r+0x6dc>
    3c48:	1c1d      	adds	r5, r3, #0
    3c4a:	e7f6      	b.n	3c3a <_dtoa_r+0x692>
    3c4c:	46c0      	nop			; (mov r8, r8)
    3c4e:	46c0      	nop			; (mov r8, r8)
    3c50:	00000000 	.word	0x00000000
    3c54:	3ff00000 	.word	0x3ff00000
    3c58:	00000000 	.word	0x00000000
    3c5c:	40240000 	.word	0x40240000
    3c60:	00000000 	.word	0x00000000
    3c64:	401c0000 	.word	0x401c0000
    3c68:	00000000 	.word	0x00000000
    3c6c:	40140000 	.word	0x40140000
    3c70:	00000000 	.word	0x00000000
    3c74:	3fe00000 	.word	0x3fe00000
    3c78:	00008508 	.word	0x00008508
    3c7c:	000085d0 	.word	0x000085d0
    3c80:	fcc00000 	.word	0xfcc00000
    3c84:	9c06      	ldr	r4, [sp, #24]
    3c86:	2230      	movs	r2, #48	; 0x30
    3c88:	3401      	adds	r4, #1
    3c8a:	9406      	str	r4, [sp, #24]
    3c8c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3c8e:	7022      	strb	r2, [r4, #0]
    3c90:	781a      	ldrb	r2, [r3, #0]
    3c92:	3201      	adds	r2, #1
    3c94:	701a      	strb	r2, [r3, #0]
    3c96:	e24b      	b.n	4130 <_dtoa_r+0xb88>
    3c98:	1c10      	adds	r0, r2, #0
    3c9a:	1c19      	adds	r1, r3, #0
    3c9c:	4bc9      	ldr	r3, [pc, #804]	; (3fc4 <_dtoa_r+0xa1c>)
    3c9e:	4ac8      	ldr	r2, [pc, #800]	; (3fc0 <_dtoa_r+0xa18>)
    3ca0:	f002 f902 	bl	5ea8 <__aeabi_dmul>
    3ca4:	4ac8      	ldr	r2, [pc, #800]	; (3fc8 <_dtoa_r+0xa20>)
    3ca6:	4bc9      	ldr	r3, [pc, #804]	; (3fcc <_dtoa_r+0xa24>)
    3ca8:	1c06      	adds	r6, r0, #0
    3caa:	1c0f      	adds	r7, r1, #0
    3cac:	f001 f920 	bl	4ef0 <__aeabi_dcmpeq>
    3cb0:	2800      	cmp	r0, #0
    3cb2:	d100      	bne.n	3cb6 <_dtoa_r+0x70e>
    3cb4:	e786      	b.n	3bc4 <_dtoa_r+0x61c>
    3cb6:	e23b      	b.n	4130 <_dtoa_r+0xb88>
    3cb8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3cba:	2d00      	cmp	r5, #0
    3cbc:	d031      	beq.n	3d22 <_dtoa_r+0x77a>
    3cbe:	9c20      	ldr	r4, [sp, #128]	; 0x80
    3cc0:	2c01      	cmp	r4, #1
    3cc2:	dc0b      	bgt.n	3cdc <_dtoa_r+0x734>
    3cc4:	9d16      	ldr	r5, [sp, #88]	; 0x58
    3cc6:	2d00      	cmp	r5, #0
    3cc8:	d002      	beq.n	3cd0 <_dtoa_r+0x728>
    3cca:	48c1      	ldr	r0, [pc, #772]	; (3fd0 <_dtoa_r+0xa28>)
    3ccc:	181b      	adds	r3, r3, r0
    3cce:	e002      	b.n	3cd6 <_dtoa_r+0x72e>
    3cd0:	9918      	ldr	r1, [sp, #96]	; 0x60
    3cd2:	2336      	movs	r3, #54	; 0x36
    3cd4:	1a5b      	subs	r3, r3, r1
    3cd6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3cd8:	9c02      	ldr	r4, [sp, #8]
    3cda:	e016      	b.n	3d0a <_dtoa_r+0x762>
    3cdc:	9d08      	ldr	r5, [sp, #32]
    3cde:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3ce0:	3d01      	subs	r5, #1
    3ce2:	42ac      	cmp	r4, r5
    3ce4:	db01      	blt.n	3cea <_dtoa_r+0x742>
    3ce6:	1b65      	subs	r5, r4, r5
    3ce8:	e006      	b.n	3cf8 <_dtoa_r+0x750>
    3cea:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3cec:	950d      	str	r5, [sp, #52]	; 0x34
    3cee:	1b2b      	subs	r3, r5, r4
    3cf0:	9c12      	ldr	r4, [sp, #72]	; 0x48
    3cf2:	2500      	movs	r5, #0
    3cf4:	18e4      	adds	r4, r4, r3
    3cf6:	9412      	str	r4, [sp, #72]	; 0x48
    3cf8:	9c08      	ldr	r4, [sp, #32]
    3cfa:	2c00      	cmp	r4, #0
    3cfc:	da03      	bge.n	3d06 <_dtoa_r+0x75e>
    3cfe:	9802      	ldr	r0, [sp, #8]
    3d00:	2300      	movs	r3, #0
    3d02:	1b04      	subs	r4, r0, r4
    3d04:	e001      	b.n	3d0a <_dtoa_r+0x762>
    3d06:	9c02      	ldr	r4, [sp, #8]
    3d08:	9b08      	ldr	r3, [sp, #32]
    3d0a:	9902      	ldr	r1, [sp, #8]
    3d0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3d0e:	18c9      	adds	r1, r1, r3
    3d10:	9102      	str	r1, [sp, #8]
    3d12:	18d2      	adds	r2, r2, r3
    3d14:	9807      	ldr	r0, [sp, #28]
    3d16:	2101      	movs	r1, #1
    3d18:	9209      	str	r2, [sp, #36]	; 0x24
    3d1a:	f000 fc81 	bl	4620 <__i2b>
    3d1e:	1c06      	adds	r6, r0, #0
    3d20:	e002      	b.n	3d28 <_dtoa_r+0x780>
    3d22:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3d24:	9c02      	ldr	r4, [sp, #8]
    3d26:	9e10      	ldr	r6, [sp, #64]	; 0x40
    3d28:	2c00      	cmp	r4, #0
    3d2a:	d00c      	beq.n	3d46 <_dtoa_r+0x79e>
    3d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3d2e:	2b00      	cmp	r3, #0
    3d30:	dd09      	ble.n	3d46 <_dtoa_r+0x79e>
    3d32:	42a3      	cmp	r3, r4
    3d34:	dd00      	ble.n	3d38 <_dtoa_r+0x790>
    3d36:	1c23      	adds	r3, r4, #0
    3d38:	9802      	ldr	r0, [sp, #8]
    3d3a:	9909      	ldr	r1, [sp, #36]	; 0x24
    3d3c:	1ac0      	subs	r0, r0, r3
    3d3e:	1ac9      	subs	r1, r1, r3
    3d40:	9002      	str	r0, [sp, #8]
    3d42:	1ae4      	subs	r4, r4, r3
    3d44:	9109      	str	r1, [sp, #36]	; 0x24
    3d46:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3d48:	2a00      	cmp	r2, #0
    3d4a:	dd21      	ble.n	3d90 <_dtoa_r+0x7e8>
    3d4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3d4e:	2b00      	cmp	r3, #0
    3d50:	d018      	beq.n	3d84 <_dtoa_r+0x7dc>
    3d52:	2d00      	cmp	r5, #0
    3d54:	dd10      	ble.n	3d78 <_dtoa_r+0x7d0>
    3d56:	1c31      	adds	r1, r6, #0
    3d58:	1c2a      	adds	r2, r5, #0
    3d5a:	9807      	ldr	r0, [sp, #28]
    3d5c:	f000 fcf8 	bl	4750 <__pow5mult>
    3d60:	1c06      	adds	r6, r0, #0
    3d62:	1c31      	adds	r1, r6, #0
    3d64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3d66:	9807      	ldr	r0, [sp, #28]
    3d68:	f000 fc63 	bl	4632 <__multiply>
    3d6c:	990a      	ldr	r1, [sp, #40]	; 0x28
    3d6e:	1c07      	adds	r7, r0, #0
    3d70:	9807      	ldr	r0, [sp, #28]
    3d72:	f000 fbb5 	bl	44e0 <_Bfree>
    3d76:	970a      	str	r7, [sp, #40]	; 0x28
    3d78:	980d      	ldr	r0, [sp, #52]	; 0x34
    3d7a:	1b42      	subs	r2, r0, r5
    3d7c:	d008      	beq.n	3d90 <_dtoa_r+0x7e8>
    3d7e:	9807      	ldr	r0, [sp, #28]
    3d80:	990a      	ldr	r1, [sp, #40]	; 0x28
    3d82:	e002      	b.n	3d8a <_dtoa_r+0x7e2>
    3d84:	9807      	ldr	r0, [sp, #28]
    3d86:	990a      	ldr	r1, [sp, #40]	; 0x28
    3d88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3d8a:	f000 fce1 	bl	4750 <__pow5mult>
    3d8e:	900a      	str	r0, [sp, #40]	; 0x28
    3d90:	9807      	ldr	r0, [sp, #28]
    3d92:	2101      	movs	r1, #1
    3d94:	f000 fc44 	bl	4620 <__i2b>
    3d98:	9d12      	ldr	r5, [sp, #72]	; 0x48
    3d9a:	1c07      	adds	r7, r0, #0
    3d9c:	2d00      	cmp	r5, #0
    3d9e:	dd05      	ble.n	3dac <_dtoa_r+0x804>
    3da0:	1c39      	adds	r1, r7, #0
    3da2:	9807      	ldr	r0, [sp, #28]
    3da4:	1c2a      	adds	r2, r5, #0
    3da6:	f000 fcd3 	bl	4750 <__pow5mult>
    3daa:	1c07      	adds	r7, r0, #0
    3dac:	9820      	ldr	r0, [sp, #128]	; 0x80
    3dae:	2500      	movs	r5, #0
    3db0:	2801      	cmp	r0, #1
    3db2:	dc10      	bgt.n	3dd6 <_dtoa_r+0x82e>
    3db4:	9904      	ldr	r1, [sp, #16]
    3db6:	42a9      	cmp	r1, r5
    3db8:	d10d      	bne.n	3dd6 <_dtoa_r+0x82e>
    3dba:	9a05      	ldr	r2, [sp, #20]
    3dbc:	0313      	lsls	r3, r2, #12
    3dbe:	42ab      	cmp	r3, r5
    3dc0:	d109      	bne.n	3dd6 <_dtoa_r+0x82e>
    3dc2:	4b84      	ldr	r3, [pc, #528]	; (3fd4 <_dtoa_r+0xa2c>)
    3dc4:	4213      	tst	r3, r2
    3dc6:	d006      	beq.n	3dd6 <_dtoa_r+0x82e>
    3dc8:	9d02      	ldr	r5, [sp, #8]
    3dca:	3501      	adds	r5, #1
    3dcc:	9502      	str	r5, [sp, #8]
    3dce:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3dd0:	3501      	adds	r5, #1
    3dd2:	9509      	str	r5, [sp, #36]	; 0x24
    3dd4:	2501      	movs	r5, #1
    3dd6:	9912      	ldr	r1, [sp, #72]	; 0x48
    3dd8:	2001      	movs	r0, #1
    3dda:	2900      	cmp	r1, #0
    3ddc:	d008      	beq.n	3df0 <_dtoa_r+0x848>
    3dde:	693b      	ldr	r3, [r7, #16]
    3de0:	3303      	adds	r3, #3
    3de2:	009b      	lsls	r3, r3, #2
    3de4:	18fb      	adds	r3, r7, r3
    3de6:	6858      	ldr	r0, [r3, #4]
    3de8:	f000 fbd1 	bl	458e <__hi0bits>
    3dec:	2320      	movs	r3, #32
    3dee:	1a18      	subs	r0, r3, r0
    3df0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3df2:	231f      	movs	r3, #31
    3df4:	1880      	adds	r0, r0, r2
    3df6:	4018      	ands	r0, r3
    3df8:	d00d      	beq.n	3e16 <_dtoa_r+0x86e>
    3dfa:	2320      	movs	r3, #32
    3dfc:	1a1b      	subs	r3, r3, r0
    3dfe:	2b04      	cmp	r3, #4
    3e00:	dd06      	ble.n	3e10 <_dtoa_r+0x868>
    3e02:	231c      	movs	r3, #28
    3e04:	1a18      	subs	r0, r3, r0
    3e06:	9b02      	ldr	r3, [sp, #8]
    3e08:	1824      	adds	r4, r4, r0
    3e0a:	181b      	adds	r3, r3, r0
    3e0c:	9302      	str	r3, [sp, #8]
    3e0e:	e008      	b.n	3e22 <_dtoa_r+0x87a>
    3e10:	2b04      	cmp	r3, #4
    3e12:	d008      	beq.n	3e26 <_dtoa_r+0x87e>
    3e14:	1c18      	adds	r0, r3, #0
    3e16:	9902      	ldr	r1, [sp, #8]
    3e18:	301c      	adds	r0, #28
    3e1a:	1809      	adds	r1, r1, r0
    3e1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3e1e:	9102      	str	r1, [sp, #8]
    3e20:	1824      	adds	r4, r4, r0
    3e22:	1812      	adds	r2, r2, r0
    3e24:	9209      	str	r2, [sp, #36]	; 0x24
    3e26:	9b02      	ldr	r3, [sp, #8]
    3e28:	2b00      	cmp	r3, #0
    3e2a:	dd05      	ble.n	3e38 <_dtoa_r+0x890>
    3e2c:	9807      	ldr	r0, [sp, #28]
    3e2e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e30:	1c1a      	adds	r2, r3, #0
    3e32:	f000 fcdf 	bl	47f4 <__lshift>
    3e36:	900a      	str	r0, [sp, #40]	; 0x28
    3e38:	9809      	ldr	r0, [sp, #36]	; 0x24
    3e3a:	2800      	cmp	r0, #0
    3e3c:	dd05      	ble.n	3e4a <_dtoa_r+0x8a2>
    3e3e:	1c39      	adds	r1, r7, #0
    3e40:	9807      	ldr	r0, [sp, #28]
    3e42:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3e44:	f000 fcd6 	bl	47f4 <__lshift>
    3e48:	1c07      	adds	r7, r0, #0
    3e4a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3e4c:	2900      	cmp	r1, #0
    3e4e:	d01b      	beq.n	3e88 <_dtoa_r+0x8e0>
    3e50:	980a      	ldr	r0, [sp, #40]	; 0x28
    3e52:	1c39      	adds	r1, r7, #0
    3e54:	f000 fd20 	bl	4898 <__mcmp>
    3e58:	2800      	cmp	r0, #0
    3e5a:	da15      	bge.n	3e88 <_dtoa_r+0x8e0>
    3e5c:	9a06      	ldr	r2, [sp, #24]
    3e5e:	2300      	movs	r3, #0
    3e60:	3a01      	subs	r2, #1
    3e62:	9206      	str	r2, [sp, #24]
    3e64:	9807      	ldr	r0, [sp, #28]
    3e66:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e68:	220a      	movs	r2, #10
    3e6a:	f000 fb52 	bl	4512 <__multadd>
    3e6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3e70:	900a      	str	r0, [sp, #40]	; 0x28
    3e72:	9810      	ldr	r0, [sp, #64]	; 0x40
    3e74:	9308      	str	r3, [sp, #32]
    3e76:	2800      	cmp	r0, #0
    3e78:	d006      	beq.n	3e88 <_dtoa_r+0x8e0>
    3e7a:	1c31      	adds	r1, r6, #0
    3e7c:	9807      	ldr	r0, [sp, #28]
    3e7e:	220a      	movs	r2, #10
    3e80:	2300      	movs	r3, #0
    3e82:	f000 fb46 	bl	4512 <__multadd>
    3e86:	1c06      	adds	r6, r0, #0
    3e88:	9908      	ldr	r1, [sp, #32]
    3e8a:	2900      	cmp	r1, #0
    3e8c:	dc2a      	bgt.n	3ee4 <_dtoa_r+0x93c>
    3e8e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    3e90:	2a02      	cmp	r2, #2
    3e92:	dd27      	ble.n	3ee4 <_dtoa_r+0x93c>
    3e94:	2900      	cmp	r1, #0
    3e96:	d111      	bne.n	3ebc <_dtoa_r+0x914>
    3e98:	1c39      	adds	r1, r7, #0
    3e9a:	9807      	ldr	r0, [sp, #28]
    3e9c:	2205      	movs	r2, #5
    3e9e:	9b08      	ldr	r3, [sp, #32]
    3ea0:	f000 fb37 	bl	4512 <__multadd>
    3ea4:	1c07      	adds	r7, r0, #0
    3ea6:	1c39      	adds	r1, r7, #0
    3ea8:	980a      	ldr	r0, [sp, #40]	; 0x28
    3eaa:	f000 fcf5 	bl	4898 <__mcmp>
    3eae:	2800      	cmp	r0, #0
    3eb0:	dc0d      	bgt.n	3ece <_dtoa_r+0x926>
    3eb2:	e003      	b.n	3ebc <_dtoa_r+0x914>
    3eb4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    3eb6:	e000      	b.n	3eba <_dtoa_r+0x912>
    3eb8:	2700      	movs	r7, #0
    3eba:	1c3e      	adds	r6, r7, #0
    3ebc:	9c21      	ldr	r4, [sp, #132]	; 0x84
    3ebe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3ec0:	43e4      	mvns	r4, r4
    3ec2:	9406      	str	r4, [sp, #24]
    3ec4:	e00b      	b.n	3ede <_dtoa_r+0x936>
    3ec6:	9d11      	ldr	r5, [sp, #68]	; 0x44
    3ec8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    3eca:	9506      	str	r5, [sp, #24]
    3ecc:	1c3e      	adds	r6, r7, #0
    3ece:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3ed0:	2331      	movs	r3, #49	; 0x31
    3ed2:	7023      	strb	r3, [r4, #0]
    3ed4:	9c06      	ldr	r4, [sp, #24]
    3ed6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3ed8:	3401      	adds	r4, #1
    3eda:	3501      	adds	r5, #1
    3edc:	9406      	str	r4, [sp, #24]
    3ede:	9602      	str	r6, [sp, #8]
    3ee0:	2600      	movs	r6, #0
    3ee2:	e10f      	b.n	4104 <_dtoa_r+0xb5c>
    3ee4:	9810      	ldr	r0, [sp, #64]	; 0x40
    3ee6:	2800      	cmp	r0, #0
    3ee8:	d100      	bne.n	3eec <_dtoa_r+0x944>
    3eea:	e0c5      	b.n	4078 <_dtoa_r+0xad0>
    3eec:	2c00      	cmp	r4, #0
    3eee:	dd05      	ble.n	3efc <_dtoa_r+0x954>
    3ef0:	1c31      	adds	r1, r6, #0
    3ef2:	9807      	ldr	r0, [sp, #28]
    3ef4:	1c22      	adds	r2, r4, #0
    3ef6:	f000 fc7d 	bl	47f4 <__lshift>
    3efa:	1c06      	adds	r6, r0, #0
    3efc:	9602      	str	r6, [sp, #8]
    3efe:	2d00      	cmp	r5, #0
    3f00:	d012      	beq.n	3f28 <_dtoa_r+0x980>
    3f02:	6871      	ldr	r1, [r6, #4]
    3f04:	9807      	ldr	r0, [sp, #28]
    3f06:	f000 fab3 	bl	4470 <_Balloc>
    3f0a:	6932      	ldr	r2, [r6, #16]
    3f0c:	1c31      	adds	r1, r6, #0
    3f0e:	3202      	adds	r2, #2
    3f10:	1c04      	adds	r4, r0, #0
    3f12:	0092      	lsls	r2, r2, #2
    3f14:	310c      	adds	r1, #12
    3f16:	300c      	adds	r0, #12
    3f18:	f7fe fed8 	bl	2ccc <memcpy>
    3f1c:	9807      	ldr	r0, [sp, #28]
    3f1e:	1c21      	adds	r1, r4, #0
    3f20:	2201      	movs	r2, #1
    3f22:	f000 fc67 	bl	47f4 <__lshift>
    3f26:	9002      	str	r0, [sp, #8]
    3f28:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3f2a:	9d08      	ldr	r5, [sp, #32]
    3f2c:	1c23      	adds	r3, r4, #0
    3f2e:	3b01      	subs	r3, #1
    3f30:	195b      	adds	r3, r3, r5
    3f32:	9409      	str	r4, [sp, #36]	; 0x24
    3f34:	9310      	str	r3, [sp, #64]	; 0x40
    3f36:	1c39      	adds	r1, r7, #0
    3f38:	980a      	ldr	r0, [sp, #40]	; 0x28
    3f3a:	f7ff faa9 	bl	3490 <quorem>
    3f3e:	1c31      	adds	r1, r6, #0
    3f40:	900d      	str	r0, [sp, #52]	; 0x34
    3f42:	1c04      	adds	r4, r0, #0
    3f44:	980a      	ldr	r0, [sp, #40]	; 0x28
    3f46:	f000 fca7 	bl	4898 <__mcmp>
    3f4a:	1c39      	adds	r1, r7, #0
    3f4c:	900c      	str	r0, [sp, #48]	; 0x30
    3f4e:	9a02      	ldr	r2, [sp, #8]
    3f50:	9807      	ldr	r0, [sp, #28]
    3f52:	f000 fcbc 	bl	48ce <__mdiff>
    3f56:	1c05      	adds	r5, r0, #0
    3f58:	68c0      	ldr	r0, [r0, #12]
    3f5a:	3430      	adds	r4, #48	; 0x30
    3f5c:	2800      	cmp	r0, #0
    3f5e:	d105      	bne.n	3f6c <_dtoa_r+0x9c4>
    3f60:	980a      	ldr	r0, [sp, #40]	; 0x28
    3f62:	1c29      	adds	r1, r5, #0
    3f64:	f000 fc98 	bl	4898 <__mcmp>
    3f68:	9008      	str	r0, [sp, #32]
    3f6a:	e001      	b.n	3f70 <_dtoa_r+0x9c8>
    3f6c:	2101      	movs	r1, #1
    3f6e:	9108      	str	r1, [sp, #32]
    3f70:	1c29      	adds	r1, r5, #0
    3f72:	9807      	ldr	r0, [sp, #28]
    3f74:	f000 fab4 	bl	44e0 <_Bfree>
    3f78:	9b08      	ldr	r3, [sp, #32]
    3f7a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    3f7c:	432b      	orrs	r3, r5
    3f7e:	d10d      	bne.n	3f9c <_dtoa_r+0x9f4>
    3f80:	9804      	ldr	r0, [sp, #16]
    3f82:	2301      	movs	r3, #1
    3f84:	4203      	tst	r3, r0
    3f86:	d109      	bne.n	3f9c <_dtoa_r+0x9f4>
    3f88:	2c39      	cmp	r4, #57	; 0x39
    3f8a:	d044      	beq.n	4016 <_dtoa_r+0xa6e>
    3f8c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3f8e:	2d00      	cmp	r5, #0
    3f90:	dd01      	ble.n	3f96 <_dtoa_r+0x9ee>
    3f92:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3f94:	3431      	adds	r4, #49	; 0x31
    3f96:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3f98:	3501      	adds	r5, #1
    3f9a:	e044      	b.n	4026 <_dtoa_r+0xa7e>
    3f9c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    3f9e:	2d00      	cmp	r5, #0
    3fa0:	da03      	bge.n	3faa <_dtoa_r+0xa02>
    3fa2:	9d08      	ldr	r5, [sp, #32]
    3fa4:	2d00      	cmp	r5, #0
    3fa6:	dc17      	bgt.n	3fd8 <_dtoa_r+0xa30>
    3fa8:	e028      	b.n	3ffc <_dtoa_r+0xa54>
    3faa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3fac:	9d20      	ldr	r5, [sp, #128]	; 0x80
    3fae:	432b      	orrs	r3, r5
    3fb0:	d129      	bne.n	4006 <_dtoa_r+0xa5e>
    3fb2:	9804      	ldr	r0, [sp, #16]
    3fb4:	2301      	movs	r3, #1
    3fb6:	4203      	tst	r3, r0
    3fb8:	d125      	bne.n	4006 <_dtoa_r+0xa5e>
    3fba:	e7f2      	b.n	3fa2 <_dtoa_r+0x9fa>
    3fbc:	46c0      	nop			; (mov r8, r8)
    3fbe:	46c0      	nop			; (mov r8, r8)
    3fc0:	00000000 	.word	0x00000000
    3fc4:	40240000 	.word	0x40240000
	...
    3fd0:	00000433 	.word	0x00000433
    3fd4:	7ff00000 	.word	0x7ff00000
    3fd8:	990a      	ldr	r1, [sp, #40]	; 0x28
    3fda:	9807      	ldr	r0, [sp, #28]
    3fdc:	2201      	movs	r2, #1
    3fde:	f000 fc09 	bl	47f4 <__lshift>
    3fe2:	1c39      	adds	r1, r7, #0
    3fe4:	900a      	str	r0, [sp, #40]	; 0x28
    3fe6:	f000 fc57 	bl	4898 <__mcmp>
    3fea:	2800      	cmp	r0, #0
    3fec:	dc02      	bgt.n	3ff4 <_dtoa_r+0xa4c>
    3fee:	d105      	bne.n	3ffc <_dtoa_r+0xa54>
    3ff0:	07e1      	lsls	r1, r4, #31
    3ff2:	d503      	bpl.n	3ffc <_dtoa_r+0xa54>
    3ff4:	2c39      	cmp	r4, #57	; 0x39
    3ff6:	d00e      	beq.n	4016 <_dtoa_r+0xa6e>
    3ff8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3ffa:	3431      	adds	r4, #49	; 0x31
    3ffc:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3ffe:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4000:	3501      	adds	r5, #1
    4002:	7014      	strb	r4, [r2, #0]
    4004:	e07e      	b.n	4104 <_dtoa_r+0xb5c>
    4006:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4008:	3501      	adds	r5, #1
    400a:	950c      	str	r5, [sp, #48]	; 0x30
    400c:	9d08      	ldr	r5, [sp, #32]
    400e:	2d00      	cmp	r5, #0
    4010:	dd0c      	ble.n	402c <_dtoa_r+0xa84>
    4012:	2c39      	cmp	r4, #57	; 0x39
    4014:	d105      	bne.n	4022 <_dtoa_r+0xa7a>
    4016:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4018:	9c09      	ldr	r4, [sp, #36]	; 0x24
    401a:	2339      	movs	r3, #57	; 0x39
    401c:	3501      	adds	r5, #1
    401e:	7023      	strb	r3, [r4, #0]
    4020:	e05b      	b.n	40da <_dtoa_r+0xb32>
    4022:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4024:	3401      	adds	r4, #1
    4026:	9809      	ldr	r0, [sp, #36]	; 0x24
    4028:	7004      	strb	r4, [r0, #0]
    402a:	e06b      	b.n	4104 <_dtoa_r+0xb5c>
    402c:	9909      	ldr	r1, [sp, #36]	; 0x24
    402e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4030:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4032:	700c      	strb	r4, [r1, #0]
    4034:	4291      	cmp	r1, r2
    4036:	d03d      	beq.n	40b4 <_dtoa_r+0xb0c>
    4038:	990a      	ldr	r1, [sp, #40]	; 0x28
    403a:	220a      	movs	r2, #10
    403c:	2300      	movs	r3, #0
    403e:	9807      	ldr	r0, [sp, #28]
    4040:	f000 fa67 	bl	4512 <__multadd>
    4044:	9c02      	ldr	r4, [sp, #8]
    4046:	900a      	str	r0, [sp, #40]	; 0x28
    4048:	1c31      	adds	r1, r6, #0
    404a:	9807      	ldr	r0, [sp, #28]
    404c:	220a      	movs	r2, #10
    404e:	2300      	movs	r3, #0
    4050:	42a6      	cmp	r6, r4
    4052:	d104      	bne.n	405e <_dtoa_r+0xab6>
    4054:	f000 fa5d 	bl	4512 <__multadd>
    4058:	1c06      	adds	r6, r0, #0
    405a:	9002      	str	r0, [sp, #8]
    405c:	e009      	b.n	4072 <_dtoa_r+0xaca>
    405e:	f000 fa58 	bl	4512 <__multadd>
    4062:	9902      	ldr	r1, [sp, #8]
    4064:	1c06      	adds	r6, r0, #0
    4066:	220a      	movs	r2, #10
    4068:	9807      	ldr	r0, [sp, #28]
    406a:	2300      	movs	r3, #0
    406c:	f000 fa51 	bl	4512 <__multadd>
    4070:	9002      	str	r0, [sp, #8]
    4072:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4074:	9509      	str	r5, [sp, #36]	; 0x24
    4076:	e75e      	b.n	3f36 <_dtoa_r+0x98e>
    4078:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    407a:	1c39      	adds	r1, r7, #0
    407c:	980a      	ldr	r0, [sp, #40]	; 0x28
    407e:	f7ff fa07 	bl	3490 <quorem>
    4082:	1c04      	adds	r4, r0, #0
    4084:	3430      	adds	r4, #48	; 0x30
    4086:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4088:	9908      	ldr	r1, [sp, #32]
    408a:	702c      	strb	r4, [r5, #0]
    408c:	3501      	adds	r5, #1
    408e:	1a2b      	subs	r3, r5, r0
    4090:	428b      	cmp	r3, r1
    4092:	db07      	blt.n	40a4 <_dtoa_r+0xafc>
    4094:	1e0b      	subs	r3, r1, #0
    4096:	dc00      	bgt.n	409a <_dtoa_r+0xaf2>
    4098:	2301      	movs	r3, #1
    409a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    409c:	9602      	str	r6, [sp, #8]
    409e:	18d5      	adds	r5, r2, r3
    40a0:	2600      	movs	r6, #0
    40a2:	e007      	b.n	40b4 <_dtoa_r+0xb0c>
    40a4:	9807      	ldr	r0, [sp, #28]
    40a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    40a8:	220a      	movs	r2, #10
    40aa:	2300      	movs	r3, #0
    40ac:	f000 fa31 	bl	4512 <__multadd>
    40b0:	900a      	str	r0, [sp, #40]	; 0x28
    40b2:	e7e2      	b.n	407a <_dtoa_r+0xad2>
    40b4:	990a      	ldr	r1, [sp, #40]	; 0x28
    40b6:	9807      	ldr	r0, [sp, #28]
    40b8:	2201      	movs	r2, #1
    40ba:	f000 fb9b 	bl	47f4 <__lshift>
    40be:	1c39      	adds	r1, r7, #0
    40c0:	900a      	str	r0, [sp, #40]	; 0x28
    40c2:	f000 fbe9 	bl	4898 <__mcmp>
    40c6:	2800      	cmp	r0, #0
    40c8:	dc07      	bgt.n	40da <_dtoa_r+0xb32>
    40ca:	d115      	bne.n	40f8 <_dtoa_r+0xb50>
    40cc:	07e3      	lsls	r3, r4, #31
    40ce:	d404      	bmi.n	40da <_dtoa_r+0xb32>
    40d0:	e012      	b.n	40f8 <_dtoa_r+0xb50>
    40d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    40d4:	42a3      	cmp	r3, r4
    40d6:	d005      	beq.n	40e4 <_dtoa_r+0xb3c>
    40d8:	1c1d      	adds	r5, r3, #0
    40da:	1e6b      	subs	r3, r5, #1
    40dc:	781a      	ldrb	r2, [r3, #0]
    40de:	2a39      	cmp	r2, #57	; 0x39
    40e0:	d0f7      	beq.n	40d2 <_dtoa_r+0xb2a>
    40e2:	e006      	b.n	40f2 <_dtoa_r+0xb4a>
    40e4:	9c06      	ldr	r4, [sp, #24]
    40e6:	2331      	movs	r3, #49	; 0x31
    40e8:	3401      	adds	r4, #1
    40ea:	9406      	str	r4, [sp, #24]
    40ec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    40ee:	7023      	strb	r3, [r4, #0]
    40f0:	e008      	b.n	4104 <_dtoa_r+0xb5c>
    40f2:	3201      	adds	r2, #1
    40f4:	701a      	strb	r2, [r3, #0]
    40f6:	e005      	b.n	4104 <_dtoa_r+0xb5c>
    40f8:	1e6b      	subs	r3, r5, #1
    40fa:	781a      	ldrb	r2, [r3, #0]
    40fc:	2a30      	cmp	r2, #48	; 0x30
    40fe:	d101      	bne.n	4104 <_dtoa_r+0xb5c>
    4100:	1c1d      	adds	r5, r3, #0
    4102:	e7f9      	b.n	40f8 <_dtoa_r+0xb50>
    4104:	9807      	ldr	r0, [sp, #28]
    4106:	1c39      	adds	r1, r7, #0
    4108:	f000 f9ea 	bl	44e0 <_Bfree>
    410c:	9c02      	ldr	r4, [sp, #8]
    410e:	2c00      	cmp	r4, #0
    4110:	d00e      	beq.n	4130 <_dtoa_r+0xb88>
    4112:	2e00      	cmp	r6, #0
    4114:	d005      	beq.n	4122 <_dtoa_r+0xb7a>
    4116:	42a6      	cmp	r6, r4
    4118:	d003      	beq.n	4122 <_dtoa_r+0xb7a>
    411a:	9807      	ldr	r0, [sp, #28]
    411c:	1c31      	adds	r1, r6, #0
    411e:	f000 f9df 	bl	44e0 <_Bfree>
    4122:	9807      	ldr	r0, [sp, #28]
    4124:	9902      	ldr	r1, [sp, #8]
    4126:	f000 f9db 	bl	44e0 <_Bfree>
    412a:	e001      	b.n	4130 <_dtoa_r+0xb88>
    412c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    412e:	9406      	str	r4, [sp, #24]
    4130:	9807      	ldr	r0, [sp, #28]
    4132:	990a      	ldr	r1, [sp, #40]	; 0x28
    4134:	f000 f9d4 	bl	44e0 <_Bfree>
    4138:	2300      	movs	r3, #0
    413a:	702b      	strb	r3, [r5, #0]
    413c:	9b06      	ldr	r3, [sp, #24]
    413e:	9c22      	ldr	r4, [sp, #136]	; 0x88
    4140:	3301      	adds	r3, #1
    4142:	6023      	str	r3, [r4, #0]
    4144:	9c24      	ldr	r4, [sp, #144]	; 0x90
    4146:	2c00      	cmp	r4, #0
    4148:	d003      	beq.n	4152 <_dtoa_r+0xbaa>
    414a:	6025      	str	r5, [r4, #0]
    414c:	e001      	b.n	4152 <_dtoa_r+0xbaa>
    414e:	4802      	ldr	r0, [pc, #8]	; (4158 <_dtoa_r+0xbb0>)
    4150:	e000      	b.n	4154 <_dtoa_r+0xbac>
    4152:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4154:	b01b      	add	sp, #108	; 0x6c
    4156:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4158:	0000848c 	.word	0x0000848c
    415c:	46c0      	nop			; (mov r8, r8)
    415e:	46c0      	nop			; (mov r8, r8)

00004160 <__sflush_r>:
    4160:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4162:	898b      	ldrh	r3, [r1, #12]
    4164:	1c05      	adds	r5, r0, #0
    4166:	1c0c      	adds	r4, r1, #0
    4168:	0719      	lsls	r1, r3, #28
    416a:	d45e      	bmi.n	422a <__sflush_r+0xca>
    416c:	6862      	ldr	r2, [r4, #4]
    416e:	2a00      	cmp	r2, #0
    4170:	dc02      	bgt.n	4178 <__sflush_r+0x18>
    4172:	6c27      	ldr	r7, [r4, #64]	; 0x40
    4174:	2f00      	cmp	r7, #0
    4176:	dd1a      	ble.n	41ae <__sflush_r+0x4e>
    4178:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    417a:	2f00      	cmp	r7, #0
    417c:	d017      	beq.n	41ae <__sflush_r+0x4e>
    417e:	2200      	movs	r2, #0
    4180:	682e      	ldr	r6, [r5, #0]
    4182:	602a      	str	r2, [r5, #0]
    4184:	2280      	movs	r2, #128	; 0x80
    4186:	0152      	lsls	r2, r2, #5
    4188:	401a      	ands	r2, r3
    418a:	d001      	beq.n	4190 <__sflush_r+0x30>
    418c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    418e:	e015      	b.n	41bc <__sflush_r+0x5c>
    4190:	1c28      	adds	r0, r5, #0
    4192:	6a21      	ldr	r1, [r4, #32]
    4194:	2301      	movs	r3, #1
    4196:	47b8      	blx	r7
    4198:	1c02      	adds	r2, r0, #0
    419a:	1c41      	adds	r1, r0, #1
    419c:	d10e      	bne.n	41bc <__sflush_r+0x5c>
    419e:	682b      	ldr	r3, [r5, #0]
    41a0:	2b00      	cmp	r3, #0
    41a2:	d00b      	beq.n	41bc <__sflush_r+0x5c>
    41a4:	2b1d      	cmp	r3, #29
    41a6:	d001      	beq.n	41ac <__sflush_r+0x4c>
    41a8:	2b16      	cmp	r3, #22
    41aa:	d102      	bne.n	41b2 <__sflush_r+0x52>
    41ac:	602e      	str	r6, [r5, #0]
    41ae:	2000      	movs	r0, #0
    41b0:	e05e      	b.n	4270 <__sflush_r+0x110>
    41b2:	89a3      	ldrh	r3, [r4, #12]
    41b4:	2140      	movs	r1, #64	; 0x40
    41b6:	430b      	orrs	r3, r1
    41b8:	81a3      	strh	r3, [r4, #12]
    41ba:	e059      	b.n	4270 <__sflush_r+0x110>
    41bc:	89a3      	ldrh	r3, [r4, #12]
    41be:	075f      	lsls	r7, r3, #29
    41c0:	d506      	bpl.n	41d0 <__sflush_r+0x70>
    41c2:	6861      	ldr	r1, [r4, #4]
    41c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    41c6:	1a52      	subs	r2, r2, r1
    41c8:	2b00      	cmp	r3, #0
    41ca:	d001      	beq.n	41d0 <__sflush_r+0x70>
    41cc:	6c27      	ldr	r7, [r4, #64]	; 0x40
    41ce:	1bd2      	subs	r2, r2, r7
    41d0:	1c28      	adds	r0, r5, #0
    41d2:	6a21      	ldr	r1, [r4, #32]
    41d4:	2300      	movs	r3, #0
    41d6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    41d8:	47b8      	blx	r7
    41da:	89a2      	ldrh	r2, [r4, #12]
    41dc:	1c41      	adds	r1, r0, #1
    41de:	d106      	bne.n	41ee <__sflush_r+0x8e>
    41e0:	682b      	ldr	r3, [r5, #0]
    41e2:	2b00      	cmp	r3, #0
    41e4:	d003      	beq.n	41ee <__sflush_r+0x8e>
    41e6:	2b1d      	cmp	r3, #29
    41e8:	d001      	beq.n	41ee <__sflush_r+0x8e>
    41ea:	2b16      	cmp	r3, #22
    41ec:	d119      	bne.n	4222 <__sflush_r+0xc2>
    41ee:	2300      	movs	r3, #0
    41f0:	6063      	str	r3, [r4, #4]
    41f2:	6923      	ldr	r3, [r4, #16]
    41f4:	6023      	str	r3, [r4, #0]
    41f6:	04d7      	lsls	r7, r2, #19
    41f8:	d505      	bpl.n	4206 <__sflush_r+0xa6>
    41fa:	1c41      	adds	r1, r0, #1
    41fc:	d102      	bne.n	4204 <__sflush_r+0xa4>
    41fe:	682a      	ldr	r2, [r5, #0]
    4200:	2a00      	cmp	r2, #0
    4202:	d100      	bne.n	4206 <__sflush_r+0xa6>
    4204:	6560      	str	r0, [r4, #84]	; 0x54
    4206:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4208:	602e      	str	r6, [r5, #0]
    420a:	2900      	cmp	r1, #0
    420c:	d0cf      	beq.n	41ae <__sflush_r+0x4e>
    420e:	1c23      	adds	r3, r4, #0
    4210:	3344      	adds	r3, #68	; 0x44
    4212:	4299      	cmp	r1, r3
    4214:	d002      	beq.n	421c <__sflush_r+0xbc>
    4216:	1c28      	adds	r0, r5, #0
    4218:	f000 fc26 	bl	4a68 <_free_r>
    421c:	2000      	movs	r0, #0
    421e:	6360      	str	r0, [r4, #52]	; 0x34
    4220:	e026      	b.n	4270 <__sflush_r+0x110>
    4222:	2340      	movs	r3, #64	; 0x40
    4224:	431a      	orrs	r2, r3
    4226:	81a2      	strh	r2, [r4, #12]
    4228:	e022      	b.n	4270 <__sflush_r+0x110>
    422a:	6926      	ldr	r6, [r4, #16]
    422c:	2e00      	cmp	r6, #0
    422e:	d0be      	beq.n	41ae <__sflush_r+0x4e>
    4230:	6827      	ldr	r7, [r4, #0]
    4232:	2200      	movs	r2, #0
    4234:	1bbf      	subs	r7, r7, r6
    4236:	9701      	str	r7, [sp, #4]
    4238:	6026      	str	r6, [r4, #0]
    423a:	0799      	lsls	r1, r3, #30
    423c:	d100      	bne.n	4240 <__sflush_r+0xe0>
    423e:	6962      	ldr	r2, [r4, #20]
    4240:	60a2      	str	r2, [r4, #8]
    4242:	9f01      	ldr	r7, [sp, #4]
    4244:	2f00      	cmp	r7, #0
    4246:	ddb2      	ble.n	41ae <__sflush_r+0x4e>
    4248:	1c28      	adds	r0, r5, #0
    424a:	6a21      	ldr	r1, [r4, #32]
    424c:	1c32      	adds	r2, r6, #0
    424e:	9b01      	ldr	r3, [sp, #4]
    4250:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    4252:	47b8      	blx	r7
    4254:	2800      	cmp	r0, #0
    4256:	dc06      	bgt.n	4266 <__sflush_r+0x106>
    4258:	89a3      	ldrh	r3, [r4, #12]
    425a:	2240      	movs	r2, #64	; 0x40
    425c:	4313      	orrs	r3, r2
    425e:	2001      	movs	r0, #1
    4260:	81a3      	strh	r3, [r4, #12]
    4262:	4240      	negs	r0, r0
    4264:	e004      	b.n	4270 <__sflush_r+0x110>
    4266:	9f01      	ldr	r7, [sp, #4]
    4268:	1836      	adds	r6, r6, r0
    426a:	1a3f      	subs	r7, r7, r0
    426c:	9701      	str	r7, [sp, #4]
    426e:	e7e8      	b.n	4242 <__sflush_r+0xe2>
    4270:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00004274 <_fflush_r>:
    4274:	690a      	ldr	r2, [r1, #16]
    4276:	b538      	push	{r3, r4, r5, lr}
    4278:	1c05      	adds	r5, r0, #0
    427a:	1c0c      	adds	r4, r1, #0
    427c:	2a00      	cmp	r2, #0
    427e:	d101      	bne.n	4284 <_fflush_r+0x10>
    4280:	2000      	movs	r0, #0
    4282:	e01c      	b.n	42be <_fflush_r+0x4a>
    4284:	2800      	cmp	r0, #0
    4286:	d004      	beq.n	4292 <_fflush_r+0x1e>
    4288:	6983      	ldr	r3, [r0, #24]
    428a:	2b00      	cmp	r3, #0
    428c:	d101      	bne.n	4292 <_fflush_r+0x1e>
    428e:	f000 f871 	bl	4374 <__sinit>
    4292:	4b0b      	ldr	r3, [pc, #44]	; (42c0 <_fflush_r+0x4c>)
    4294:	429c      	cmp	r4, r3
    4296:	d101      	bne.n	429c <_fflush_r+0x28>
    4298:	686c      	ldr	r4, [r5, #4]
    429a:	e008      	b.n	42ae <_fflush_r+0x3a>
    429c:	4b09      	ldr	r3, [pc, #36]	; (42c4 <_fflush_r+0x50>)
    429e:	429c      	cmp	r4, r3
    42a0:	d101      	bne.n	42a6 <_fflush_r+0x32>
    42a2:	68ac      	ldr	r4, [r5, #8]
    42a4:	e003      	b.n	42ae <_fflush_r+0x3a>
    42a6:	4b08      	ldr	r3, [pc, #32]	; (42c8 <_fflush_r+0x54>)
    42a8:	429c      	cmp	r4, r3
    42aa:	d100      	bne.n	42ae <_fflush_r+0x3a>
    42ac:	68ec      	ldr	r4, [r5, #12]
    42ae:	220c      	movs	r2, #12
    42b0:	5ea3      	ldrsh	r3, [r4, r2]
    42b2:	2b00      	cmp	r3, #0
    42b4:	d0e4      	beq.n	4280 <_fflush_r+0xc>
    42b6:	1c28      	adds	r0, r5, #0
    42b8:	1c21      	adds	r1, r4, #0
    42ba:	f7ff ff51 	bl	4160 <__sflush_r>
    42be:	bd38      	pop	{r3, r4, r5, pc}
    42c0:	0000849c 	.word	0x0000849c
    42c4:	000084bc 	.word	0x000084bc
    42c8:	000084dc 	.word	0x000084dc

000042cc <_cleanup_r>:
    42cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    42ce:	1c04      	adds	r4, r0, #0
    42d0:	1c07      	adds	r7, r0, #0
    42d2:	3448      	adds	r4, #72	; 0x48
    42d4:	2c00      	cmp	r4, #0
    42d6:	d012      	beq.n	42fe <_cleanup_r+0x32>
    42d8:	68a5      	ldr	r5, [r4, #8]
    42da:	6866      	ldr	r6, [r4, #4]
    42dc:	3e01      	subs	r6, #1
    42de:	d40c      	bmi.n	42fa <_cleanup_r+0x2e>
    42e0:	89ab      	ldrh	r3, [r5, #12]
    42e2:	2b01      	cmp	r3, #1
    42e4:	d907      	bls.n	42f6 <_cleanup_r+0x2a>
    42e6:	220e      	movs	r2, #14
    42e8:	5eab      	ldrsh	r3, [r5, r2]
    42ea:	3301      	adds	r3, #1
    42ec:	d003      	beq.n	42f6 <_cleanup_r+0x2a>
    42ee:	1c38      	adds	r0, r7, #0
    42f0:	1c29      	adds	r1, r5, #0
    42f2:	f7ff ffbf 	bl	4274 <_fflush_r>
    42f6:	3568      	adds	r5, #104	; 0x68
    42f8:	e7f0      	b.n	42dc <_cleanup_r+0x10>
    42fa:	6824      	ldr	r4, [r4, #0]
    42fc:	e7ea      	b.n	42d4 <_cleanup_r+0x8>
    42fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004300 <std.isra.0>:
    4300:	2300      	movs	r3, #0
    4302:	b510      	push	{r4, lr}
    4304:	1c04      	adds	r4, r0, #0
    4306:	6003      	str	r3, [r0, #0]
    4308:	6043      	str	r3, [r0, #4]
    430a:	6083      	str	r3, [r0, #8]
    430c:	8181      	strh	r1, [r0, #12]
    430e:	6643      	str	r3, [r0, #100]	; 0x64
    4310:	81c2      	strh	r2, [r0, #14]
    4312:	6103      	str	r3, [r0, #16]
    4314:	6143      	str	r3, [r0, #20]
    4316:	6183      	str	r3, [r0, #24]
    4318:	1c19      	adds	r1, r3, #0
    431a:	2208      	movs	r2, #8
    431c:	305c      	adds	r0, #92	; 0x5c
    431e:	f7fe fcde 	bl	2cde <memset>
    4322:	4b05      	ldr	r3, [pc, #20]	; (4338 <std.isra.0+0x38>)
    4324:	6224      	str	r4, [r4, #32]
    4326:	6263      	str	r3, [r4, #36]	; 0x24
    4328:	4b04      	ldr	r3, [pc, #16]	; (433c <std.isra.0+0x3c>)
    432a:	62a3      	str	r3, [r4, #40]	; 0x28
    432c:	4b04      	ldr	r3, [pc, #16]	; (4340 <std.isra.0+0x40>)
    432e:	62e3      	str	r3, [r4, #44]	; 0x2c
    4330:	4b04      	ldr	r3, [pc, #16]	; (4344 <std.isra.0+0x44>)
    4332:	6323      	str	r3, [r4, #48]	; 0x30
    4334:	bd10      	pop	{r4, pc}
    4336:	46c0      	nop			; (mov r8, r8)
    4338:	00004c19 	.word	0x00004c19
    433c:	00004c41 	.word	0x00004c41
    4340:	00004c79 	.word	0x00004c79
    4344:	00004ca5 	.word	0x00004ca5

00004348 <__sfmoreglue>:
    4348:	b570      	push	{r4, r5, r6, lr}
    434a:	1e4b      	subs	r3, r1, #1
    434c:	2568      	movs	r5, #104	; 0x68
    434e:	435d      	muls	r5, r3
    4350:	1c0e      	adds	r6, r1, #0
    4352:	1c29      	adds	r1, r5, #0
    4354:	3174      	adds	r1, #116	; 0x74
    4356:	f000 fbcf 	bl	4af8 <_malloc_r>
    435a:	1e04      	subs	r4, r0, #0
    435c:	d008      	beq.n	4370 <__sfmoreglue+0x28>
    435e:	2100      	movs	r1, #0
    4360:	6001      	str	r1, [r0, #0]
    4362:	6046      	str	r6, [r0, #4]
    4364:	1c2a      	adds	r2, r5, #0
    4366:	300c      	adds	r0, #12
    4368:	60a0      	str	r0, [r4, #8]
    436a:	3268      	adds	r2, #104	; 0x68
    436c:	f7fe fcb7 	bl	2cde <memset>
    4370:	1c20      	adds	r0, r4, #0
    4372:	bd70      	pop	{r4, r5, r6, pc}

00004374 <__sinit>:
    4374:	6983      	ldr	r3, [r0, #24]
    4376:	b513      	push	{r0, r1, r4, lr}
    4378:	1c04      	adds	r4, r0, #0
    437a:	2b00      	cmp	r3, #0
    437c:	d127      	bne.n	43ce <__sinit+0x5a>
    437e:	6483      	str	r3, [r0, #72]	; 0x48
    4380:	64c3      	str	r3, [r0, #76]	; 0x4c
    4382:	6503      	str	r3, [r0, #80]	; 0x50
    4384:	4b12      	ldr	r3, [pc, #72]	; (43d0 <__sinit+0x5c>)
    4386:	4a13      	ldr	r2, [pc, #76]	; (43d4 <__sinit+0x60>)
    4388:	681b      	ldr	r3, [r3, #0]
    438a:	6282      	str	r2, [r0, #40]	; 0x28
    438c:	4298      	cmp	r0, r3
    438e:	d101      	bne.n	4394 <__sinit+0x20>
    4390:	2301      	movs	r3, #1
    4392:	6183      	str	r3, [r0, #24]
    4394:	1c20      	adds	r0, r4, #0
    4396:	f000 f81f 	bl	43d8 <__sfp>
    439a:	6060      	str	r0, [r4, #4]
    439c:	1c20      	adds	r0, r4, #0
    439e:	f000 f81b 	bl	43d8 <__sfp>
    43a2:	60a0      	str	r0, [r4, #8]
    43a4:	1c20      	adds	r0, r4, #0
    43a6:	f000 f817 	bl	43d8 <__sfp>
    43aa:	2104      	movs	r1, #4
    43ac:	60e0      	str	r0, [r4, #12]
    43ae:	2200      	movs	r2, #0
    43b0:	6860      	ldr	r0, [r4, #4]
    43b2:	f7ff ffa5 	bl	4300 <std.isra.0>
    43b6:	68a0      	ldr	r0, [r4, #8]
    43b8:	2109      	movs	r1, #9
    43ba:	2201      	movs	r2, #1
    43bc:	f7ff ffa0 	bl	4300 <std.isra.0>
    43c0:	68e0      	ldr	r0, [r4, #12]
    43c2:	2112      	movs	r1, #18
    43c4:	2202      	movs	r2, #2
    43c6:	f7ff ff9b 	bl	4300 <std.isra.0>
    43ca:	2301      	movs	r3, #1
    43cc:	61a3      	str	r3, [r4, #24]
    43ce:	bd13      	pop	{r0, r1, r4, pc}
    43d0:	00008478 	.word	0x00008478
    43d4:	000042cd 	.word	0x000042cd

000043d8 <__sfp>:
    43d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    43da:	4b1d      	ldr	r3, [pc, #116]	; (4450 <__sfp+0x78>)
    43dc:	1c07      	adds	r7, r0, #0
    43de:	681e      	ldr	r6, [r3, #0]
    43e0:	69b2      	ldr	r2, [r6, #24]
    43e2:	2a00      	cmp	r2, #0
    43e4:	d102      	bne.n	43ec <__sfp+0x14>
    43e6:	1c30      	adds	r0, r6, #0
    43e8:	f7ff ffc4 	bl	4374 <__sinit>
    43ec:	3648      	adds	r6, #72	; 0x48
    43ee:	68b4      	ldr	r4, [r6, #8]
    43f0:	6873      	ldr	r3, [r6, #4]
    43f2:	3b01      	subs	r3, #1
    43f4:	d405      	bmi.n	4402 <__sfp+0x2a>
    43f6:	220c      	movs	r2, #12
    43f8:	5ea5      	ldrsh	r5, [r4, r2]
    43fa:	2d00      	cmp	r5, #0
    43fc:	d010      	beq.n	4420 <__sfp+0x48>
    43fe:	3468      	adds	r4, #104	; 0x68
    4400:	e7f7      	b.n	43f2 <__sfp+0x1a>
    4402:	6833      	ldr	r3, [r6, #0]
    4404:	2b00      	cmp	r3, #0
    4406:	d106      	bne.n	4416 <__sfp+0x3e>
    4408:	1c38      	adds	r0, r7, #0
    440a:	2104      	movs	r1, #4
    440c:	f7ff ff9c 	bl	4348 <__sfmoreglue>
    4410:	6030      	str	r0, [r6, #0]
    4412:	2800      	cmp	r0, #0
    4414:	d001      	beq.n	441a <__sfp+0x42>
    4416:	6836      	ldr	r6, [r6, #0]
    4418:	e7e9      	b.n	43ee <__sfp+0x16>
    441a:	230c      	movs	r3, #12
    441c:	603b      	str	r3, [r7, #0]
    441e:	e016      	b.n	444e <__sfp+0x76>
    4420:	2301      	movs	r3, #1
    4422:	425b      	negs	r3, r3
    4424:	81e3      	strh	r3, [r4, #14]
    4426:	1c20      	adds	r0, r4, #0
    4428:	2301      	movs	r3, #1
    442a:	81a3      	strh	r3, [r4, #12]
    442c:	6665      	str	r5, [r4, #100]	; 0x64
    442e:	6025      	str	r5, [r4, #0]
    4430:	60a5      	str	r5, [r4, #8]
    4432:	6065      	str	r5, [r4, #4]
    4434:	6125      	str	r5, [r4, #16]
    4436:	6165      	str	r5, [r4, #20]
    4438:	61a5      	str	r5, [r4, #24]
    443a:	305c      	adds	r0, #92	; 0x5c
    443c:	1c29      	adds	r1, r5, #0
    443e:	2208      	movs	r2, #8
    4440:	f7fe fc4d 	bl	2cde <memset>
    4444:	6365      	str	r5, [r4, #52]	; 0x34
    4446:	63a5      	str	r5, [r4, #56]	; 0x38
    4448:	64a5      	str	r5, [r4, #72]	; 0x48
    444a:	64e5      	str	r5, [r4, #76]	; 0x4c
    444c:	1c20      	adds	r0, r4, #0
    444e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4450:	00008478 	.word	0x00008478

00004454 <_localeconv_r>:
    4454:	4800      	ldr	r0, [pc, #0]	; (4458 <_localeconv_r+0x4>)
    4456:	4770      	bx	lr
    4458:	2000016c 	.word	0x2000016c

0000445c <malloc>:
    445c:	b508      	push	{r3, lr}
    445e:	4b03      	ldr	r3, [pc, #12]	; (446c <malloc+0x10>)
    4460:	1c01      	adds	r1, r0, #0
    4462:	6818      	ldr	r0, [r3, #0]
    4464:	f000 fb48 	bl	4af8 <_malloc_r>
    4468:	bd08      	pop	{r3, pc}
    446a:	46c0      	nop			; (mov r8, r8)
    446c:	20000168 	.word	0x20000168

00004470 <_Balloc>:
    4470:	b570      	push	{r4, r5, r6, lr}
    4472:	6a45      	ldr	r5, [r0, #36]	; 0x24
    4474:	1c04      	adds	r4, r0, #0
    4476:	1c0e      	adds	r6, r1, #0
    4478:	2d00      	cmp	r5, #0
    447a:	d107      	bne.n	448c <_Balloc+0x1c>
    447c:	2010      	movs	r0, #16
    447e:	f7ff ffed 	bl	445c <malloc>
    4482:	6260      	str	r0, [r4, #36]	; 0x24
    4484:	6045      	str	r5, [r0, #4]
    4486:	6085      	str	r5, [r0, #8]
    4488:	6005      	str	r5, [r0, #0]
    448a:	60c5      	str	r5, [r0, #12]
    448c:	6a65      	ldr	r5, [r4, #36]	; 0x24
    448e:	68eb      	ldr	r3, [r5, #12]
    4490:	2b00      	cmp	r3, #0
    4492:	d009      	beq.n	44a8 <_Balloc+0x38>
    4494:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4496:	00b2      	lsls	r2, r6, #2
    4498:	68db      	ldr	r3, [r3, #12]
    449a:	189a      	adds	r2, r3, r2
    449c:	6810      	ldr	r0, [r2, #0]
    449e:	2800      	cmp	r0, #0
    44a0:	d00e      	beq.n	44c0 <_Balloc+0x50>
    44a2:	6803      	ldr	r3, [r0, #0]
    44a4:	6013      	str	r3, [r2, #0]
    44a6:	e017      	b.n	44d8 <_Balloc+0x68>
    44a8:	1c20      	adds	r0, r4, #0
    44aa:	2104      	movs	r1, #4
    44ac:	2221      	movs	r2, #33	; 0x21
    44ae:	f000 facd 	bl	4a4c <_calloc_r>
    44b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    44b4:	60e8      	str	r0, [r5, #12]
    44b6:	68db      	ldr	r3, [r3, #12]
    44b8:	2b00      	cmp	r3, #0
    44ba:	d1eb      	bne.n	4494 <_Balloc+0x24>
    44bc:	2000      	movs	r0, #0
    44be:	e00e      	b.n	44de <_Balloc+0x6e>
    44c0:	2101      	movs	r1, #1
    44c2:	1c0d      	adds	r5, r1, #0
    44c4:	40b5      	lsls	r5, r6
    44c6:	1d6a      	adds	r2, r5, #5
    44c8:	0092      	lsls	r2, r2, #2
    44ca:	1c20      	adds	r0, r4, #0
    44cc:	f000 fabe 	bl	4a4c <_calloc_r>
    44d0:	2800      	cmp	r0, #0
    44d2:	d0f3      	beq.n	44bc <_Balloc+0x4c>
    44d4:	6046      	str	r6, [r0, #4]
    44d6:	6085      	str	r5, [r0, #8]
    44d8:	2200      	movs	r2, #0
    44da:	6102      	str	r2, [r0, #16]
    44dc:	60c2      	str	r2, [r0, #12]
    44de:	bd70      	pop	{r4, r5, r6, pc}

000044e0 <_Bfree>:
    44e0:	b570      	push	{r4, r5, r6, lr}
    44e2:	6a44      	ldr	r4, [r0, #36]	; 0x24
    44e4:	1c06      	adds	r6, r0, #0
    44e6:	1c0d      	adds	r5, r1, #0
    44e8:	2c00      	cmp	r4, #0
    44ea:	d107      	bne.n	44fc <_Bfree+0x1c>
    44ec:	2010      	movs	r0, #16
    44ee:	f7ff ffb5 	bl	445c <malloc>
    44f2:	6270      	str	r0, [r6, #36]	; 0x24
    44f4:	6044      	str	r4, [r0, #4]
    44f6:	6084      	str	r4, [r0, #8]
    44f8:	6004      	str	r4, [r0, #0]
    44fa:	60c4      	str	r4, [r0, #12]
    44fc:	2d00      	cmp	r5, #0
    44fe:	d007      	beq.n	4510 <_Bfree+0x30>
    4500:	6a72      	ldr	r2, [r6, #36]	; 0x24
    4502:	6869      	ldr	r1, [r5, #4]
    4504:	68d2      	ldr	r2, [r2, #12]
    4506:	008b      	lsls	r3, r1, #2
    4508:	18d3      	adds	r3, r2, r3
    450a:	681a      	ldr	r2, [r3, #0]
    450c:	602a      	str	r2, [r5, #0]
    450e:	601d      	str	r5, [r3, #0]
    4510:	bd70      	pop	{r4, r5, r6, pc}

00004512 <__multadd>:
    4512:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4514:	1c0c      	adds	r4, r1, #0
    4516:	1c1e      	adds	r6, r3, #0
    4518:	690d      	ldr	r5, [r1, #16]
    451a:	1c07      	adds	r7, r0, #0
    451c:	3114      	adds	r1, #20
    451e:	2300      	movs	r3, #0
    4520:	6808      	ldr	r0, [r1, #0]
    4522:	3301      	adds	r3, #1
    4524:	b280      	uxth	r0, r0
    4526:	4350      	muls	r0, r2
    4528:	1980      	adds	r0, r0, r6
    452a:	4684      	mov	ip, r0
    452c:	0c06      	lsrs	r6, r0, #16
    452e:	6808      	ldr	r0, [r1, #0]
    4530:	0c00      	lsrs	r0, r0, #16
    4532:	4350      	muls	r0, r2
    4534:	1830      	adds	r0, r6, r0
    4536:	0c06      	lsrs	r6, r0, #16
    4538:	0400      	lsls	r0, r0, #16
    453a:	9001      	str	r0, [sp, #4]
    453c:	4660      	mov	r0, ip
    453e:	b280      	uxth	r0, r0
    4540:	4684      	mov	ip, r0
    4542:	9801      	ldr	r0, [sp, #4]
    4544:	4484      	add	ip, r0
    4546:	4660      	mov	r0, ip
    4548:	c101      	stmia	r1!, {r0}
    454a:	42ab      	cmp	r3, r5
    454c:	dbe8      	blt.n	4520 <__multadd+0xe>
    454e:	2e00      	cmp	r6, #0
    4550:	d01b      	beq.n	458a <__multadd+0x78>
    4552:	68a3      	ldr	r3, [r4, #8]
    4554:	429d      	cmp	r5, r3
    4556:	db12      	blt.n	457e <__multadd+0x6c>
    4558:	6861      	ldr	r1, [r4, #4]
    455a:	1c38      	adds	r0, r7, #0
    455c:	3101      	adds	r1, #1
    455e:	f7ff ff87 	bl	4470 <_Balloc>
    4562:	6922      	ldr	r2, [r4, #16]
    4564:	1c21      	adds	r1, r4, #0
    4566:	3202      	adds	r2, #2
    4568:	9001      	str	r0, [sp, #4]
    456a:	310c      	adds	r1, #12
    456c:	0092      	lsls	r2, r2, #2
    456e:	300c      	adds	r0, #12
    4570:	f7fe fbac 	bl	2ccc <memcpy>
    4574:	1c21      	adds	r1, r4, #0
    4576:	1c38      	adds	r0, r7, #0
    4578:	f7ff ffb2 	bl	44e0 <_Bfree>
    457c:	9c01      	ldr	r4, [sp, #4]
    457e:	1d2b      	adds	r3, r5, #4
    4580:	009b      	lsls	r3, r3, #2
    4582:	18e3      	adds	r3, r4, r3
    4584:	3501      	adds	r5, #1
    4586:	605e      	str	r6, [r3, #4]
    4588:	6125      	str	r5, [r4, #16]
    458a:	1c20      	adds	r0, r4, #0
    458c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000458e <__hi0bits>:
    458e:	2200      	movs	r2, #0
    4590:	1c03      	adds	r3, r0, #0
    4592:	0c01      	lsrs	r1, r0, #16
    4594:	4291      	cmp	r1, r2
    4596:	d101      	bne.n	459c <__hi0bits+0xe>
    4598:	0403      	lsls	r3, r0, #16
    459a:	2210      	movs	r2, #16
    459c:	0e19      	lsrs	r1, r3, #24
    459e:	d101      	bne.n	45a4 <__hi0bits+0x16>
    45a0:	3208      	adds	r2, #8
    45a2:	021b      	lsls	r3, r3, #8
    45a4:	0f19      	lsrs	r1, r3, #28
    45a6:	d101      	bne.n	45ac <__hi0bits+0x1e>
    45a8:	3204      	adds	r2, #4
    45aa:	011b      	lsls	r3, r3, #4
    45ac:	0f99      	lsrs	r1, r3, #30
    45ae:	d101      	bne.n	45b4 <__hi0bits+0x26>
    45b0:	3202      	adds	r2, #2
    45b2:	009b      	lsls	r3, r3, #2
    45b4:	2b00      	cmp	r3, #0
    45b6:	db04      	blt.n	45c2 <__hi0bits+0x34>
    45b8:	2020      	movs	r0, #32
    45ba:	0059      	lsls	r1, r3, #1
    45bc:	d502      	bpl.n	45c4 <__hi0bits+0x36>
    45be:	1c50      	adds	r0, r2, #1
    45c0:	e000      	b.n	45c4 <__hi0bits+0x36>
    45c2:	1c10      	adds	r0, r2, #0
    45c4:	4770      	bx	lr

000045c6 <__lo0bits>:
    45c6:	6803      	ldr	r3, [r0, #0]
    45c8:	2207      	movs	r2, #7
    45ca:	1c01      	adds	r1, r0, #0
    45cc:	401a      	ands	r2, r3
    45ce:	d00b      	beq.n	45e8 <__lo0bits+0x22>
    45d0:	2201      	movs	r2, #1
    45d2:	2000      	movs	r0, #0
    45d4:	4213      	tst	r3, r2
    45d6:	d122      	bne.n	461e <__lo0bits+0x58>
    45d8:	2002      	movs	r0, #2
    45da:	4203      	tst	r3, r0
    45dc:	d001      	beq.n	45e2 <__lo0bits+0x1c>
    45de:	40d3      	lsrs	r3, r2
    45e0:	e01b      	b.n	461a <__lo0bits+0x54>
    45e2:	089b      	lsrs	r3, r3, #2
    45e4:	600b      	str	r3, [r1, #0]
    45e6:	e01a      	b.n	461e <__lo0bits+0x58>
    45e8:	b298      	uxth	r0, r3
    45ea:	2800      	cmp	r0, #0
    45ec:	d101      	bne.n	45f2 <__lo0bits+0x2c>
    45ee:	0c1b      	lsrs	r3, r3, #16
    45f0:	2210      	movs	r2, #16
    45f2:	b2d8      	uxtb	r0, r3
    45f4:	2800      	cmp	r0, #0
    45f6:	d101      	bne.n	45fc <__lo0bits+0x36>
    45f8:	3208      	adds	r2, #8
    45fa:	0a1b      	lsrs	r3, r3, #8
    45fc:	0718      	lsls	r0, r3, #28
    45fe:	d101      	bne.n	4604 <__lo0bits+0x3e>
    4600:	3204      	adds	r2, #4
    4602:	091b      	lsrs	r3, r3, #4
    4604:	0798      	lsls	r0, r3, #30
    4606:	d101      	bne.n	460c <__lo0bits+0x46>
    4608:	3202      	adds	r2, #2
    460a:	089b      	lsrs	r3, r3, #2
    460c:	07d8      	lsls	r0, r3, #31
    460e:	d404      	bmi.n	461a <__lo0bits+0x54>
    4610:	085b      	lsrs	r3, r3, #1
    4612:	2020      	movs	r0, #32
    4614:	2b00      	cmp	r3, #0
    4616:	d002      	beq.n	461e <__lo0bits+0x58>
    4618:	3201      	adds	r2, #1
    461a:	600b      	str	r3, [r1, #0]
    461c:	1c10      	adds	r0, r2, #0
    461e:	4770      	bx	lr

00004620 <__i2b>:
    4620:	b510      	push	{r4, lr}
    4622:	1c0c      	adds	r4, r1, #0
    4624:	2101      	movs	r1, #1
    4626:	f7ff ff23 	bl	4470 <_Balloc>
    462a:	2301      	movs	r3, #1
    462c:	6144      	str	r4, [r0, #20]
    462e:	6103      	str	r3, [r0, #16]
    4630:	bd10      	pop	{r4, pc}

00004632 <__multiply>:
    4632:	b5f0      	push	{r4, r5, r6, r7, lr}
    4634:	1c0c      	adds	r4, r1, #0
    4636:	1c15      	adds	r5, r2, #0
    4638:	6909      	ldr	r1, [r1, #16]
    463a:	6912      	ldr	r2, [r2, #16]
    463c:	b08b      	sub	sp, #44	; 0x2c
    463e:	4291      	cmp	r1, r2
    4640:	da02      	bge.n	4648 <__multiply+0x16>
    4642:	1c23      	adds	r3, r4, #0
    4644:	1c2c      	adds	r4, r5, #0
    4646:	1c1d      	adds	r5, r3, #0
    4648:	6927      	ldr	r7, [r4, #16]
    464a:	692e      	ldr	r6, [r5, #16]
    464c:	68a2      	ldr	r2, [r4, #8]
    464e:	19bb      	adds	r3, r7, r6
    4650:	6861      	ldr	r1, [r4, #4]
    4652:	9302      	str	r3, [sp, #8]
    4654:	4293      	cmp	r3, r2
    4656:	dd00      	ble.n	465a <__multiply+0x28>
    4658:	3101      	adds	r1, #1
    465a:	f7ff ff09 	bl	4470 <_Balloc>
    465e:	1c03      	adds	r3, r0, #0
    4660:	9003      	str	r0, [sp, #12]
    4662:	9802      	ldr	r0, [sp, #8]
    4664:	3314      	adds	r3, #20
    4666:	0082      	lsls	r2, r0, #2
    4668:	189a      	adds	r2, r3, r2
    466a:	1c19      	adds	r1, r3, #0
    466c:	4291      	cmp	r1, r2
    466e:	d202      	bcs.n	4676 <__multiply+0x44>
    4670:	2000      	movs	r0, #0
    4672:	c101      	stmia	r1!, {r0}
    4674:	e7fa      	b.n	466c <__multiply+0x3a>
    4676:	3514      	adds	r5, #20
    4678:	3414      	adds	r4, #20
    467a:	00bf      	lsls	r7, r7, #2
    467c:	46ac      	mov	ip, r5
    467e:	00b6      	lsls	r6, r6, #2
    4680:	19e7      	adds	r7, r4, r7
    4682:	4466      	add	r6, ip
    4684:	9404      	str	r4, [sp, #16]
    4686:	9707      	str	r7, [sp, #28]
    4688:	9609      	str	r6, [sp, #36]	; 0x24
    468a:	9e09      	ldr	r6, [sp, #36]	; 0x24
    468c:	45b4      	cmp	ip, r6
    468e:	d256      	bcs.n	473e <__multiply+0x10c>
    4690:	4665      	mov	r5, ip
    4692:	882d      	ldrh	r5, [r5, #0]
    4694:	9505      	str	r5, [sp, #20]
    4696:	2d00      	cmp	r5, #0
    4698:	d01f      	beq.n	46da <__multiply+0xa8>
    469a:	9c04      	ldr	r4, [sp, #16]
    469c:	1c19      	adds	r1, r3, #0
    469e:	2000      	movs	r0, #0
    46a0:	680f      	ldr	r7, [r1, #0]
    46a2:	cc40      	ldmia	r4!, {r6}
    46a4:	b2bf      	uxth	r7, r7
    46a6:	9d05      	ldr	r5, [sp, #20]
    46a8:	9706      	str	r7, [sp, #24]
    46aa:	b2b7      	uxth	r7, r6
    46ac:	436f      	muls	r7, r5
    46ae:	9d06      	ldr	r5, [sp, #24]
    46b0:	0c36      	lsrs	r6, r6, #16
    46b2:	19ef      	adds	r7, r5, r7
    46b4:	183f      	adds	r7, r7, r0
    46b6:	6808      	ldr	r0, [r1, #0]
    46b8:	9108      	str	r1, [sp, #32]
    46ba:	0c05      	lsrs	r5, r0, #16
    46bc:	9805      	ldr	r0, [sp, #20]
    46be:	4346      	muls	r6, r0
    46c0:	0c38      	lsrs	r0, r7, #16
    46c2:	19ad      	adds	r5, r5, r6
    46c4:	182d      	adds	r5, r5, r0
    46c6:	0c28      	lsrs	r0, r5, #16
    46c8:	b2bf      	uxth	r7, r7
    46ca:	042d      	lsls	r5, r5, #16
    46cc:	433d      	orrs	r5, r7
    46ce:	c120      	stmia	r1!, {r5}
    46d0:	9d07      	ldr	r5, [sp, #28]
    46d2:	42ac      	cmp	r4, r5
    46d4:	d3e4      	bcc.n	46a0 <__multiply+0x6e>
    46d6:	9e08      	ldr	r6, [sp, #32]
    46d8:	6070      	str	r0, [r6, #4]
    46da:	4667      	mov	r7, ip
    46dc:	887d      	ldrh	r5, [r7, #2]
    46de:	2d00      	cmp	r5, #0
    46e0:	d022      	beq.n	4728 <__multiply+0xf6>
    46e2:	2600      	movs	r6, #0
    46e4:	6818      	ldr	r0, [r3, #0]
    46e6:	9c04      	ldr	r4, [sp, #16]
    46e8:	1c19      	adds	r1, r3, #0
    46ea:	9601      	str	r6, [sp, #4]
    46ec:	8827      	ldrh	r7, [r4, #0]
    46ee:	b280      	uxth	r0, r0
    46f0:	436f      	muls	r7, r5
    46f2:	9706      	str	r7, [sp, #24]
    46f4:	9e06      	ldr	r6, [sp, #24]
    46f6:	884f      	ldrh	r7, [r1, #2]
    46f8:	9105      	str	r1, [sp, #20]
    46fa:	19f6      	adds	r6, r6, r7
    46fc:	9f01      	ldr	r7, [sp, #4]
    46fe:	19f7      	adds	r7, r6, r7
    4700:	9706      	str	r7, [sp, #24]
    4702:	043f      	lsls	r7, r7, #16
    4704:	4338      	orrs	r0, r7
    4706:	6008      	str	r0, [r1, #0]
    4708:	cc01      	ldmia	r4!, {r0}
    470a:	888f      	ldrh	r7, [r1, #4]
    470c:	0c00      	lsrs	r0, r0, #16
    470e:	4368      	muls	r0, r5
    4710:	19c0      	adds	r0, r0, r7
    4712:	9f06      	ldr	r7, [sp, #24]
    4714:	3104      	adds	r1, #4
    4716:	0c3e      	lsrs	r6, r7, #16
    4718:	1980      	adds	r0, r0, r6
    471a:	9f07      	ldr	r7, [sp, #28]
    471c:	0c06      	lsrs	r6, r0, #16
    471e:	9601      	str	r6, [sp, #4]
    4720:	42a7      	cmp	r7, r4
    4722:	d8e3      	bhi.n	46ec <__multiply+0xba>
    4724:	9905      	ldr	r1, [sp, #20]
    4726:	6048      	str	r0, [r1, #4]
    4728:	2504      	movs	r5, #4
    472a:	44ac      	add	ip, r5
    472c:	195b      	adds	r3, r3, r5
    472e:	e7ac      	b.n	468a <__multiply+0x58>
    4730:	3a04      	subs	r2, #4
    4732:	6810      	ldr	r0, [r2, #0]
    4734:	2800      	cmp	r0, #0
    4736:	d105      	bne.n	4744 <__multiply+0x112>
    4738:	9f02      	ldr	r7, [sp, #8]
    473a:	3f01      	subs	r7, #1
    473c:	9702      	str	r7, [sp, #8]
    473e:	9d02      	ldr	r5, [sp, #8]
    4740:	2d00      	cmp	r5, #0
    4742:	dcf5      	bgt.n	4730 <__multiply+0xfe>
    4744:	9f03      	ldr	r7, [sp, #12]
    4746:	9e02      	ldr	r6, [sp, #8]
    4748:	1c38      	adds	r0, r7, #0
    474a:	613e      	str	r6, [r7, #16]
    474c:	b00b      	add	sp, #44	; 0x2c
    474e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004750 <__pow5mult>:
    4750:	2303      	movs	r3, #3
    4752:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4754:	4013      	ands	r3, r2
    4756:	1c05      	adds	r5, r0, #0
    4758:	1c0e      	adds	r6, r1, #0
    475a:	1c14      	adds	r4, r2, #0
    475c:	2b00      	cmp	r3, #0
    475e:	d007      	beq.n	4770 <__pow5mult+0x20>
    4760:	4a22      	ldr	r2, [pc, #136]	; (47ec <__pow5mult+0x9c>)
    4762:	3b01      	subs	r3, #1
    4764:	009b      	lsls	r3, r3, #2
    4766:	589a      	ldr	r2, [r3, r2]
    4768:	2300      	movs	r3, #0
    476a:	f7ff fed2 	bl	4512 <__multadd>
    476e:	1c06      	adds	r6, r0, #0
    4770:	10a4      	asrs	r4, r4, #2
    4772:	9401      	str	r4, [sp, #4]
    4774:	d037      	beq.n	47e6 <__pow5mult+0x96>
    4776:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    4778:	2c00      	cmp	r4, #0
    477a:	d107      	bne.n	478c <__pow5mult+0x3c>
    477c:	2010      	movs	r0, #16
    477e:	f7ff fe6d 	bl	445c <malloc>
    4782:	6268      	str	r0, [r5, #36]	; 0x24
    4784:	6044      	str	r4, [r0, #4]
    4786:	6084      	str	r4, [r0, #8]
    4788:	6004      	str	r4, [r0, #0]
    478a:	60c4      	str	r4, [r0, #12]
    478c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    478e:	68bc      	ldr	r4, [r7, #8]
    4790:	2c00      	cmp	r4, #0
    4792:	d110      	bne.n	47b6 <__pow5mult+0x66>
    4794:	1c28      	adds	r0, r5, #0
    4796:	4916      	ldr	r1, [pc, #88]	; (47f0 <__pow5mult+0xa0>)
    4798:	f7ff ff42 	bl	4620 <__i2b>
    479c:	2300      	movs	r3, #0
    479e:	60b8      	str	r0, [r7, #8]
    47a0:	1c04      	adds	r4, r0, #0
    47a2:	6003      	str	r3, [r0, #0]
    47a4:	e007      	b.n	47b6 <__pow5mult+0x66>
    47a6:	9b01      	ldr	r3, [sp, #4]
    47a8:	105b      	asrs	r3, r3, #1
    47aa:	9301      	str	r3, [sp, #4]
    47ac:	d01b      	beq.n	47e6 <__pow5mult+0x96>
    47ae:	6820      	ldr	r0, [r4, #0]
    47b0:	2800      	cmp	r0, #0
    47b2:	d00f      	beq.n	47d4 <__pow5mult+0x84>
    47b4:	1c04      	adds	r4, r0, #0
    47b6:	9b01      	ldr	r3, [sp, #4]
    47b8:	07db      	lsls	r3, r3, #31
    47ba:	d5f4      	bpl.n	47a6 <__pow5mult+0x56>
    47bc:	1c31      	adds	r1, r6, #0
    47be:	1c22      	adds	r2, r4, #0
    47c0:	1c28      	adds	r0, r5, #0
    47c2:	f7ff ff36 	bl	4632 <__multiply>
    47c6:	1c31      	adds	r1, r6, #0
    47c8:	1c07      	adds	r7, r0, #0
    47ca:	1c28      	adds	r0, r5, #0
    47cc:	f7ff fe88 	bl	44e0 <_Bfree>
    47d0:	1c3e      	adds	r6, r7, #0
    47d2:	e7e8      	b.n	47a6 <__pow5mult+0x56>
    47d4:	1c28      	adds	r0, r5, #0
    47d6:	1c21      	adds	r1, r4, #0
    47d8:	1c22      	adds	r2, r4, #0
    47da:	f7ff ff2a 	bl	4632 <__multiply>
    47de:	2300      	movs	r3, #0
    47e0:	6020      	str	r0, [r4, #0]
    47e2:	6003      	str	r3, [r0, #0]
    47e4:	e7e6      	b.n	47b4 <__pow5mult+0x64>
    47e6:	1c30      	adds	r0, r6, #0
    47e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    47ea:	46c0      	nop			; (mov r8, r8)
    47ec:	000085f8 	.word	0x000085f8
    47f0:	00000271 	.word	0x00000271

000047f4 <__lshift>:
    47f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    47f6:	1c0c      	adds	r4, r1, #0
    47f8:	b085      	sub	sp, #20
    47fa:	9003      	str	r0, [sp, #12]
    47fc:	6920      	ldr	r0, [r4, #16]
    47fe:	1155      	asrs	r5, r2, #5
    4800:	1828      	adds	r0, r5, r0
    4802:	9002      	str	r0, [sp, #8]
    4804:	6849      	ldr	r1, [r1, #4]
    4806:	3001      	adds	r0, #1
    4808:	68a3      	ldr	r3, [r4, #8]
    480a:	1c17      	adds	r7, r2, #0
    480c:	9000      	str	r0, [sp, #0]
    480e:	9a00      	ldr	r2, [sp, #0]
    4810:	429a      	cmp	r2, r3
    4812:	dd02      	ble.n	481a <__lshift+0x26>
    4814:	3101      	adds	r1, #1
    4816:	005b      	lsls	r3, r3, #1
    4818:	e7f9      	b.n	480e <__lshift+0x1a>
    481a:	9803      	ldr	r0, [sp, #12]
    481c:	f7ff fe28 	bl	4470 <_Balloc>
    4820:	1c02      	adds	r2, r0, #0
    4822:	1c06      	adds	r6, r0, #0
    4824:	3214      	adds	r2, #20
    4826:	2300      	movs	r3, #0
    4828:	42ab      	cmp	r3, r5
    482a:	da04      	bge.n	4836 <__lshift+0x42>
    482c:	0099      	lsls	r1, r3, #2
    482e:	2000      	movs	r0, #0
    4830:	5050      	str	r0, [r2, r1]
    4832:	3301      	adds	r3, #1
    4834:	e7f8      	b.n	4828 <__lshift+0x34>
    4836:	43eb      	mvns	r3, r5
    4838:	17db      	asrs	r3, r3, #31
    483a:	401d      	ands	r5, r3
    483c:	00ad      	lsls	r5, r5, #2
    483e:	6920      	ldr	r0, [r4, #16]
    4840:	1955      	adds	r5, r2, r5
    4842:	1c22      	adds	r2, r4, #0
    4844:	3214      	adds	r2, #20
    4846:	0083      	lsls	r3, r0, #2
    4848:	189b      	adds	r3, r3, r2
    484a:	469c      	mov	ip, r3
    484c:	231f      	movs	r3, #31
    484e:	401f      	ands	r7, r3
    4850:	d014      	beq.n	487c <__lshift+0x88>
    4852:	2320      	movs	r3, #32
    4854:	1bdb      	subs	r3, r3, r7
    4856:	9301      	str	r3, [sp, #4]
    4858:	2300      	movs	r3, #0
    485a:	6810      	ldr	r0, [r2, #0]
    485c:	1c29      	adds	r1, r5, #0
    485e:	40b8      	lsls	r0, r7
    4860:	4303      	orrs	r3, r0
    4862:	c508      	stmia	r5!, {r3}
    4864:	ca08      	ldmia	r2!, {r3}
    4866:	9801      	ldr	r0, [sp, #4]
    4868:	40c3      	lsrs	r3, r0
    486a:	4594      	cmp	ip, r2
    486c:	d8f5      	bhi.n	485a <__lshift+0x66>
    486e:	604b      	str	r3, [r1, #4]
    4870:	2b00      	cmp	r3, #0
    4872:	d007      	beq.n	4884 <__lshift+0x90>
    4874:	9902      	ldr	r1, [sp, #8]
    4876:	3102      	adds	r1, #2
    4878:	9100      	str	r1, [sp, #0]
    487a:	e003      	b.n	4884 <__lshift+0x90>
    487c:	ca08      	ldmia	r2!, {r3}
    487e:	c508      	stmia	r5!, {r3}
    4880:	4594      	cmp	ip, r2
    4882:	d8fb      	bhi.n	487c <__lshift+0x88>
    4884:	9b00      	ldr	r3, [sp, #0]
    4886:	9803      	ldr	r0, [sp, #12]
    4888:	3b01      	subs	r3, #1
    488a:	6133      	str	r3, [r6, #16]
    488c:	1c21      	adds	r1, r4, #0
    488e:	f7ff fe27 	bl	44e0 <_Bfree>
    4892:	1c30      	adds	r0, r6, #0
    4894:	b005      	add	sp, #20
    4896:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004898 <__mcmp>:
    4898:	b510      	push	{r4, lr}
    489a:	6902      	ldr	r2, [r0, #16]
    489c:	690c      	ldr	r4, [r1, #16]
    489e:	1c03      	adds	r3, r0, #0
    48a0:	1b10      	subs	r0, r2, r4
    48a2:	d113      	bne.n	48cc <__mcmp+0x34>
    48a4:	1c1a      	adds	r2, r3, #0
    48a6:	00a0      	lsls	r0, r4, #2
    48a8:	3214      	adds	r2, #20
    48aa:	3114      	adds	r1, #20
    48ac:	1813      	adds	r3, r2, r0
    48ae:	1809      	adds	r1, r1, r0
    48b0:	3b04      	subs	r3, #4
    48b2:	3904      	subs	r1, #4
    48b4:	681c      	ldr	r4, [r3, #0]
    48b6:	6808      	ldr	r0, [r1, #0]
    48b8:	4284      	cmp	r4, r0
    48ba:	d004      	beq.n	48c6 <__mcmp+0x2e>
    48bc:	4284      	cmp	r4, r0
    48be:	4180      	sbcs	r0, r0
    48c0:	2301      	movs	r3, #1
    48c2:	4318      	orrs	r0, r3
    48c4:	e002      	b.n	48cc <__mcmp+0x34>
    48c6:	4293      	cmp	r3, r2
    48c8:	d8f2      	bhi.n	48b0 <__mcmp+0x18>
    48ca:	2000      	movs	r0, #0
    48cc:	bd10      	pop	{r4, pc}

000048ce <__mdiff>:
    48ce:	b5f0      	push	{r4, r5, r6, r7, lr}
    48d0:	1c07      	adds	r7, r0, #0
    48d2:	b085      	sub	sp, #20
    48d4:	1c08      	adds	r0, r1, #0
    48d6:	1c0d      	adds	r5, r1, #0
    48d8:	1c11      	adds	r1, r2, #0
    48da:	1c14      	adds	r4, r2, #0
    48dc:	f7ff ffdc 	bl	4898 <__mcmp>
    48e0:	1e06      	subs	r6, r0, #0
    48e2:	d107      	bne.n	48f4 <__mdiff+0x26>
    48e4:	1c38      	adds	r0, r7, #0
    48e6:	1c31      	adds	r1, r6, #0
    48e8:	f7ff fdc2 	bl	4470 <_Balloc>
    48ec:	2301      	movs	r3, #1
    48ee:	6103      	str	r3, [r0, #16]
    48f0:	6146      	str	r6, [r0, #20]
    48f2:	e050      	b.n	4996 <__mdiff+0xc8>
    48f4:	2800      	cmp	r0, #0
    48f6:	db01      	blt.n	48fc <__mdiff+0x2e>
    48f8:	2600      	movs	r6, #0
    48fa:	e003      	b.n	4904 <__mdiff+0x36>
    48fc:	1c2b      	adds	r3, r5, #0
    48fe:	2601      	movs	r6, #1
    4900:	1c25      	adds	r5, r4, #0
    4902:	1c1c      	adds	r4, r3, #0
    4904:	6869      	ldr	r1, [r5, #4]
    4906:	1c38      	adds	r0, r7, #0
    4908:	f7ff fdb2 	bl	4470 <_Balloc>
    490c:	692a      	ldr	r2, [r5, #16]
    490e:	1c2b      	adds	r3, r5, #0
    4910:	3314      	adds	r3, #20
    4912:	0091      	lsls	r1, r2, #2
    4914:	1859      	adds	r1, r3, r1
    4916:	9102      	str	r1, [sp, #8]
    4918:	6921      	ldr	r1, [r4, #16]
    491a:	1c25      	adds	r5, r4, #0
    491c:	3514      	adds	r5, #20
    491e:	0089      	lsls	r1, r1, #2
    4920:	1869      	adds	r1, r5, r1
    4922:	1c04      	adds	r4, r0, #0
    4924:	9103      	str	r1, [sp, #12]
    4926:	60c6      	str	r6, [r0, #12]
    4928:	3414      	adds	r4, #20
    492a:	2100      	movs	r1, #0
    492c:	cb40      	ldmia	r3!, {r6}
    492e:	cd80      	ldmia	r5!, {r7}
    4930:	46b4      	mov	ip, r6
    4932:	b2b6      	uxth	r6, r6
    4934:	1871      	adds	r1, r6, r1
    4936:	b2be      	uxth	r6, r7
    4938:	1b8e      	subs	r6, r1, r6
    493a:	4661      	mov	r1, ip
    493c:	9601      	str	r6, [sp, #4]
    493e:	0c3f      	lsrs	r7, r7, #16
    4940:	0c0e      	lsrs	r6, r1, #16
    4942:	1bf7      	subs	r7, r6, r7
    4944:	9e01      	ldr	r6, [sp, #4]
    4946:	3404      	adds	r4, #4
    4948:	1431      	asrs	r1, r6, #16
    494a:	187f      	adds	r7, r7, r1
    494c:	1439      	asrs	r1, r7, #16
    494e:	043f      	lsls	r7, r7, #16
    4950:	9700      	str	r7, [sp, #0]
    4952:	9f01      	ldr	r7, [sp, #4]
    4954:	1f26      	subs	r6, r4, #4
    4956:	46b4      	mov	ip, r6
    4958:	b2be      	uxth	r6, r7
    495a:	9f00      	ldr	r7, [sp, #0]
    495c:	4337      	orrs	r7, r6
    495e:	4666      	mov	r6, ip
    4960:	6037      	str	r7, [r6, #0]
    4962:	9f03      	ldr	r7, [sp, #12]
    4964:	42bd      	cmp	r5, r7
    4966:	d3e1      	bcc.n	492c <__mdiff+0x5e>
    4968:	9e02      	ldr	r6, [sp, #8]
    496a:	1c25      	adds	r5, r4, #0
    496c:	42b3      	cmp	r3, r6
    496e:	d20b      	bcs.n	4988 <__mdiff+0xba>
    4970:	cb80      	ldmia	r3!, {r7}
    4972:	b2bd      	uxth	r5, r7
    4974:	186d      	adds	r5, r5, r1
    4976:	142e      	asrs	r6, r5, #16
    4978:	0c3f      	lsrs	r7, r7, #16
    497a:	19f6      	adds	r6, r6, r7
    497c:	1431      	asrs	r1, r6, #16
    497e:	b2ad      	uxth	r5, r5
    4980:	0436      	lsls	r6, r6, #16
    4982:	4335      	orrs	r5, r6
    4984:	c420      	stmia	r4!, {r5}
    4986:	e7ef      	b.n	4968 <__mdiff+0x9a>
    4988:	3d04      	subs	r5, #4
    498a:	682f      	ldr	r7, [r5, #0]
    498c:	2f00      	cmp	r7, #0
    498e:	d101      	bne.n	4994 <__mdiff+0xc6>
    4990:	3a01      	subs	r2, #1
    4992:	e7f9      	b.n	4988 <__mdiff+0xba>
    4994:	6102      	str	r2, [r0, #16]
    4996:	b005      	add	sp, #20
    4998:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0000499c <__d2b>:
    499c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    499e:	2101      	movs	r1, #1
    49a0:	1c1d      	adds	r5, r3, #0
    49a2:	1c14      	adds	r4, r2, #0
    49a4:	f7ff fd64 	bl	4470 <_Balloc>
    49a8:	006f      	lsls	r7, r5, #1
    49aa:	032b      	lsls	r3, r5, #12
    49ac:	1c06      	adds	r6, r0, #0
    49ae:	0b1b      	lsrs	r3, r3, #12
    49b0:	0d7f      	lsrs	r7, r7, #21
    49b2:	d002      	beq.n	49ba <__d2b+0x1e>
    49b4:	2280      	movs	r2, #128	; 0x80
    49b6:	0352      	lsls	r2, r2, #13
    49b8:	4313      	orrs	r3, r2
    49ba:	9301      	str	r3, [sp, #4]
    49bc:	2c00      	cmp	r4, #0
    49be:	d019      	beq.n	49f4 <__d2b+0x58>
    49c0:	4668      	mov	r0, sp
    49c2:	9400      	str	r4, [sp, #0]
    49c4:	f7ff fdff 	bl	45c6 <__lo0bits>
    49c8:	9a00      	ldr	r2, [sp, #0]
    49ca:	2800      	cmp	r0, #0
    49cc:	d009      	beq.n	49e2 <__d2b+0x46>
    49ce:	9b01      	ldr	r3, [sp, #4]
    49d0:	2120      	movs	r1, #32
    49d2:	1c1c      	adds	r4, r3, #0
    49d4:	1a09      	subs	r1, r1, r0
    49d6:	408c      	lsls	r4, r1
    49d8:	4322      	orrs	r2, r4
    49da:	40c3      	lsrs	r3, r0
    49dc:	6172      	str	r2, [r6, #20]
    49de:	9301      	str	r3, [sp, #4]
    49e0:	e000      	b.n	49e4 <__d2b+0x48>
    49e2:	6172      	str	r2, [r6, #20]
    49e4:	9c01      	ldr	r4, [sp, #4]
    49e6:	61b4      	str	r4, [r6, #24]
    49e8:	4263      	negs	r3, r4
    49ea:	4163      	adcs	r3, r4
    49ec:	2402      	movs	r4, #2
    49ee:	1ae4      	subs	r4, r4, r3
    49f0:	6134      	str	r4, [r6, #16]
    49f2:	e007      	b.n	4a04 <__d2b+0x68>
    49f4:	a801      	add	r0, sp, #4
    49f6:	f7ff fde6 	bl	45c6 <__lo0bits>
    49fa:	9901      	ldr	r1, [sp, #4]
    49fc:	2401      	movs	r4, #1
    49fe:	6171      	str	r1, [r6, #20]
    4a00:	6134      	str	r4, [r6, #16]
    4a02:	3020      	adds	r0, #32
    4a04:	2f00      	cmp	r7, #0
    4a06:	d009      	beq.n	4a1c <__d2b+0x80>
    4a08:	4a0d      	ldr	r2, [pc, #52]	; (4a40 <__d2b+0xa4>)
    4a0a:	9c08      	ldr	r4, [sp, #32]
    4a0c:	18bf      	adds	r7, r7, r2
    4a0e:	183f      	adds	r7, r7, r0
    4a10:	6027      	str	r7, [r4, #0]
    4a12:	2335      	movs	r3, #53	; 0x35
    4a14:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4a16:	1a18      	subs	r0, r3, r0
    4a18:	6020      	str	r0, [r4, #0]
    4a1a:	e00e      	b.n	4a3a <__d2b+0x9e>
    4a1c:	4909      	ldr	r1, [pc, #36]	; (4a44 <__d2b+0xa8>)
    4a1e:	9a08      	ldr	r2, [sp, #32]
    4a20:	1840      	adds	r0, r0, r1
    4a22:	4909      	ldr	r1, [pc, #36]	; (4a48 <__d2b+0xac>)
    4a24:	6010      	str	r0, [r2, #0]
    4a26:	1863      	adds	r3, r4, r1
    4a28:	009b      	lsls	r3, r3, #2
    4a2a:	18f3      	adds	r3, r6, r3
    4a2c:	6958      	ldr	r0, [r3, #20]
    4a2e:	f7ff fdae 	bl	458e <__hi0bits>
    4a32:	0164      	lsls	r4, r4, #5
    4a34:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4a36:	1a24      	subs	r4, r4, r0
    4a38:	6014      	str	r4, [r2, #0]
    4a3a:	1c30      	adds	r0, r6, #0
    4a3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4a3e:	46c0      	nop			; (mov r8, r8)
    4a40:	fffffbcd 	.word	0xfffffbcd
    4a44:	fffffbce 	.word	0xfffffbce
    4a48:	3fffffff 	.word	0x3fffffff

00004a4c <_calloc_r>:
    4a4c:	b538      	push	{r3, r4, r5, lr}
    4a4e:	1c15      	adds	r5, r2, #0
    4a50:	434d      	muls	r5, r1
    4a52:	1c29      	adds	r1, r5, #0
    4a54:	f000 f850 	bl	4af8 <_malloc_r>
    4a58:	1e04      	subs	r4, r0, #0
    4a5a:	d003      	beq.n	4a64 <_calloc_r+0x18>
    4a5c:	2100      	movs	r1, #0
    4a5e:	1c2a      	adds	r2, r5, #0
    4a60:	f7fe f93d 	bl	2cde <memset>
    4a64:	1c20      	adds	r0, r4, #0
    4a66:	bd38      	pop	{r3, r4, r5, pc}

00004a68 <_free_r>:
    4a68:	b530      	push	{r4, r5, lr}
    4a6a:	2900      	cmp	r1, #0
    4a6c:	d040      	beq.n	4af0 <_free_r+0x88>
    4a6e:	3904      	subs	r1, #4
    4a70:	680b      	ldr	r3, [r1, #0]
    4a72:	2b00      	cmp	r3, #0
    4a74:	da00      	bge.n	4a78 <_free_r+0x10>
    4a76:	18c9      	adds	r1, r1, r3
    4a78:	4a1e      	ldr	r2, [pc, #120]	; (4af4 <_free_r+0x8c>)
    4a7a:	6813      	ldr	r3, [r2, #0]
    4a7c:	1c14      	adds	r4, r2, #0
    4a7e:	2b00      	cmp	r3, #0
    4a80:	d102      	bne.n	4a88 <_free_r+0x20>
    4a82:	604b      	str	r3, [r1, #4]
    4a84:	6011      	str	r1, [r2, #0]
    4a86:	e033      	b.n	4af0 <_free_r+0x88>
    4a88:	4299      	cmp	r1, r3
    4a8a:	d20f      	bcs.n	4aac <_free_r+0x44>
    4a8c:	6808      	ldr	r0, [r1, #0]
    4a8e:	180a      	adds	r2, r1, r0
    4a90:	429a      	cmp	r2, r3
    4a92:	d105      	bne.n	4aa0 <_free_r+0x38>
    4a94:	6813      	ldr	r3, [r2, #0]
    4a96:	6852      	ldr	r2, [r2, #4]
    4a98:	18c0      	adds	r0, r0, r3
    4a9a:	6008      	str	r0, [r1, #0]
    4a9c:	604a      	str	r2, [r1, #4]
    4a9e:	e000      	b.n	4aa2 <_free_r+0x3a>
    4aa0:	604b      	str	r3, [r1, #4]
    4aa2:	6021      	str	r1, [r4, #0]
    4aa4:	e024      	b.n	4af0 <_free_r+0x88>
    4aa6:	428a      	cmp	r2, r1
    4aa8:	d803      	bhi.n	4ab2 <_free_r+0x4a>
    4aaa:	1c13      	adds	r3, r2, #0
    4aac:	685a      	ldr	r2, [r3, #4]
    4aae:	2a00      	cmp	r2, #0
    4ab0:	d1f9      	bne.n	4aa6 <_free_r+0x3e>
    4ab2:	681d      	ldr	r5, [r3, #0]
    4ab4:	195c      	adds	r4, r3, r5
    4ab6:	428c      	cmp	r4, r1
    4ab8:	d10b      	bne.n	4ad2 <_free_r+0x6a>
    4aba:	6809      	ldr	r1, [r1, #0]
    4abc:	1869      	adds	r1, r5, r1
    4abe:	1858      	adds	r0, r3, r1
    4ac0:	6019      	str	r1, [r3, #0]
    4ac2:	4290      	cmp	r0, r2
    4ac4:	d114      	bne.n	4af0 <_free_r+0x88>
    4ac6:	6814      	ldr	r4, [r2, #0]
    4ac8:	6852      	ldr	r2, [r2, #4]
    4aca:	1909      	adds	r1, r1, r4
    4acc:	6019      	str	r1, [r3, #0]
    4ace:	605a      	str	r2, [r3, #4]
    4ad0:	e00e      	b.n	4af0 <_free_r+0x88>
    4ad2:	428c      	cmp	r4, r1
    4ad4:	d902      	bls.n	4adc <_free_r+0x74>
    4ad6:	230c      	movs	r3, #12
    4ad8:	6003      	str	r3, [r0, #0]
    4ada:	e009      	b.n	4af0 <_free_r+0x88>
    4adc:	6808      	ldr	r0, [r1, #0]
    4ade:	180c      	adds	r4, r1, r0
    4ae0:	4294      	cmp	r4, r2
    4ae2:	d103      	bne.n	4aec <_free_r+0x84>
    4ae4:	6814      	ldr	r4, [r2, #0]
    4ae6:	6852      	ldr	r2, [r2, #4]
    4ae8:	1900      	adds	r0, r0, r4
    4aea:	6008      	str	r0, [r1, #0]
    4aec:	604a      	str	r2, [r1, #4]
    4aee:	6059      	str	r1, [r3, #4]
    4af0:	bd30      	pop	{r4, r5, pc}
    4af2:	46c0      	nop			; (mov r8, r8)
    4af4:	20000208 	.word	0x20000208

00004af8 <_malloc_r>:
    4af8:	b570      	push	{r4, r5, r6, lr}
    4afa:	2303      	movs	r3, #3
    4afc:	1ccd      	adds	r5, r1, #3
    4afe:	439d      	bics	r5, r3
    4b00:	3508      	adds	r5, #8
    4b02:	1c06      	adds	r6, r0, #0
    4b04:	2d0c      	cmp	r5, #12
    4b06:	d201      	bcs.n	4b0c <_malloc_r+0x14>
    4b08:	250c      	movs	r5, #12
    4b0a:	e001      	b.n	4b10 <_malloc_r+0x18>
    4b0c:	2d00      	cmp	r5, #0
    4b0e:	db3f      	blt.n	4b90 <_malloc_r+0x98>
    4b10:	428d      	cmp	r5, r1
    4b12:	d33d      	bcc.n	4b90 <_malloc_r+0x98>
    4b14:	4b20      	ldr	r3, [pc, #128]	; (4b98 <_malloc_r+0xa0>)
    4b16:	681c      	ldr	r4, [r3, #0]
    4b18:	1c1a      	adds	r2, r3, #0
    4b1a:	1c21      	adds	r1, r4, #0
    4b1c:	2900      	cmp	r1, #0
    4b1e:	d013      	beq.n	4b48 <_malloc_r+0x50>
    4b20:	6808      	ldr	r0, [r1, #0]
    4b22:	1b43      	subs	r3, r0, r5
    4b24:	d40d      	bmi.n	4b42 <_malloc_r+0x4a>
    4b26:	2b0b      	cmp	r3, #11
    4b28:	d902      	bls.n	4b30 <_malloc_r+0x38>
    4b2a:	600b      	str	r3, [r1, #0]
    4b2c:	18cc      	adds	r4, r1, r3
    4b2e:	e01e      	b.n	4b6e <_malloc_r+0x76>
    4b30:	428c      	cmp	r4, r1
    4b32:	d102      	bne.n	4b3a <_malloc_r+0x42>
    4b34:	6863      	ldr	r3, [r4, #4]
    4b36:	6013      	str	r3, [r2, #0]
    4b38:	e01a      	b.n	4b70 <_malloc_r+0x78>
    4b3a:	6848      	ldr	r0, [r1, #4]
    4b3c:	6060      	str	r0, [r4, #4]
    4b3e:	1c0c      	adds	r4, r1, #0
    4b40:	e016      	b.n	4b70 <_malloc_r+0x78>
    4b42:	1c0c      	adds	r4, r1, #0
    4b44:	6849      	ldr	r1, [r1, #4]
    4b46:	e7e9      	b.n	4b1c <_malloc_r+0x24>
    4b48:	4c14      	ldr	r4, [pc, #80]	; (4b9c <_malloc_r+0xa4>)
    4b4a:	6820      	ldr	r0, [r4, #0]
    4b4c:	2800      	cmp	r0, #0
    4b4e:	d103      	bne.n	4b58 <_malloc_r+0x60>
    4b50:	1c30      	adds	r0, r6, #0
    4b52:	f000 f84f 	bl	4bf4 <_sbrk_r>
    4b56:	6020      	str	r0, [r4, #0]
    4b58:	1c30      	adds	r0, r6, #0
    4b5a:	1c29      	adds	r1, r5, #0
    4b5c:	f000 f84a 	bl	4bf4 <_sbrk_r>
    4b60:	1c43      	adds	r3, r0, #1
    4b62:	d015      	beq.n	4b90 <_malloc_r+0x98>
    4b64:	1cc4      	adds	r4, r0, #3
    4b66:	2303      	movs	r3, #3
    4b68:	439c      	bics	r4, r3
    4b6a:	4284      	cmp	r4, r0
    4b6c:	d10a      	bne.n	4b84 <_malloc_r+0x8c>
    4b6e:	6025      	str	r5, [r4, #0]
    4b70:	1c20      	adds	r0, r4, #0
    4b72:	300b      	adds	r0, #11
    4b74:	2207      	movs	r2, #7
    4b76:	1d23      	adds	r3, r4, #4
    4b78:	4390      	bics	r0, r2
    4b7a:	1ac3      	subs	r3, r0, r3
    4b7c:	d00b      	beq.n	4b96 <_malloc_r+0x9e>
    4b7e:	425a      	negs	r2, r3
    4b80:	50e2      	str	r2, [r4, r3]
    4b82:	e008      	b.n	4b96 <_malloc_r+0x9e>
    4b84:	1a21      	subs	r1, r4, r0
    4b86:	1c30      	adds	r0, r6, #0
    4b88:	f000 f834 	bl	4bf4 <_sbrk_r>
    4b8c:	3001      	adds	r0, #1
    4b8e:	d1ee      	bne.n	4b6e <_malloc_r+0x76>
    4b90:	230c      	movs	r3, #12
    4b92:	6033      	str	r3, [r6, #0]
    4b94:	2000      	movs	r0, #0
    4b96:	bd70      	pop	{r4, r5, r6, pc}
    4b98:	20000208 	.word	0x20000208
    4b9c:	20000204 	.word	0x20000204

00004ba0 <__fpclassifyd>:
    4ba0:	b530      	push	{r4, r5, lr}
    4ba2:	1c0b      	adds	r3, r1, #0
    4ba4:	1c04      	adds	r4, r0, #0
    4ba6:	1c02      	adds	r2, r0, #0
    4ba8:	431c      	orrs	r4, r3
    4baa:	2002      	movs	r0, #2
    4bac:	2c00      	cmp	r4, #0
    4bae:	d017      	beq.n	4be0 <__fpclassifyd+0x40>
    4bb0:	2480      	movs	r4, #128	; 0x80
    4bb2:	0624      	lsls	r4, r4, #24
    4bb4:	42a3      	cmp	r3, r4
    4bb6:	d101      	bne.n	4bbc <__fpclassifyd+0x1c>
    4bb8:	2a00      	cmp	r2, #0
    4bba:	d011      	beq.n	4be0 <__fpclassifyd+0x40>
    4bbc:	4809      	ldr	r0, [pc, #36]	; (4be4 <__fpclassifyd+0x44>)
    4bbe:	0059      	lsls	r1, r3, #1
    4bc0:	0849      	lsrs	r1, r1, #1
    4bc2:	4c09      	ldr	r4, [pc, #36]	; (4be8 <__fpclassifyd+0x48>)
    4bc4:	180d      	adds	r5, r1, r0
    4bc6:	2004      	movs	r0, #4
    4bc8:	42a5      	cmp	r5, r4
    4bca:	d909      	bls.n	4be0 <__fpclassifyd+0x40>
    4bcc:	4c07      	ldr	r4, [pc, #28]	; (4bec <__fpclassifyd+0x4c>)
    4bce:	2003      	movs	r0, #3
    4bd0:	42a1      	cmp	r1, r4
    4bd2:	d905      	bls.n	4be0 <__fpclassifyd+0x40>
    4bd4:	4c06      	ldr	r4, [pc, #24]	; (4bf0 <__fpclassifyd+0x50>)
    4bd6:	2000      	movs	r0, #0
    4bd8:	42a1      	cmp	r1, r4
    4bda:	d101      	bne.n	4be0 <__fpclassifyd+0x40>
    4bdc:	4250      	negs	r0, r2
    4bde:	4150      	adcs	r0, r2
    4be0:	bd30      	pop	{r4, r5, pc}
    4be2:	46c0      	nop			; (mov r8, r8)
    4be4:	fff00000 	.word	0xfff00000
    4be8:	7fdfffff 	.word	0x7fdfffff
    4bec:	000fffff 	.word	0x000fffff
    4bf0:	7ff00000 	.word	0x7ff00000

00004bf4 <_sbrk_r>:
    4bf4:	b538      	push	{r3, r4, r5, lr}
    4bf6:	4c07      	ldr	r4, [pc, #28]	; (4c14 <_sbrk_r+0x20>)
    4bf8:	2300      	movs	r3, #0
    4bfa:	1c05      	adds	r5, r0, #0
    4bfc:	1c08      	adds	r0, r1, #0
    4bfe:	6023      	str	r3, [r4, #0]
    4c00:	f7fd fe94 	bl	292c <_sbrk>
    4c04:	1c43      	adds	r3, r0, #1
    4c06:	d103      	bne.n	4c10 <_sbrk_r+0x1c>
    4c08:	6823      	ldr	r3, [r4, #0]
    4c0a:	2b00      	cmp	r3, #0
    4c0c:	d000      	beq.n	4c10 <_sbrk_r+0x1c>
    4c0e:	602b      	str	r3, [r5, #0]
    4c10:	bd38      	pop	{r3, r4, r5, pc}
    4c12:	46c0      	nop			; (mov r8, r8)
    4c14:	20000ae8 	.word	0x20000ae8

00004c18 <__sread>:
    4c18:	b538      	push	{r3, r4, r5, lr}
    4c1a:	1c0c      	adds	r4, r1, #0
    4c1c:	250e      	movs	r5, #14
    4c1e:	5f49      	ldrsh	r1, [r1, r5]
    4c20:	f000 f888 	bl	4d34 <_read_r>
    4c24:	2800      	cmp	r0, #0
    4c26:	db03      	blt.n	4c30 <__sread+0x18>
    4c28:	6d62      	ldr	r2, [r4, #84]	; 0x54
    4c2a:	1813      	adds	r3, r2, r0
    4c2c:	6563      	str	r3, [r4, #84]	; 0x54
    4c2e:	e003      	b.n	4c38 <__sread+0x20>
    4c30:	89a2      	ldrh	r2, [r4, #12]
    4c32:	4b02      	ldr	r3, [pc, #8]	; (4c3c <__sread+0x24>)
    4c34:	4013      	ands	r3, r2
    4c36:	81a3      	strh	r3, [r4, #12]
    4c38:	bd38      	pop	{r3, r4, r5, pc}
    4c3a:	46c0      	nop			; (mov r8, r8)
    4c3c:	ffffefff 	.word	0xffffefff

00004c40 <__swrite>:
    4c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c42:	1c1e      	adds	r6, r3, #0
    4c44:	898b      	ldrh	r3, [r1, #12]
    4c46:	1c05      	adds	r5, r0, #0
    4c48:	1c0c      	adds	r4, r1, #0
    4c4a:	1c17      	adds	r7, r2, #0
    4c4c:	05da      	lsls	r2, r3, #23
    4c4e:	d505      	bpl.n	4c5c <__swrite+0x1c>
    4c50:	230e      	movs	r3, #14
    4c52:	5ec9      	ldrsh	r1, [r1, r3]
    4c54:	2200      	movs	r2, #0
    4c56:	2302      	movs	r3, #2
    4c58:	f000 f858 	bl	4d0c <_lseek_r>
    4c5c:	89a2      	ldrh	r2, [r4, #12]
    4c5e:	4b05      	ldr	r3, [pc, #20]	; (4c74 <__swrite+0x34>)
    4c60:	1c28      	adds	r0, r5, #0
    4c62:	4013      	ands	r3, r2
    4c64:	81a3      	strh	r3, [r4, #12]
    4c66:	220e      	movs	r2, #14
    4c68:	5ea1      	ldrsh	r1, [r4, r2]
    4c6a:	1c33      	adds	r3, r6, #0
    4c6c:	1c3a      	adds	r2, r7, #0
    4c6e:	f000 f827 	bl	4cc0 <_write_r>
    4c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4c74:	ffffefff 	.word	0xffffefff

00004c78 <__sseek>:
    4c78:	b538      	push	{r3, r4, r5, lr}
    4c7a:	1c0c      	adds	r4, r1, #0
    4c7c:	250e      	movs	r5, #14
    4c7e:	5f49      	ldrsh	r1, [r1, r5]
    4c80:	f000 f844 	bl	4d0c <_lseek_r>
    4c84:	89a3      	ldrh	r3, [r4, #12]
    4c86:	1c42      	adds	r2, r0, #1
    4c88:	d103      	bne.n	4c92 <__sseek+0x1a>
    4c8a:	4a05      	ldr	r2, [pc, #20]	; (4ca0 <__sseek+0x28>)
    4c8c:	4013      	ands	r3, r2
    4c8e:	81a3      	strh	r3, [r4, #12]
    4c90:	e004      	b.n	4c9c <__sseek+0x24>
    4c92:	2280      	movs	r2, #128	; 0x80
    4c94:	0152      	lsls	r2, r2, #5
    4c96:	4313      	orrs	r3, r2
    4c98:	81a3      	strh	r3, [r4, #12]
    4c9a:	6560      	str	r0, [r4, #84]	; 0x54
    4c9c:	bd38      	pop	{r3, r4, r5, pc}
    4c9e:	46c0      	nop			; (mov r8, r8)
    4ca0:	ffffefff 	.word	0xffffefff

00004ca4 <__sclose>:
    4ca4:	b508      	push	{r3, lr}
    4ca6:	230e      	movs	r3, #14
    4ca8:	5ec9      	ldrsh	r1, [r1, r3]
    4caa:	f000 f81d 	bl	4ce8 <_close_r>
    4cae:	bd08      	pop	{r3, pc}

00004cb0 <strlen>:
    4cb0:	2300      	movs	r3, #0
    4cb2:	5cc2      	ldrb	r2, [r0, r3]
    4cb4:	3301      	adds	r3, #1
    4cb6:	2a00      	cmp	r2, #0
    4cb8:	d1fb      	bne.n	4cb2 <strlen+0x2>
    4cba:	1e58      	subs	r0, r3, #1
    4cbc:	4770      	bx	lr
	...

00004cc0 <_write_r>:
    4cc0:	b538      	push	{r3, r4, r5, lr}
    4cc2:	4c08      	ldr	r4, [pc, #32]	; (4ce4 <_write_r+0x24>)
    4cc4:	1c05      	adds	r5, r0, #0
    4cc6:	2000      	movs	r0, #0
    4cc8:	6020      	str	r0, [r4, #0]
    4cca:	1c08      	adds	r0, r1, #0
    4ccc:	1c11      	adds	r1, r2, #0
    4cce:	1c1a      	adds	r2, r3, #0
    4cd0:	f7fb ff3a 	bl	b48 <_write>
    4cd4:	1c43      	adds	r3, r0, #1
    4cd6:	d103      	bne.n	4ce0 <_write_r+0x20>
    4cd8:	6823      	ldr	r3, [r4, #0]
    4cda:	2b00      	cmp	r3, #0
    4cdc:	d000      	beq.n	4ce0 <_write_r+0x20>
    4cde:	602b      	str	r3, [r5, #0]
    4ce0:	bd38      	pop	{r3, r4, r5, pc}
    4ce2:	46c0      	nop			; (mov r8, r8)
    4ce4:	20000ae8 	.word	0x20000ae8

00004ce8 <_close_r>:
    4ce8:	b538      	push	{r3, r4, r5, lr}
    4cea:	4c07      	ldr	r4, [pc, #28]	; (4d08 <_close_r+0x20>)
    4cec:	2300      	movs	r3, #0
    4cee:	1c05      	adds	r5, r0, #0
    4cf0:	1c08      	adds	r0, r1, #0
    4cf2:	6023      	str	r3, [r4, #0]
    4cf4:	f7fd fe2c 	bl	2950 <_close>
    4cf8:	1c43      	adds	r3, r0, #1
    4cfa:	d103      	bne.n	4d04 <_close_r+0x1c>
    4cfc:	6823      	ldr	r3, [r4, #0]
    4cfe:	2b00      	cmp	r3, #0
    4d00:	d000      	beq.n	4d04 <_close_r+0x1c>
    4d02:	602b      	str	r3, [r5, #0]
    4d04:	bd38      	pop	{r3, r4, r5, pc}
    4d06:	46c0      	nop			; (mov r8, r8)
    4d08:	20000ae8 	.word	0x20000ae8

00004d0c <_lseek_r>:
    4d0c:	b538      	push	{r3, r4, r5, lr}
    4d0e:	4c08      	ldr	r4, [pc, #32]	; (4d30 <_lseek_r+0x24>)
    4d10:	1c05      	adds	r5, r0, #0
    4d12:	2000      	movs	r0, #0
    4d14:	6020      	str	r0, [r4, #0]
    4d16:	1c08      	adds	r0, r1, #0
    4d18:	1c11      	adds	r1, r2, #0
    4d1a:	1c1a      	adds	r2, r3, #0
    4d1c:	f7fd fe1c 	bl	2958 <_lseek>
    4d20:	1c43      	adds	r3, r0, #1
    4d22:	d103      	bne.n	4d2c <_lseek_r+0x20>
    4d24:	6823      	ldr	r3, [r4, #0]
    4d26:	2b00      	cmp	r3, #0
    4d28:	d000      	beq.n	4d2c <_lseek_r+0x20>
    4d2a:	602b      	str	r3, [r5, #0]
    4d2c:	bd38      	pop	{r3, r4, r5, pc}
    4d2e:	46c0      	nop			; (mov r8, r8)
    4d30:	20000ae8 	.word	0x20000ae8

00004d34 <_read_r>:
    4d34:	b538      	push	{r3, r4, r5, lr}
    4d36:	4c08      	ldr	r4, [pc, #32]	; (4d58 <_read_r+0x24>)
    4d38:	1c05      	adds	r5, r0, #0
    4d3a:	2000      	movs	r0, #0
    4d3c:	6020      	str	r0, [r4, #0]
    4d3e:	1c08      	adds	r0, r1, #0
    4d40:	1c11      	adds	r1, r2, #0
    4d42:	1c1a      	adds	r2, r3, #0
    4d44:	f7fb fede 	bl	b04 <_read>
    4d48:	1c43      	adds	r3, r0, #1
    4d4a:	d103      	bne.n	4d54 <_read_r+0x20>
    4d4c:	6823      	ldr	r3, [r4, #0]
    4d4e:	2b00      	cmp	r3, #0
    4d50:	d000      	beq.n	4d54 <_read_r+0x20>
    4d52:	602b      	str	r3, [r5, #0]
    4d54:	bd38      	pop	{r3, r4, r5, pc}
    4d56:	46c0      	nop			; (mov r8, r8)
    4d58:	20000ae8 	.word	0x20000ae8

00004d5c <__gnu_thumb1_case_uqi>:
    4d5c:	b402      	push	{r1}
    4d5e:	4671      	mov	r1, lr
    4d60:	0849      	lsrs	r1, r1, #1
    4d62:	0049      	lsls	r1, r1, #1
    4d64:	5c09      	ldrb	r1, [r1, r0]
    4d66:	0049      	lsls	r1, r1, #1
    4d68:	448e      	add	lr, r1
    4d6a:	bc02      	pop	{r1}
    4d6c:	4770      	bx	lr
    4d6e:	46c0      	nop			; (mov r8, r8)

00004d70 <__aeabi_uidiv>:
    4d70:	2900      	cmp	r1, #0
    4d72:	d034      	beq.n	4dde <.udivsi3_skip_div0_test+0x6a>

00004d74 <.udivsi3_skip_div0_test>:
    4d74:	2301      	movs	r3, #1
    4d76:	2200      	movs	r2, #0
    4d78:	b410      	push	{r4}
    4d7a:	4288      	cmp	r0, r1
    4d7c:	d32c      	bcc.n	4dd8 <.udivsi3_skip_div0_test+0x64>
    4d7e:	2401      	movs	r4, #1
    4d80:	0724      	lsls	r4, r4, #28
    4d82:	42a1      	cmp	r1, r4
    4d84:	d204      	bcs.n	4d90 <.udivsi3_skip_div0_test+0x1c>
    4d86:	4281      	cmp	r1, r0
    4d88:	d202      	bcs.n	4d90 <.udivsi3_skip_div0_test+0x1c>
    4d8a:	0109      	lsls	r1, r1, #4
    4d8c:	011b      	lsls	r3, r3, #4
    4d8e:	e7f8      	b.n	4d82 <.udivsi3_skip_div0_test+0xe>
    4d90:	00e4      	lsls	r4, r4, #3
    4d92:	42a1      	cmp	r1, r4
    4d94:	d204      	bcs.n	4da0 <.udivsi3_skip_div0_test+0x2c>
    4d96:	4281      	cmp	r1, r0
    4d98:	d202      	bcs.n	4da0 <.udivsi3_skip_div0_test+0x2c>
    4d9a:	0049      	lsls	r1, r1, #1
    4d9c:	005b      	lsls	r3, r3, #1
    4d9e:	e7f8      	b.n	4d92 <.udivsi3_skip_div0_test+0x1e>
    4da0:	4288      	cmp	r0, r1
    4da2:	d301      	bcc.n	4da8 <.udivsi3_skip_div0_test+0x34>
    4da4:	1a40      	subs	r0, r0, r1
    4da6:	431a      	orrs	r2, r3
    4da8:	084c      	lsrs	r4, r1, #1
    4daa:	42a0      	cmp	r0, r4
    4dac:	d302      	bcc.n	4db4 <.udivsi3_skip_div0_test+0x40>
    4dae:	1b00      	subs	r0, r0, r4
    4db0:	085c      	lsrs	r4, r3, #1
    4db2:	4322      	orrs	r2, r4
    4db4:	088c      	lsrs	r4, r1, #2
    4db6:	42a0      	cmp	r0, r4
    4db8:	d302      	bcc.n	4dc0 <.udivsi3_skip_div0_test+0x4c>
    4dba:	1b00      	subs	r0, r0, r4
    4dbc:	089c      	lsrs	r4, r3, #2
    4dbe:	4322      	orrs	r2, r4
    4dc0:	08cc      	lsrs	r4, r1, #3
    4dc2:	42a0      	cmp	r0, r4
    4dc4:	d302      	bcc.n	4dcc <.udivsi3_skip_div0_test+0x58>
    4dc6:	1b00      	subs	r0, r0, r4
    4dc8:	08dc      	lsrs	r4, r3, #3
    4dca:	4322      	orrs	r2, r4
    4dcc:	2800      	cmp	r0, #0
    4dce:	d003      	beq.n	4dd8 <.udivsi3_skip_div0_test+0x64>
    4dd0:	091b      	lsrs	r3, r3, #4
    4dd2:	d001      	beq.n	4dd8 <.udivsi3_skip_div0_test+0x64>
    4dd4:	0909      	lsrs	r1, r1, #4
    4dd6:	e7e3      	b.n	4da0 <.udivsi3_skip_div0_test+0x2c>
    4dd8:	1c10      	adds	r0, r2, #0
    4dda:	bc10      	pop	{r4}
    4ddc:	4770      	bx	lr
    4dde:	2800      	cmp	r0, #0
    4de0:	d001      	beq.n	4de6 <.udivsi3_skip_div0_test+0x72>
    4de2:	2000      	movs	r0, #0
    4de4:	43c0      	mvns	r0, r0
    4de6:	b407      	push	{r0, r1, r2}
    4de8:	4802      	ldr	r0, [pc, #8]	; (4df4 <.udivsi3_skip_div0_test+0x80>)
    4dea:	a102      	add	r1, pc, #8	; (adr r1, 4df4 <.udivsi3_skip_div0_test+0x80>)
    4dec:	1840      	adds	r0, r0, r1
    4dee:	9002      	str	r0, [sp, #8]
    4df0:	bd03      	pop	{r0, r1, pc}
    4df2:	46c0      	nop			; (mov r8, r8)
    4df4:	000000d9 	.word	0x000000d9

00004df8 <__aeabi_uidivmod>:
    4df8:	2900      	cmp	r1, #0
    4dfa:	d0f0      	beq.n	4dde <.udivsi3_skip_div0_test+0x6a>
    4dfc:	b503      	push	{r0, r1, lr}
    4dfe:	f7ff ffb9 	bl	4d74 <.udivsi3_skip_div0_test>
    4e02:	bc0e      	pop	{r1, r2, r3}
    4e04:	4342      	muls	r2, r0
    4e06:	1a89      	subs	r1, r1, r2
    4e08:	4718      	bx	r3
    4e0a:	46c0      	nop			; (mov r8, r8)

00004e0c <__aeabi_idiv>:
    4e0c:	2900      	cmp	r1, #0
    4e0e:	d041      	beq.n	4e94 <.divsi3_skip_div0_test+0x84>

00004e10 <.divsi3_skip_div0_test>:
    4e10:	b410      	push	{r4}
    4e12:	1c04      	adds	r4, r0, #0
    4e14:	404c      	eors	r4, r1
    4e16:	46a4      	mov	ip, r4
    4e18:	2301      	movs	r3, #1
    4e1a:	2200      	movs	r2, #0
    4e1c:	2900      	cmp	r1, #0
    4e1e:	d500      	bpl.n	4e22 <.divsi3_skip_div0_test+0x12>
    4e20:	4249      	negs	r1, r1
    4e22:	2800      	cmp	r0, #0
    4e24:	d500      	bpl.n	4e28 <.divsi3_skip_div0_test+0x18>
    4e26:	4240      	negs	r0, r0
    4e28:	4288      	cmp	r0, r1
    4e2a:	d32c      	bcc.n	4e86 <.divsi3_skip_div0_test+0x76>
    4e2c:	2401      	movs	r4, #1
    4e2e:	0724      	lsls	r4, r4, #28
    4e30:	42a1      	cmp	r1, r4
    4e32:	d204      	bcs.n	4e3e <.divsi3_skip_div0_test+0x2e>
    4e34:	4281      	cmp	r1, r0
    4e36:	d202      	bcs.n	4e3e <.divsi3_skip_div0_test+0x2e>
    4e38:	0109      	lsls	r1, r1, #4
    4e3a:	011b      	lsls	r3, r3, #4
    4e3c:	e7f8      	b.n	4e30 <.divsi3_skip_div0_test+0x20>
    4e3e:	00e4      	lsls	r4, r4, #3
    4e40:	42a1      	cmp	r1, r4
    4e42:	d204      	bcs.n	4e4e <.divsi3_skip_div0_test+0x3e>
    4e44:	4281      	cmp	r1, r0
    4e46:	d202      	bcs.n	4e4e <.divsi3_skip_div0_test+0x3e>
    4e48:	0049      	lsls	r1, r1, #1
    4e4a:	005b      	lsls	r3, r3, #1
    4e4c:	e7f8      	b.n	4e40 <.divsi3_skip_div0_test+0x30>
    4e4e:	4288      	cmp	r0, r1
    4e50:	d301      	bcc.n	4e56 <.divsi3_skip_div0_test+0x46>
    4e52:	1a40      	subs	r0, r0, r1
    4e54:	431a      	orrs	r2, r3
    4e56:	084c      	lsrs	r4, r1, #1
    4e58:	42a0      	cmp	r0, r4
    4e5a:	d302      	bcc.n	4e62 <.divsi3_skip_div0_test+0x52>
    4e5c:	1b00      	subs	r0, r0, r4
    4e5e:	085c      	lsrs	r4, r3, #1
    4e60:	4322      	orrs	r2, r4
    4e62:	088c      	lsrs	r4, r1, #2
    4e64:	42a0      	cmp	r0, r4
    4e66:	d302      	bcc.n	4e6e <.divsi3_skip_div0_test+0x5e>
    4e68:	1b00      	subs	r0, r0, r4
    4e6a:	089c      	lsrs	r4, r3, #2
    4e6c:	4322      	orrs	r2, r4
    4e6e:	08cc      	lsrs	r4, r1, #3
    4e70:	42a0      	cmp	r0, r4
    4e72:	d302      	bcc.n	4e7a <.divsi3_skip_div0_test+0x6a>
    4e74:	1b00      	subs	r0, r0, r4
    4e76:	08dc      	lsrs	r4, r3, #3
    4e78:	4322      	orrs	r2, r4
    4e7a:	2800      	cmp	r0, #0
    4e7c:	d003      	beq.n	4e86 <.divsi3_skip_div0_test+0x76>
    4e7e:	091b      	lsrs	r3, r3, #4
    4e80:	d001      	beq.n	4e86 <.divsi3_skip_div0_test+0x76>
    4e82:	0909      	lsrs	r1, r1, #4
    4e84:	e7e3      	b.n	4e4e <.divsi3_skip_div0_test+0x3e>
    4e86:	1c10      	adds	r0, r2, #0
    4e88:	4664      	mov	r4, ip
    4e8a:	2c00      	cmp	r4, #0
    4e8c:	d500      	bpl.n	4e90 <.divsi3_skip_div0_test+0x80>
    4e8e:	4240      	negs	r0, r0
    4e90:	bc10      	pop	{r4}
    4e92:	4770      	bx	lr
    4e94:	2800      	cmp	r0, #0
    4e96:	d006      	beq.n	4ea6 <.divsi3_skip_div0_test+0x96>
    4e98:	db03      	blt.n	4ea2 <.divsi3_skip_div0_test+0x92>
    4e9a:	2000      	movs	r0, #0
    4e9c:	43c0      	mvns	r0, r0
    4e9e:	0840      	lsrs	r0, r0, #1
    4ea0:	e001      	b.n	4ea6 <.divsi3_skip_div0_test+0x96>
    4ea2:	2080      	movs	r0, #128	; 0x80
    4ea4:	0600      	lsls	r0, r0, #24
    4ea6:	b407      	push	{r0, r1, r2}
    4ea8:	4802      	ldr	r0, [pc, #8]	; (4eb4 <.divsi3_skip_div0_test+0xa4>)
    4eaa:	a102      	add	r1, pc, #8	; (adr r1, 4eb4 <.divsi3_skip_div0_test+0xa4>)
    4eac:	1840      	adds	r0, r0, r1
    4eae:	9002      	str	r0, [sp, #8]
    4eb0:	bd03      	pop	{r0, r1, pc}
    4eb2:	46c0      	nop			; (mov r8, r8)
    4eb4:	00000019 	.word	0x00000019

00004eb8 <__aeabi_idivmod>:
    4eb8:	2900      	cmp	r1, #0
    4eba:	d0eb      	beq.n	4e94 <.divsi3_skip_div0_test+0x84>
    4ebc:	b503      	push	{r0, r1, lr}
    4ebe:	f7ff ffa7 	bl	4e10 <.divsi3_skip_div0_test>
    4ec2:	bc0e      	pop	{r1, r2, r3}
    4ec4:	4342      	muls	r2, r0
    4ec6:	1a89      	subs	r1, r1, r2
    4ec8:	4718      	bx	r3
    4eca:	46c0      	nop			; (mov r8, r8)

00004ecc <__aeabi_idiv0>:
    4ecc:	4770      	bx	lr
    4ece:	46c0      	nop			; (mov r8, r8)

00004ed0 <__aeabi_cdrcmple>:
    4ed0:	4684      	mov	ip, r0
    4ed2:	1c10      	adds	r0, r2, #0
    4ed4:	4662      	mov	r2, ip
    4ed6:	468c      	mov	ip, r1
    4ed8:	1c19      	adds	r1, r3, #0
    4eda:	4663      	mov	r3, ip
    4edc:	e000      	b.n	4ee0 <__aeabi_cdcmpeq>
    4ede:	46c0      	nop			; (mov r8, r8)

00004ee0 <__aeabi_cdcmpeq>:
    4ee0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    4ee2:	f000 ff63 	bl	5dac <__ledf2>
    4ee6:	2800      	cmp	r0, #0
    4ee8:	d401      	bmi.n	4eee <__aeabi_cdcmpeq+0xe>
    4eea:	2100      	movs	r1, #0
    4eec:	42c8      	cmn	r0, r1
    4eee:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00004ef0 <__aeabi_dcmpeq>:
    4ef0:	b510      	push	{r4, lr}
    4ef2:	f000 fe93 	bl	5c1c <__eqdf2>
    4ef6:	4240      	negs	r0, r0
    4ef8:	3001      	adds	r0, #1
    4efa:	bd10      	pop	{r4, pc}

00004efc <__aeabi_dcmplt>:
    4efc:	b510      	push	{r4, lr}
    4efe:	f000 ff55 	bl	5dac <__ledf2>
    4f02:	2800      	cmp	r0, #0
    4f04:	db01      	blt.n	4f0a <__aeabi_dcmplt+0xe>
    4f06:	2000      	movs	r0, #0
    4f08:	bd10      	pop	{r4, pc}
    4f0a:	2001      	movs	r0, #1
    4f0c:	bd10      	pop	{r4, pc}
    4f0e:	46c0      	nop			; (mov r8, r8)

00004f10 <__aeabi_dcmple>:
    4f10:	b510      	push	{r4, lr}
    4f12:	f000 ff4b 	bl	5dac <__ledf2>
    4f16:	2800      	cmp	r0, #0
    4f18:	dd01      	ble.n	4f1e <__aeabi_dcmple+0xe>
    4f1a:	2000      	movs	r0, #0
    4f1c:	bd10      	pop	{r4, pc}
    4f1e:	2001      	movs	r0, #1
    4f20:	bd10      	pop	{r4, pc}
    4f22:	46c0      	nop			; (mov r8, r8)

00004f24 <__aeabi_dcmpgt>:
    4f24:	b510      	push	{r4, lr}
    4f26:	f000 fec3 	bl	5cb0 <__gedf2>
    4f2a:	2800      	cmp	r0, #0
    4f2c:	dc01      	bgt.n	4f32 <__aeabi_dcmpgt+0xe>
    4f2e:	2000      	movs	r0, #0
    4f30:	bd10      	pop	{r4, pc}
    4f32:	2001      	movs	r0, #1
    4f34:	bd10      	pop	{r4, pc}
    4f36:	46c0      	nop			; (mov r8, r8)

00004f38 <__aeabi_dcmpge>:
    4f38:	b510      	push	{r4, lr}
    4f3a:	f000 feb9 	bl	5cb0 <__gedf2>
    4f3e:	2800      	cmp	r0, #0
    4f40:	da01      	bge.n	4f46 <__aeabi_dcmpge+0xe>
    4f42:	2000      	movs	r0, #0
    4f44:	bd10      	pop	{r4, pc}
    4f46:	2001      	movs	r0, #1
    4f48:	bd10      	pop	{r4, pc}
    4f4a:	46c0      	nop			; (mov r8, r8)

00004f4c <__aeabi_lmul>:
    4f4c:	469c      	mov	ip, r3
    4f4e:	0403      	lsls	r3, r0, #16
    4f50:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f52:	0c1b      	lsrs	r3, r3, #16
    4f54:	0417      	lsls	r7, r2, #16
    4f56:	0c3f      	lsrs	r7, r7, #16
    4f58:	0c15      	lsrs	r5, r2, #16
    4f5a:	1c1e      	adds	r6, r3, #0
    4f5c:	1c04      	adds	r4, r0, #0
    4f5e:	0c00      	lsrs	r0, r0, #16
    4f60:	437e      	muls	r6, r7
    4f62:	436b      	muls	r3, r5
    4f64:	4347      	muls	r7, r0
    4f66:	4345      	muls	r5, r0
    4f68:	18fb      	adds	r3, r7, r3
    4f6a:	0c30      	lsrs	r0, r6, #16
    4f6c:	1818      	adds	r0, r3, r0
    4f6e:	4287      	cmp	r7, r0
    4f70:	d902      	bls.n	4f78 <__aeabi_lmul+0x2c>
    4f72:	2380      	movs	r3, #128	; 0x80
    4f74:	025b      	lsls	r3, r3, #9
    4f76:	18ed      	adds	r5, r5, r3
    4f78:	0c03      	lsrs	r3, r0, #16
    4f7a:	18ed      	adds	r5, r5, r3
    4f7c:	4663      	mov	r3, ip
    4f7e:	435c      	muls	r4, r3
    4f80:	434a      	muls	r2, r1
    4f82:	0436      	lsls	r6, r6, #16
    4f84:	0c36      	lsrs	r6, r6, #16
    4f86:	18a1      	adds	r1, r4, r2
    4f88:	0400      	lsls	r0, r0, #16
    4f8a:	1980      	adds	r0, r0, r6
    4f8c:	1949      	adds	r1, r1, r5
    4f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004f90 <__aeabi_dadd>:
    4f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f92:	465f      	mov	r7, fp
    4f94:	4656      	mov	r6, sl
    4f96:	4644      	mov	r4, r8
    4f98:	464d      	mov	r5, r9
    4f9a:	b4f0      	push	{r4, r5, r6, r7}
    4f9c:	030c      	lsls	r4, r1, #12
    4f9e:	004d      	lsls	r5, r1, #1
    4fa0:	0fce      	lsrs	r6, r1, #31
    4fa2:	0a61      	lsrs	r1, r4, #9
    4fa4:	0f44      	lsrs	r4, r0, #29
    4fa6:	4321      	orrs	r1, r4
    4fa8:	00c4      	lsls	r4, r0, #3
    4faa:	0318      	lsls	r0, r3, #12
    4fac:	4680      	mov	r8, r0
    4fae:	0058      	lsls	r0, r3, #1
    4fb0:	0d40      	lsrs	r0, r0, #21
    4fb2:	4682      	mov	sl, r0
    4fb4:	0fd8      	lsrs	r0, r3, #31
    4fb6:	4684      	mov	ip, r0
    4fb8:	4640      	mov	r0, r8
    4fba:	0a40      	lsrs	r0, r0, #9
    4fbc:	0f53      	lsrs	r3, r2, #29
    4fbe:	4303      	orrs	r3, r0
    4fc0:	00d0      	lsls	r0, r2, #3
    4fc2:	0d6d      	lsrs	r5, r5, #21
    4fc4:	1c37      	adds	r7, r6, #0
    4fc6:	4683      	mov	fp, r0
    4fc8:	4652      	mov	r2, sl
    4fca:	4566      	cmp	r6, ip
    4fcc:	d100      	bne.n	4fd0 <__aeabi_dadd+0x40>
    4fce:	e0a4      	b.n	511a <__aeabi_dadd+0x18a>
    4fd0:	1aaf      	subs	r7, r5, r2
    4fd2:	2f00      	cmp	r7, #0
    4fd4:	dc00      	bgt.n	4fd8 <__aeabi_dadd+0x48>
    4fd6:	e109      	b.n	51ec <__aeabi_dadd+0x25c>
    4fd8:	2a00      	cmp	r2, #0
    4fda:	d13b      	bne.n	5054 <__aeabi_dadd+0xc4>
    4fdc:	4318      	orrs	r0, r3
    4fde:	d000      	beq.n	4fe2 <__aeabi_dadd+0x52>
    4fe0:	e0ea      	b.n	51b8 <__aeabi_dadd+0x228>
    4fe2:	0763      	lsls	r3, r4, #29
    4fe4:	d100      	bne.n	4fe8 <__aeabi_dadd+0x58>
    4fe6:	e087      	b.n	50f8 <__aeabi_dadd+0x168>
    4fe8:	230f      	movs	r3, #15
    4fea:	4023      	ands	r3, r4
    4fec:	2b04      	cmp	r3, #4
    4fee:	d100      	bne.n	4ff2 <__aeabi_dadd+0x62>
    4ff0:	e082      	b.n	50f8 <__aeabi_dadd+0x168>
    4ff2:	1d22      	adds	r2, r4, #4
    4ff4:	42a2      	cmp	r2, r4
    4ff6:	41a4      	sbcs	r4, r4
    4ff8:	4264      	negs	r4, r4
    4ffa:	2380      	movs	r3, #128	; 0x80
    4ffc:	1909      	adds	r1, r1, r4
    4ffe:	041b      	lsls	r3, r3, #16
    5000:	400b      	ands	r3, r1
    5002:	1c37      	adds	r7, r6, #0
    5004:	1c14      	adds	r4, r2, #0
    5006:	2b00      	cmp	r3, #0
    5008:	d100      	bne.n	500c <__aeabi_dadd+0x7c>
    500a:	e07c      	b.n	5106 <__aeabi_dadd+0x176>
    500c:	4bce      	ldr	r3, [pc, #824]	; (5348 <__aeabi_dadd+0x3b8>)
    500e:	3501      	adds	r5, #1
    5010:	429d      	cmp	r5, r3
    5012:	d100      	bne.n	5016 <__aeabi_dadd+0x86>
    5014:	e105      	b.n	5222 <__aeabi_dadd+0x292>
    5016:	4bcd      	ldr	r3, [pc, #820]	; (534c <__aeabi_dadd+0x3bc>)
    5018:	08e4      	lsrs	r4, r4, #3
    501a:	4019      	ands	r1, r3
    501c:	0748      	lsls	r0, r1, #29
    501e:	0249      	lsls	r1, r1, #9
    5020:	4304      	orrs	r4, r0
    5022:	0b0b      	lsrs	r3, r1, #12
    5024:	2000      	movs	r0, #0
    5026:	2100      	movs	r1, #0
    5028:	031b      	lsls	r3, r3, #12
    502a:	0b1a      	lsrs	r2, r3, #12
    502c:	0d0b      	lsrs	r3, r1, #20
    502e:	056d      	lsls	r5, r5, #21
    5030:	051b      	lsls	r3, r3, #20
    5032:	4313      	orrs	r3, r2
    5034:	086a      	lsrs	r2, r5, #1
    5036:	4dc6      	ldr	r5, [pc, #792]	; (5350 <__aeabi_dadd+0x3c0>)
    5038:	07ff      	lsls	r7, r7, #31
    503a:	401d      	ands	r5, r3
    503c:	4315      	orrs	r5, r2
    503e:	006d      	lsls	r5, r5, #1
    5040:	086d      	lsrs	r5, r5, #1
    5042:	1c29      	adds	r1, r5, #0
    5044:	4339      	orrs	r1, r7
    5046:	1c20      	adds	r0, r4, #0
    5048:	bc3c      	pop	{r2, r3, r4, r5}
    504a:	4690      	mov	r8, r2
    504c:	4699      	mov	r9, r3
    504e:	46a2      	mov	sl, r4
    5050:	46ab      	mov	fp, r5
    5052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5054:	48bc      	ldr	r0, [pc, #752]	; (5348 <__aeabi_dadd+0x3b8>)
    5056:	4285      	cmp	r5, r0
    5058:	d0c3      	beq.n	4fe2 <__aeabi_dadd+0x52>
    505a:	2080      	movs	r0, #128	; 0x80
    505c:	0400      	lsls	r0, r0, #16
    505e:	4303      	orrs	r3, r0
    5060:	2f38      	cmp	r7, #56	; 0x38
    5062:	dd00      	ble.n	5066 <__aeabi_dadd+0xd6>
    5064:	e0f0      	b.n	5248 <__aeabi_dadd+0x2b8>
    5066:	2f1f      	cmp	r7, #31
    5068:	dd00      	ble.n	506c <__aeabi_dadd+0xdc>
    506a:	e124      	b.n	52b6 <__aeabi_dadd+0x326>
    506c:	2020      	movs	r0, #32
    506e:	1bc0      	subs	r0, r0, r7
    5070:	1c1a      	adds	r2, r3, #0
    5072:	4681      	mov	r9, r0
    5074:	4082      	lsls	r2, r0
    5076:	4658      	mov	r0, fp
    5078:	40f8      	lsrs	r0, r7
    507a:	4302      	orrs	r2, r0
    507c:	4694      	mov	ip, r2
    507e:	4658      	mov	r0, fp
    5080:	464a      	mov	r2, r9
    5082:	4090      	lsls	r0, r2
    5084:	1e42      	subs	r2, r0, #1
    5086:	4190      	sbcs	r0, r2
    5088:	40fb      	lsrs	r3, r7
    508a:	4662      	mov	r2, ip
    508c:	4302      	orrs	r2, r0
    508e:	1c1f      	adds	r7, r3, #0
    5090:	1aa2      	subs	r2, r4, r2
    5092:	4294      	cmp	r4, r2
    5094:	41a4      	sbcs	r4, r4
    5096:	4264      	negs	r4, r4
    5098:	1bc9      	subs	r1, r1, r7
    509a:	1b09      	subs	r1, r1, r4
    509c:	1c14      	adds	r4, r2, #0
    509e:	020b      	lsls	r3, r1, #8
    50a0:	d59f      	bpl.n	4fe2 <__aeabi_dadd+0x52>
    50a2:	0249      	lsls	r1, r1, #9
    50a4:	0a4f      	lsrs	r7, r1, #9
    50a6:	2f00      	cmp	r7, #0
    50a8:	d100      	bne.n	50ac <__aeabi_dadd+0x11c>
    50aa:	e0c8      	b.n	523e <__aeabi_dadd+0x2ae>
    50ac:	1c38      	adds	r0, r7, #0
    50ae:	f001 fd65 	bl	6b7c <__clzsi2>
    50b2:	1c02      	adds	r2, r0, #0
    50b4:	3a08      	subs	r2, #8
    50b6:	2a1f      	cmp	r2, #31
    50b8:	dd00      	ble.n	50bc <__aeabi_dadd+0x12c>
    50ba:	e0b5      	b.n	5228 <__aeabi_dadd+0x298>
    50bc:	2128      	movs	r1, #40	; 0x28
    50be:	1a09      	subs	r1, r1, r0
    50c0:	1c20      	adds	r0, r4, #0
    50c2:	4097      	lsls	r7, r2
    50c4:	40c8      	lsrs	r0, r1
    50c6:	4307      	orrs	r7, r0
    50c8:	4094      	lsls	r4, r2
    50ca:	4295      	cmp	r5, r2
    50cc:	dd00      	ble.n	50d0 <__aeabi_dadd+0x140>
    50ce:	e0b2      	b.n	5236 <__aeabi_dadd+0x2a6>
    50d0:	1b55      	subs	r5, r2, r5
    50d2:	1c69      	adds	r1, r5, #1
    50d4:	291f      	cmp	r1, #31
    50d6:	dd00      	ble.n	50da <__aeabi_dadd+0x14a>
    50d8:	e0dc      	b.n	5294 <__aeabi_dadd+0x304>
    50da:	221f      	movs	r2, #31
    50dc:	1b55      	subs	r5, r2, r5
    50de:	1c3b      	adds	r3, r7, #0
    50e0:	1c22      	adds	r2, r4, #0
    50e2:	40ab      	lsls	r3, r5
    50e4:	40ca      	lsrs	r2, r1
    50e6:	40ac      	lsls	r4, r5
    50e8:	1e65      	subs	r5, r4, #1
    50ea:	41ac      	sbcs	r4, r5
    50ec:	4313      	orrs	r3, r2
    50ee:	40cf      	lsrs	r7, r1
    50f0:	431c      	orrs	r4, r3
    50f2:	1c39      	adds	r1, r7, #0
    50f4:	2500      	movs	r5, #0
    50f6:	e774      	b.n	4fe2 <__aeabi_dadd+0x52>
    50f8:	2380      	movs	r3, #128	; 0x80
    50fa:	041b      	lsls	r3, r3, #16
    50fc:	400b      	ands	r3, r1
    50fe:	1c37      	adds	r7, r6, #0
    5100:	2b00      	cmp	r3, #0
    5102:	d000      	beq.n	5106 <__aeabi_dadd+0x176>
    5104:	e782      	b.n	500c <__aeabi_dadd+0x7c>
    5106:	4b90      	ldr	r3, [pc, #576]	; (5348 <__aeabi_dadd+0x3b8>)
    5108:	0748      	lsls	r0, r1, #29
    510a:	08e4      	lsrs	r4, r4, #3
    510c:	4304      	orrs	r4, r0
    510e:	08c9      	lsrs	r1, r1, #3
    5110:	429d      	cmp	r5, r3
    5112:	d048      	beq.n	51a6 <__aeabi_dadd+0x216>
    5114:	0309      	lsls	r1, r1, #12
    5116:	0b0b      	lsrs	r3, r1, #12
    5118:	e784      	b.n	5024 <__aeabi_dadd+0x94>
    511a:	1aaa      	subs	r2, r5, r2
    511c:	4694      	mov	ip, r2
    511e:	2a00      	cmp	r2, #0
    5120:	dc00      	bgt.n	5124 <__aeabi_dadd+0x194>
    5122:	e098      	b.n	5256 <__aeabi_dadd+0x2c6>
    5124:	4650      	mov	r0, sl
    5126:	2800      	cmp	r0, #0
    5128:	d052      	beq.n	51d0 <__aeabi_dadd+0x240>
    512a:	4887      	ldr	r0, [pc, #540]	; (5348 <__aeabi_dadd+0x3b8>)
    512c:	4285      	cmp	r5, r0
    512e:	d100      	bne.n	5132 <__aeabi_dadd+0x1a2>
    5130:	e757      	b.n	4fe2 <__aeabi_dadd+0x52>
    5132:	2080      	movs	r0, #128	; 0x80
    5134:	0400      	lsls	r0, r0, #16
    5136:	4303      	orrs	r3, r0
    5138:	4662      	mov	r2, ip
    513a:	2a38      	cmp	r2, #56	; 0x38
    513c:	dd00      	ble.n	5140 <__aeabi_dadd+0x1b0>
    513e:	e0fc      	b.n	533a <__aeabi_dadd+0x3aa>
    5140:	2a1f      	cmp	r2, #31
    5142:	dd00      	ble.n	5146 <__aeabi_dadd+0x1b6>
    5144:	e14a      	b.n	53dc <__aeabi_dadd+0x44c>
    5146:	2220      	movs	r2, #32
    5148:	4660      	mov	r0, ip
    514a:	1a10      	subs	r0, r2, r0
    514c:	1c1a      	adds	r2, r3, #0
    514e:	4082      	lsls	r2, r0
    5150:	4682      	mov	sl, r0
    5152:	4691      	mov	r9, r2
    5154:	4658      	mov	r0, fp
    5156:	4662      	mov	r2, ip
    5158:	40d0      	lsrs	r0, r2
    515a:	464a      	mov	r2, r9
    515c:	4302      	orrs	r2, r0
    515e:	4690      	mov	r8, r2
    5160:	4658      	mov	r0, fp
    5162:	4652      	mov	r2, sl
    5164:	4090      	lsls	r0, r2
    5166:	1e42      	subs	r2, r0, #1
    5168:	4190      	sbcs	r0, r2
    516a:	4642      	mov	r2, r8
    516c:	4302      	orrs	r2, r0
    516e:	4660      	mov	r0, ip
    5170:	40c3      	lsrs	r3, r0
    5172:	1912      	adds	r2, r2, r4
    5174:	42a2      	cmp	r2, r4
    5176:	41a4      	sbcs	r4, r4
    5178:	4264      	negs	r4, r4
    517a:	1859      	adds	r1, r3, r1
    517c:	1909      	adds	r1, r1, r4
    517e:	1c14      	adds	r4, r2, #0
    5180:	0208      	lsls	r0, r1, #8
    5182:	d400      	bmi.n	5186 <__aeabi_dadd+0x1f6>
    5184:	e72d      	b.n	4fe2 <__aeabi_dadd+0x52>
    5186:	4b70      	ldr	r3, [pc, #448]	; (5348 <__aeabi_dadd+0x3b8>)
    5188:	3501      	adds	r5, #1
    518a:	429d      	cmp	r5, r3
    518c:	d100      	bne.n	5190 <__aeabi_dadd+0x200>
    518e:	e122      	b.n	53d6 <__aeabi_dadd+0x446>
    5190:	4b6e      	ldr	r3, [pc, #440]	; (534c <__aeabi_dadd+0x3bc>)
    5192:	0860      	lsrs	r0, r4, #1
    5194:	4019      	ands	r1, r3
    5196:	2301      	movs	r3, #1
    5198:	4023      	ands	r3, r4
    519a:	1c1c      	adds	r4, r3, #0
    519c:	4304      	orrs	r4, r0
    519e:	07cb      	lsls	r3, r1, #31
    51a0:	431c      	orrs	r4, r3
    51a2:	0849      	lsrs	r1, r1, #1
    51a4:	e71d      	b.n	4fe2 <__aeabi_dadd+0x52>
    51a6:	1c23      	adds	r3, r4, #0
    51a8:	430b      	orrs	r3, r1
    51aa:	d03a      	beq.n	5222 <__aeabi_dadd+0x292>
    51ac:	2380      	movs	r3, #128	; 0x80
    51ae:	031b      	lsls	r3, r3, #12
    51b0:	430b      	orrs	r3, r1
    51b2:	031b      	lsls	r3, r3, #12
    51b4:	0b1b      	lsrs	r3, r3, #12
    51b6:	e735      	b.n	5024 <__aeabi_dadd+0x94>
    51b8:	3f01      	subs	r7, #1
    51ba:	2f00      	cmp	r7, #0
    51bc:	d165      	bne.n	528a <__aeabi_dadd+0x2fa>
    51be:	4658      	mov	r0, fp
    51c0:	1a22      	subs	r2, r4, r0
    51c2:	4294      	cmp	r4, r2
    51c4:	41a4      	sbcs	r4, r4
    51c6:	4264      	negs	r4, r4
    51c8:	1ac9      	subs	r1, r1, r3
    51ca:	1b09      	subs	r1, r1, r4
    51cc:	1c14      	adds	r4, r2, #0
    51ce:	e766      	b.n	509e <__aeabi_dadd+0x10e>
    51d0:	4658      	mov	r0, fp
    51d2:	4318      	orrs	r0, r3
    51d4:	d100      	bne.n	51d8 <__aeabi_dadd+0x248>
    51d6:	e704      	b.n	4fe2 <__aeabi_dadd+0x52>
    51d8:	2201      	movs	r2, #1
    51da:	4252      	negs	r2, r2
    51dc:	4494      	add	ip, r2
    51de:	4660      	mov	r0, ip
    51e0:	2800      	cmp	r0, #0
    51e2:	d000      	beq.n	51e6 <__aeabi_dadd+0x256>
    51e4:	e0c5      	b.n	5372 <__aeabi_dadd+0x3e2>
    51e6:	4658      	mov	r0, fp
    51e8:	1902      	adds	r2, r0, r4
    51ea:	e7c3      	b.n	5174 <__aeabi_dadd+0x1e4>
    51ec:	2f00      	cmp	r7, #0
    51ee:	d173      	bne.n	52d8 <__aeabi_dadd+0x348>
    51f0:	1c68      	adds	r0, r5, #1
    51f2:	0540      	lsls	r0, r0, #21
    51f4:	0d40      	lsrs	r0, r0, #21
    51f6:	2801      	cmp	r0, #1
    51f8:	dc00      	bgt.n	51fc <__aeabi_dadd+0x26c>
    51fa:	e0de      	b.n	53ba <__aeabi_dadd+0x42a>
    51fc:	465a      	mov	r2, fp
    51fe:	1aa2      	subs	r2, r4, r2
    5200:	4294      	cmp	r4, r2
    5202:	41bf      	sbcs	r7, r7
    5204:	1ac8      	subs	r0, r1, r3
    5206:	427f      	negs	r7, r7
    5208:	1bc7      	subs	r7, r0, r7
    520a:	0238      	lsls	r0, r7, #8
    520c:	d400      	bmi.n	5210 <__aeabi_dadd+0x280>
    520e:	e089      	b.n	5324 <__aeabi_dadd+0x394>
    5210:	465a      	mov	r2, fp
    5212:	1b14      	subs	r4, r2, r4
    5214:	45a3      	cmp	fp, r4
    5216:	4192      	sbcs	r2, r2
    5218:	1a59      	subs	r1, r3, r1
    521a:	4252      	negs	r2, r2
    521c:	1a8f      	subs	r7, r1, r2
    521e:	4666      	mov	r6, ip
    5220:	e741      	b.n	50a6 <__aeabi_dadd+0x116>
    5222:	2300      	movs	r3, #0
    5224:	2400      	movs	r4, #0
    5226:	e6fd      	b.n	5024 <__aeabi_dadd+0x94>
    5228:	1c27      	adds	r7, r4, #0
    522a:	3828      	subs	r0, #40	; 0x28
    522c:	4087      	lsls	r7, r0
    522e:	2400      	movs	r4, #0
    5230:	4295      	cmp	r5, r2
    5232:	dc00      	bgt.n	5236 <__aeabi_dadd+0x2a6>
    5234:	e74c      	b.n	50d0 <__aeabi_dadd+0x140>
    5236:	4945      	ldr	r1, [pc, #276]	; (534c <__aeabi_dadd+0x3bc>)
    5238:	1aad      	subs	r5, r5, r2
    523a:	4039      	ands	r1, r7
    523c:	e6d1      	b.n	4fe2 <__aeabi_dadd+0x52>
    523e:	1c20      	adds	r0, r4, #0
    5240:	f001 fc9c 	bl	6b7c <__clzsi2>
    5244:	3020      	adds	r0, #32
    5246:	e734      	b.n	50b2 <__aeabi_dadd+0x122>
    5248:	465a      	mov	r2, fp
    524a:	431a      	orrs	r2, r3
    524c:	1e53      	subs	r3, r2, #1
    524e:	419a      	sbcs	r2, r3
    5250:	b2d2      	uxtb	r2, r2
    5252:	2700      	movs	r7, #0
    5254:	e71c      	b.n	5090 <__aeabi_dadd+0x100>
    5256:	2a00      	cmp	r2, #0
    5258:	d000      	beq.n	525c <__aeabi_dadd+0x2cc>
    525a:	e0dc      	b.n	5416 <__aeabi_dadd+0x486>
    525c:	1c68      	adds	r0, r5, #1
    525e:	0542      	lsls	r2, r0, #21
    5260:	0d52      	lsrs	r2, r2, #21
    5262:	2a01      	cmp	r2, #1
    5264:	dc00      	bgt.n	5268 <__aeabi_dadd+0x2d8>
    5266:	e08d      	b.n	5384 <__aeabi_dadd+0x3f4>
    5268:	4d37      	ldr	r5, [pc, #220]	; (5348 <__aeabi_dadd+0x3b8>)
    526a:	42a8      	cmp	r0, r5
    526c:	d100      	bne.n	5270 <__aeabi_dadd+0x2e0>
    526e:	e0f3      	b.n	5458 <__aeabi_dadd+0x4c8>
    5270:	465d      	mov	r5, fp
    5272:	192a      	adds	r2, r5, r4
    5274:	42a2      	cmp	r2, r4
    5276:	41a4      	sbcs	r4, r4
    5278:	4264      	negs	r4, r4
    527a:	1859      	adds	r1, r3, r1
    527c:	1909      	adds	r1, r1, r4
    527e:	07cc      	lsls	r4, r1, #31
    5280:	0852      	lsrs	r2, r2, #1
    5282:	4314      	orrs	r4, r2
    5284:	0849      	lsrs	r1, r1, #1
    5286:	1c05      	adds	r5, r0, #0
    5288:	e6ab      	b.n	4fe2 <__aeabi_dadd+0x52>
    528a:	482f      	ldr	r0, [pc, #188]	; (5348 <__aeabi_dadd+0x3b8>)
    528c:	4285      	cmp	r5, r0
    528e:	d000      	beq.n	5292 <__aeabi_dadd+0x302>
    5290:	e6e6      	b.n	5060 <__aeabi_dadd+0xd0>
    5292:	e6a6      	b.n	4fe2 <__aeabi_dadd+0x52>
    5294:	1c2b      	adds	r3, r5, #0
    5296:	3b1f      	subs	r3, #31
    5298:	1c3a      	adds	r2, r7, #0
    529a:	40da      	lsrs	r2, r3
    529c:	1c13      	adds	r3, r2, #0
    529e:	2920      	cmp	r1, #32
    52a0:	d06c      	beq.n	537c <__aeabi_dadd+0x3ec>
    52a2:	223f      	movs	r2, #63	; 0x3f
    52a4:	1b55      	subs	r5, r2, r5
    52a6:	40af      	lsls	r7, r5
    52a8:	433c      	orrs	r4, r7
    52aa:	1e60      	subs	r0, r4, #1
    52ac:	4184      	sbcs	r4, r0
    52ae:	431c      	orrs	r4, r3
    52b0:	2100      	movs	r1, #0
    52b2:	2500      	movs	r5, #0
    52b4:	e695      	b.n	4fe2 <__aeabi_dadd+0x52>
    52b6:	1c38      	adds	r0, r7, #0
    52b8:	3820      	subs	r0, #32
    52ba:	1c1a      	adds	r2, r3, #0
    52bc:	40c2      	lsrs	r2, r0
    52be:	1c10      	adds	r0, r2, #0
    52c0:	2f20      	cmp	r7, #32
    52c2:	d05d      	beq.n	5380 <__aeabi_dadd+0x3f0>
    52c4:	2240      	movs	r2, #64	; 0x40
    52c6:	1bd7      	subs	r7, r2, r7
    52c8:	40bb      	lsls	r3, r7
    52ca:	465a      	mov	r2, fp
    52cc:	431a      	orrs	r2, r3
    52ce:	1e53      	subs	r3, r2, #1
    52d0:	419a      	sbcs	r2, r3
    52d2:	4302      	orrs	r2, r0
    52d4:	2700      	movs	r7, #0
    52d6:	e6db      	b.n	5090 <__aeabi_dadd+0x100>
    52d8:	2d00      	cmp	r5, #0
    52da:	d03b      	beq.n	5354 <__aeabi_dadd+0x3c4>
    52dc:	4d1a      	ldr	r5, [pc, #104]	; (5348 <__aeabi_dadd+0x3b8>)
    52de:	45aa      	cmp	sl, r5
    52e0:	d100      	bne.n	52e4 <__aeabi_dadd+0x354>
    52e2:	e093      	b.n	540c <__aeabi_dadd+0x47c>
    52e4:	2580      	movs	r5, #128	; 0x80
    52e6:	042d      	lsls	r5, r5, #16
    52e8:	427f      	negs	r7, r7
    52ea:	4329      	orrs	r1, r5
    52ec:	2f38      	cmp	r7, #56	; 0x38
    52ee:	dd00      	ble.n	52f2 <__aeabi_dadd+0x362>
    52f0:	e0ac      	b.n	544c <__aeabi_dadd+0x4bc>
    52f2:	2f1f      	cmp	r7, #31
    52f4:	dd00      	ble.n	52f8 <__aeabi_dadd+0x368>
    52f6:	e129      	b.n	554c <__aeabi_dadd+0x5bc>
    52f8:	2520      	movs	r5, #32
    52fa:	1bed      	subs	r5, r5, r7
    52fc:	1c08      	adds	r0, r1, #0
    52fe:	1c26      	adds	r6, r4, #0
    5300:	40a8      	lsls	r0, r5
    5302:	40fe      	lsrs	r6, r7
    5304:	40ac      	lsls	r4, r5
    5306:	4306      	orrs	r6, r0
    5308:	1e65      	subs	r5, r4, #1
    530a:	41ac      	sbcs	r4, r5
    530c:	4334      	orrs	r4, r6
    530e:	40f9      	lsrs	r1, r7
    5310:	465d      	mov	r5, fp
    5312:	1b2c      	subs	r4, r5, r4
    5314:	45a3      	cmp	fp, r4
    5316:	4192      	sbcs	r2, r2
    5318:	1a5b      	subs	r3, r3, r1
    531a:	4252      	negs	r2, r2
    531c:	1a99      	subs	r1, r3, r2
    531e:	4655      	mov	r5, sl
    5320:	4666      	mov	r6, ip
    5322:	e6bc      	b.n	509e <__aeabi_dadd+0x10e>
    5324:	1c13      	adds	r3, r2, #0
    5326:	433b      	orrs	r3, r7
    5328:	1c14      	adds	r4, r2, #0
    532a:	2b00      	cmp	r3, #0
    532c:	d000      	beq.n	5330 <__aeabi_dadd+0x3a0>
    532e:	e6ba      	b.n	50a6 <__aeabi_dadd+0x116>
    5330:	2700      	movs	r7, #0
    5332:	2100      	movs	r1, #0
    5334:	2500      	movs	r5, #0
    5336:	2400      	movs	r4, #0
    5338:	e6e5      	b.n	5106 <__aeabi_dadd+0x176>
    533a:	465a      	mov	r2, fp
    533c:	431a      	orrs	r2, r3
    533e:	1e53      	subs	r3, r2, #1
    5340:	419a      	sbcs	r2, r3
    5342:	b2d2      	uxtb	r2, r2
    5344:	2300      	movs	r3, #0
    5346:	e714      	b.n	5172 <__aeabi_dadd+0x1e2>
    5348:	000007ff 	.word	0x000007ff
    534c:	ff7fffff 	.word	0xff7fffff
    5350:	800fffff 	.word	0x800fffff
    5354:	1c0d      	adds	r5, r1, #0
    5356:	4325      	orrs	r5, r4
    5358:	d058      	beq.n	540c <__aeabi_dadd+0x47c>
    535a:	43ff      	mvns	r7, r7
    535c:	2f00      	cmp	r7, #0
    535e:	d151      	bne.n	5404 <__aeabi_dadd+0x474>
    5360:	1b04      	subs	r4, r0, r4
    5362:	45a3      	cmp	fp, r4
    5364:	4192      	sbcs	r2, r2
    5366:	1a59      	subs	r1, r3, r1
    5368:	4252      	negs	r2, r2
    536a:	1a89      	subs	r1, r1, r2
    536c:	4655      	mov	r5, sl
    536e:	4666      	mov	r6, ip
    5370:	e695      	b.n	509e <__aeabi_dadd+0x10e>
    5372:	4896      	ldr	r0, [pc, #600]	; (55cc <__aeabi_dadd+0x63c>)
    5374:	4285      	cmp	r5, r0
    5376:	d000      	beq.n	537a <__aeabi_dadd+0x3ea>
    5378:	e6de      	b.n	5138 <__aeabi_dadd+0x1a8>
    537a:	e632      	b.n	4fe2 <__aeabi_dadd+0x52>
    537c:	2700      	movs	r7, #0
    537e:	e793      	b.n	52a8 <__aeabi_dadd+0x318>
    5380:	2300      	movs	r3, #0
    5382:	e7a2      	b.n	52ca <__aeabi_dadd+0x33a>
    5384:	1c08      	adds	r0, r1, #0
    5386:	4320      	orrs	r0, r4
    5388:	2d00      	cmp	r5, #0
    538a:	d000      	beq.n	538e <__aeabi_dadd+0x3fe>
    538c:	e0c4      	b.n	5518 <__aeabi_dadd+0x588>
    538e:	2800      	cmp	r0, #0
    5390:	d100      	bne.n	5394 <__aeabi_dadd+0x404>
    5392:	e0f7      	b.n	5584 <__aeabi_dadd+0x5f4>
    5394:	4658      	mov	r0, fp
    5396:	4318      	orrs	r0, r3
    5398:	d100      	bne.n	539c <__aeabi_dadd+0x40c>
    539a:	e622      	b.n	4fe2 <__aeabi_dadd+0x52>
    539c:	4658      	mov	r0, fp
    539e:	1902      	adds	r2, r0, r4
    53a0:	42a2      	cmp	r2, r4
    53a2:	41a4      	sbcs	r4, r4
    53a4:	4264      	negs	r4, r4
    53a6:	1859      	adds	r1, r3, r1
    53a8:	1909      	adds	r1, r1, r4
    53aa:	1c14      	adds	r4, r2, #0
    53ac:	020a      	lsls	r2, r1, #8
    53ae:	d400      	bmi.n	53b2 <__aeabi_dadd+0x422>
    53b0:	e617      	b.n	4fe2 <__aeabi_dadd+0x52>
    53b2:	4b87      	ldr	r3, [pc, #540]	; (55d0 <__aeabi_dadd+0x640>)
    53b4:	2501      	movs	r5, #1
    53b6:	4019      	ands	r1, r3
    53b8:	e613      	b.n	4fe2 <__aeabi_dadd+0x52>
    53ba:	1c08      	adds	r0, r1, #0
    53bc:	4320      	orrs	r0, r4
    53be:	2d00      	cmp	r5, #0
    53c0:	d139      	bne.n	5436 <__aeabi_dadd+0x4a6>
    53c2:	2800      	cmp	r0, #0
    53c4:	d171      	bne.n	54aa <__aeabi_dadd+0x51a>
    53c6:	4659      	mov	r1, fp
    53c8:	4319      	orrs	r1, r3
    53ca:	d003      	beq.n	53d4 <__aeabi_dadd+0x444>
    53cc:	1c19      	adds	r1, r3, #0
    53ce:	465c      	mov	r4, fp
    53d0:	4666      	mov	r6, ip
    53d2:	e606      	b.n	4fe2 <__aeabi_dadd+0x52>
    53d4:	2700      	movs	r7, #0
    53d6:	2100      	movs	r1, #0
    53d8:	2400      	movs	r4, #0
    53da:	e694      	b.n	5106 <__aeabi_dadd+0x176>
    53dc:	4660      	mov	r0, ip
    53de:	3820      	subs	r0, #32
    53e0:	1c1a      	adds	r2, r3, #0
    53e2:	40c2      	lsrs	r2, r0
    53e4:	4660      	mov	r0, ip
    53e6:	4691      	mov	r9, r2
    53e8:	2820      	cmp	r0, #32
    53ea:	d100      	bne.n	53ee <__aeabi_dadd+0x45e>
    53ec:	e0ac      	b.n	5548 <__aeabi_dadd+0x5b8>
    53ee:	2240      	movs	r2, #64	; 0x40
    53f0:	1a12      	subs	r2, r2, r0
    53f2:	4093      	lsls	r3, r2
    53f4:	465a      	mov	r2, fp
    53f6:	431a      	orrs	r2, r3
    53f8:	1e53      	subs	r3, r2, #1
    53fa:	419a      	sbcs	r2, r3
    53fc:	464b      	mov	r3, r9
    53fe:	431a      	orrs	r2, r3
    5400:	2300      	movs	r3, #0
    5402:	e6b6      	b.n	5172 <__aeabi_dadd+0x1e2>
    5404:	4d71      	ldr	r5, [pc, #452]	; (55cc <__aeabi_dadd+0x63c>)
    5406:	45aa      	cmp	sl, r5
    5408:	d000      	beq.n	540c <__aeabi_dadd+0x47c>
    540a:	e76f      	b.n	52ec <__aeabi_dadd+0x35c>
    540c:	1c19      	adds	r1, r3, #0
    540e:	465c      	mov	r4, fp
    5410:	4655      	mov	r5, sl
    5412:	4666      	mov	r6, ip
    5414:	e5e5      	b.n	4fe2 <__aeabi_dadd+0x52>
    5416:	2d00      	cmp	r5, #0
    5418:	d122      	bne.n	5460 <__aeabi_dadd+0x4d0>
    541a:	1c0d      	adds	r5, r1, #0
    541c:	4325      	orrs	r5, r4
    541e:	d077      	beq.n	5510 <__aeabi_dadd+0x580>
    5420:	43d5      	mvns	r5, r2
    5422:	2d00      	cmp	r5, #0
    5424:	d171      	bne.n	550a <__aeabi_dadd+0x57a>
    5426:	445c      	add	r4, fp
    5428:	455c      	cmp	r4, fp
    542a:	4192      	sbcs	r2, r2
    542c:	1859      	adds	r1, r3, r1
    542e:	4252      	negs	r2, r2
    5430:	1889      	adds	r1, r1, r2
    5432:	4655      	mov	r5, sl
    5434:	e6a4      	b.n	5180 <__aeabi_dadd+0x1f0>
    5436:	2800      	cmp	r0, #0
    5438:	d14d      	bne.n	54d6 <__aeabi_dadd+0x546>
    543a:	4659      	mov	r1, fp
    543c:	4319      	orrs	r1, r3
    543e:	d100      	bne.n	5442 <__aeabi_dadd+0x4b2>
    5440:	e094      	b.n	556c <__aeabi_dadd+0x5dc>
    5442:	1c19      	adds	r1, r3, #0
    5444:	465c      	mov	r4, fp
    5446:	4666      	mov	r6, ip
    5448:	4d60      	ldr	r5, [pc, #384]	; (55cc <__aeabi_dadd+0x63c>)
    544a:	e5ca      	b.n	4fe2 <__aeabi_dadd+0x52>
    544c:	430c      	orrs	r4, r1
    544e:	1e61      	subs	r1, r4, #1
    5450:	418c      	sbcs	r4, r1
    5452:	b2e4      	uxtb	r4, r4
    5454:	2100      	movs	r1, #0
    5456:	e75b      	b.n	5310 <__aeabi_dadd+0x380>
    5458:	1c05      	adds	r5, r0, #0
    545a:	2100      	movs	r1, #0
    545c:	2400      	movs	r4, #0
    545e:	e652      	b.n	5106 <__aeabi_dadd+0x176>
    5460:	4d5a      	ldr	r5, [pc, #360]	; (55cc <__aeabi_dadd+0x63c>)
    5462:	45aa      	cmp	sl, r5
    5464:	d054      	beq.n	5510 <__aeabi_dadd+0x580>
    5466:	4255      	negs	r5, r2
    5468:	2280      	movs	r2, #128	; 0x80
    546a:	0410      	lsls	r0, r2, #16
    546c:	4301      	orrs	r1, r0
    546e:	2d38      	cmp	r5, #56	; 0x38
    5470:	dd00      	ble.n	5474 <__aeabi_dadd+0x4e4>
    5472:	e081      	b.n	5578 <__aeabi_dadd+0x5e8>
    5474:	2d1f      	cmp	r5, #31
    5476:	dd00      	ble.n	547a <__aeabi_dadd+0x4ea>
    5478:	e092      	b.n	55a0 <__aeabi_dadd+0x610>
    547a:	2220      	movs	r2, #32
    547c:	1b50      	subs	r0, r2, r5
    547e:	1c0a      	adds	r2, r1, #0
    5480:	4684      	mov	ip, r0
    5482:	4082      	lsls	r2, r0
    5484:	1c20      	adds	r0, r4, #0
    5486:	40e8      	lsrs	r0, r5
    5488:	4302      	orrs	r2, r0
    548a:	4690      	mov	r8, r2
    548c:	4662      	mov	r2, ip
    548e:	4094      	lsls	r4, r2
    5490:	1e60      	subs	r0, r4, #1
    5492:	4184      	sbcs	r4, r0
    5494:	4642      	mov	r2, r8
    5496:	4314      	orrs	r4, r2
    5498:	40e9      	lsrs	r1, r5
    549a:	445c      	add	r4, fp
    549c:	455c      	cmp	r4, fp
    549e:	4192      	sbcs	r2, r2
    54a0:	18cb      	adds	r3, r1, r3
    54a2:	4252      	negs	r2, r2
    54a4:	1899      	adds	r1, r3, r2
    54a6:	4655      	mov	r5, sl
    54a8:	e66a      	b.n	5180 <__aeabi_dadd+0x1f0>
    54aa:	4658      	mov	r0, fp
    54ac:	4318      	orrs	r0, r3
    54ae:	d100      	bne.n	54b2 <__aeabi_dadd+0x522>
    54b0:	e597      	b.n	4fe2 <__aeabi_dadd+0x52>
    54b2:	4658      	mov	r0, fp
    54b4:	1a27      	subs	r7, r4, r0
    54b6:	42bc      	cmp	r4, r7
    54b8:	4192      	sbcs	r2, r2
    54ba:	1ac8      	subs	r0, r1, r3
    54bc:	4252      	negs	r2, r2
    54be:	1a80      	subs	r0, r0, r2
    54c0:	0202      	lsls	r2, r0, #8
    54c2:	d566      	bpl.n	5592 <__aeabi_dadd+0x602>
    54c4:	4658      	mov	r0, fp
    54c6:	1b04      	subs	r4, r0, r4
    54c8:	45a3      	cmp	fp, r4
    54ca:	4192      	sbcs	r2, r2
    54cc:	1a59      	subs	r1, r3, r1
    54ce:	4252      	negs	r2, r2
    54d0:	1a89      	subs	r1, r1, r2
    54d2:	4666      	mov	r6, ip
    54d4:	e585      	b.n	4fe2 <__aeabi_dadd+0x52>
    54d6:	4658      	mov	r0, fp
    54d8:	4318      	orrs	r0, r3
    54da:	d033      	beq.n	5544 <__aeabi_dadd+0x5b4>
    54dc:	0748      	lsls	r0, r1, #29
    54de:	08e4      	lsrs	r4, r4, #3
    54e0:	4304      	orrs	r4, r0
    54e2:	2080      	movs	r0, #128	; 0x80
    54e4:	08c9      	lsrs	r1, r1, #3
    54e6:	0300      	lsls	r0, r0, #12
    54e8:	4201      	tst	r1, r0
    54ea:	d008      	beq.n	54fe <__aeabi_dadd+0x56e>
    54ec:	08dd      	lsrs	r5, r3, #3
    54ee:	4205      	tst	r5, r0
    54f0:	d105      	bne.n	54fe <__aeabi_dadd+0x56e>
    54f2:	4659      	mov	r1, fp
    54f4:	08ca      	lsrs	r2, r1, #3
    54f6:	075c      	lsls	r4, r3, #29
    54f8:	4314      	orrs	r4, r2
    54fa:	1c29      	adds	r1, r5, #0
    54fc:	4666      	mov	r6, ip
    54fe:	0f63      	lsrs	r3, r4, #29
    5500:	00c9      	lsls	r1, r1, #3
    5502:	4319      	orrs	r1, r3
    5504:	00e4      	lsls	r4, r4, #3
    5506:	4d31      	ldr	r5, [pc, #196]	; (55cc <__aeabi_dadd+0x63c>)
    5508:	e56b      	b.n	4fe2 <__aeabi_dadd+0x52>
    550a:	4a30      	ldr	r2, [pc, #192]	; (55cc <__aeabi_dadd+0x63c>)
    550c:	4592      	cmp	sl, r2
    550e:	d1ae      	bne.n	546e <__aeabi_dadd+0x4de>
    5510:	1c19      	adds	r1, r3, #0
    5512:	465c      	mov	r4, fp
    5514:	4655      	mov	r5, sl
    5516:	e564      	b.n	4fe2 <__aeabi_dadd+0x52>
    5518:	2800      	cmp	r0, #0
    551a:	d036      	beq.n	558a <__aeabi_dadd+0x5fa>
    551c:	4658      	mov	r0, fp
    551e:	4318      	orrs	r0, r3
    5520:	d010      	beq.n	5544 <__aeabi_dadd+0x5b4>
    5522:	2580      	movs	r5, #128	; 0x80
    5524:	0748      	lsls	r0, r1, #29
    5526:	08e4      	lsrs	r4, r4, #3
    5528:	08c9      	lsrs	r1, r1, #3
    552a:	032d      	lsls	r5, r5, #12
    552c:	4304      	orrs	r4, r0
    552e:	4229      	tst	r1, r5
    5530:	d0e5      	beq.n	54fe <__aeabi_dadd+0x56e>
    5532:	08d8      	lsrs	r0, r3, #3
    5534:	4228      	tst	r0, r5
    5536:	d1e2      	bne.n	54fe <__aeabi_dadd+0x56e>
    5538:	465d      	mov	r5, fp
    553a:	08ea      	lsrs	r2, r5, #3
    553c:	075c      	lsls	r4, r3, #29
    553e:	4314      	orrs	r4, r2
    5540:	1c01      	adds	r1, r0, #0
    5542:	e7dc      	b.n	54fe <__aeabi_dadd+0x56e>
    5544:	4d21      	ldr	r5, [pc, #132]	; (55cc <__aeabi_dadd+0x63c>)
    5546:	e54c      	b.n	4fe2 <__aeabi_dadd+0x52>
    5548:	2300      	movs	r3, #0
    554a:	e753      	b.n	53f4 <__aeabi_dadd+0x464>
    554c:	1c3d      	adds	r5, r7, #0
    554e:	3d20      	subs	r5, #32
    5550:	1c0a      	adds	r2, r1, #0
    5552:	40ea      	lsrs	r2, r5
    5554:	1c15      	adds	r5, r2, #0
    5556:	2f20      	cmp	r7, #32
    5558:	d034      	beq.n	55c4 <__aeabi_dadd+0x634>
    555a:	2640      	movs	r6, #64	; 0x40
    555c:	1bf7      	subs	r7, r6, r7
    555e:	40b9      	lsls	r1, r7
    5560:	430c      	orrs	r4, r1
    5562:	1e61      	subs	r1, r4, #1
    5564:	418c      	sbcs	r4, r1
    5566:	432c      	orrs	r4, r5
    5568:	2100      	movs	r1, #0
    556a:	e6d1      	b.n	5310 <__aeabi_dadd+0x380>
    556c:	2180      	movs	r1, #128	; 0x80
    556e:	2700      	movs	r7, #0
    5570:	03c9      	lsls	r1, r1, #15
    5572:	4d16      	ldr	r5, [pc, #88]	; (55cc <__aeabi_dadd+0x63c>)
    5574:	2400      	movs	r4, #0
    5576:	e5c6      	b.n	5106 <__aeabi_dadd+0x176>
    5578:	430c      	orrs	r4, r1
    557a:	1e61      	subs	r1, r4, #1
    557c:	418c      	sbcs	r4, r1
    557e:	b2e4      	uxtb	r4, r4
    5580:	2100      	movs	r1, #0
    5582:	e78a      	b.n	549a <__aeabi_dadd+0x50a>
    5584:	1c19      	adds	r1, r3, #0
    5586:	465c      	mov	r4, fp
    5588:	e52b      	b.n	4fe2 <__aeabi_dadd+0x52>
    558a:	1c19      	adds	r1, r3, #0
    558c:	465c      	mov	r4, fp
    558e:	4d0f      	ldr	r5, [pc, #60]	; (55cc <__aeabi_dadd+0x63c>)
    5590:	e527      	b.n	4fe2 <__aeabi_dadd+0x52>
    5592:	1c03      	adds	r3, r0, #0
    5594:	433b      	orrs	r3, r7
    5596:	d100      	bne.n	559a <__aeabi_dadd+0x60a>
    5598:	e71c      	b.n	53d4 <__aeabi_dadd+0x444>
    559a:	1c01      	adds	r1, r0, #0
    559c:	1c3c      	adds	r4, r7, #0
    559e:	e520      	b.n	4fe2 <__aeabi_dadd+0x52>
    55a0:	2020      	movs	r0, #32
    55a2:	4240      	negs	r0, r0
    55a4:	1940      	adds	r0, r0, r5
    55a6:	1c0a      	adds	r2, r1, #0
    55a8:	40c2      	lsrs	r2, r0
    55aa:	4690      	mov	r8, r2
    55ac:	2d20      	cmp	r5, #32
    55ae:	d00b      	beq.n	55c8 <__aeabi_dadd+0x638>
    55b0:	2040      	movs	r0, #64	; 0x40
    55b2:	1b45      	subs	r5, r0, r5
    55b4:	40a9      	lsls	r1, r5
    55b6:	430c      	orrs	r4, r1
    55b8:	1e61      	subs	r1, r4, #1
    55ba:	418c      	sbcs	r4, r1
    55bc:	4645      	mov	r5, r8
    55be:	432c      	orrs	r4, r5
    55c0:	2100      	movs	r1, #0
    55c2:	e76a      	b.n	549a <__aeabi_dadd+0x50a>
    55c4:	2100      	movs	r1, #0
    55c6:	e7cb      	b.n	5560 <__aeabi_dadd+0x5d0>
    55c8:	2100      	movs	r1, #0
    55ca:	e7f4      	b.n	55b6 <__aeabi_dadd+0x626>
    55cc:	000007ff 	.word	0x000007ff
    55d0:	ff7fffff 	.word	0xff7fffff

000055d4 <__aeabi_ddiv>:
    55d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    55d6:	4656      	mov	r6, sl
    55d8:	4644      	mov	r4, r8
    55da:	465f      	mov	r7, fp
    55dc:	464d      	mov	r5, r9
    55de:	b4f0      	push	{r4, r5, r6, r7}
    55e0:	1c1f      	adds	r7, r3, #0
    55e2:	030b      	lsls	r3, r1, #12
    55e4:	0b1b      	lsrs	r3, r3, #12
    55e6:	4698      	mov	r8, r3
    55e8:	004b      	lsls	r3, r1, #1
    55ea:	b087      	sub	sp, #28
    55ec:	1c04      	adds	r4, r0, #0
    55ee:	4681      	mov	r9, r0
    55f0:	0d5b      	lsrs	r3, r3, #21
    55f2:	0fc8      	lsrs	r0, r1, #31
    55f4:	1c16      	adds	r6, r2, #0
    55f6:	469a      	mov	sl, r3
    55f8:	9000      	str	r0, [sp, #0]
    55fa:	2b00      	cmp	r3, #0
    55fc:	d051      	beq.n	56a2 <__aeabi_ddiv+0xce>
    55fe:	4b6a      	ldr	r3, [pc, #424]	; (57a8 <__aeabi_ddiv+0x1d4>)
    5600:	459a      	cmp	sl, r3
    5602:	d031      	beq.n	5668 <__aeabi_ddiv+0x94>
    5604:	2280      	movs	r2, #128	; 0x80
    5606:	4641      	mov	r1, r8
    5608:	0352      	lsls	r2, r2, #13
    560a:	430a      	orrs	r2, r1
    560c:	0f63      	lsrs	r3, r4, #29
    560e:	00d2      	lsls	r2, r2, #3
    5610:	431a      	orrs	r2, r3
    5612:	4b66      	ldr	r3, [pc, #408]	; (57ac <__aeabi_ddiv+0x1d8>)
    5614:	4690      	mov	r8, r2
    5616:	2500      	movs	r5, #0
    5618:	00e2      	lsls	r2, r4, #3
    561a:	4691      	mov	r9, r2
    561c:	449a      	add	sl, r3
    561e:	2400      	movs	r4, #0
    5620:	9502      	str	r5, [sp, #8]
    5622:	033b      	lsls	r3, r7, #12
    5624:	0b1b      	lsrs	r3, r3, #12
    5626:	469b      	mov	fp, r3
    5628:	0ffd      	lsrs	r5, r7, #31
    562a:	007b      	lsls	r3, r7, #1
    562c:	1c31      	adds	r1, r6, #0
    562e:	0d5b      	lsrs	r3, r3, #21
    5630:	9501      	str	r5, [sp, #4]
    5632:	d060      	beq.n	56f6 <__aeabi_ddiv+0x122>
    5634:	4a5c      	ldr	r2, [pc, #368]	; (57a8 <__aeabi_ddiv+0x1d4>)
    5636:	4293      	cmp	r3, r2
    5638:	d054      	beq.n	56e4 <__aeabi_ddiv+0x110>
    563a:	2180      	movs	r1, #128	; 0x80
    563c:	4658      	mov	r0, fp
    563e:	0349      	lsls	r1, r1, #13
    5640:	4301      	orrs	r1, r0
    5642:	0f72      	lsrs	r2, r6, #29
    5644:	00c9      	lsls	r1, r1, #3
    5646:	4311      	orrs	r1, r2
    5648:	4a58      	ldr	r2, [pc, #352]	; (57ac <__aeabi_ddiv+0x1d8>)
    564a:	468b      	mov	fp, r1
    564c:	189b      	adds	r3, r3, r2
    564e:	00f1      	lsls	r1, r6, #3
    5650:	2000      	movs	r0, #0
    5652:	9a00      	ldr	r2, [sp, #0]
    5654:	4304      	orrs	r4, r0
    5656:	406a      	eors	r2, r5
    5658:	9203      	str	r2, [sp, #12]
    565a:	2c0f      	cmp	r4, #15
    565c:	d900      	bls.n	5660 <__aeabi_ddiv+0x8c>
    565e:	e0ad      	b.n	57bc <__aeabi_ddiv+0x1e8>
    5660:	4e53      	ldr	r6, [pc, #332]	; (57b0 <__aeabi_ddiv+0x1dc>)
    5662:	00a4      	lsls	r4, r4, #2
    5664:	5934      	ldr	r4, [r6, r4]
    5666:	46a7      	mov	pc, r4
    5668:	4640      	mov	r0, r8
    566a:	4304      	orrs	r4, r0
    566c:	d16e      	bne.n	574c <__aeabi_ddiv+0x178>
    566e:	2100      	movs	r1, #0
    5670:	2502      	movs	r5, #2
    5672:	2408      	movs	r4, #8
    5674:	4688      	mov	r8, r1
    5676:	4689      	mov	r9, r1
    5678:	9502      	str	r5, [sp, #8]
    567a:	e7d2      	b.n	5622 <__aeabi_ddiv+0x4e>
    567c:	9c00      	ldr	r4, [sp, #0]
    567e:	9802      	ldr	r0, [sp, #8]
    5680:	46c3      	mov	fp, r8
    5682:	4649      	mov	r1, r9
    5684:	9401      	str	r4, [sp, #4]
    5686:	2802      	cmp	r0, #2
    5688:	d064      	beq.n	5754 <__aeabi_ddiv+0x180>
    568a:	2803      	cmp	r0, #3
    568c:	d100      	bne.n	5690 <__aeabi_ddiv+0xbc>
    568e:	e2ab      	b.n	5be8 <__aeabi_ddiv+0x614>
    5690:	2801      	cmp	r0, #1
    5692:	d000      	beq.n	5696 <__aeabi_ddiv+0xc2>
    5694:	e238      	b.n	5b08 <__aeabi_ddiv+0x534>
    5696:	9a01      	ldr	r2, [sp, #4]
    5698:	2400      	movs	r4, #0
    569a:	4002      	ands	r2, r0
    569c:	2500      	movs	r5, #0
    569e:	46a1      	mov	r9, r4
    56a0:	e060      	b.n	5764 <__aeabi_ddiv+0x190>
    56a2:	4643      	mov	r3, r8
    56a4:	4323      	orrs	r3, r4
    56a6:	d04a      	beq.n	573e <__aeabi_ddiv+0x16a>
    56a8:	4640      	mov	r0, r8
    56aa:	2800      	cmp	r0, #0
    56ac:	d100      	bne.n	56b0 <__aeabi_ddiv+0xdc>
    56ae:	e1c0      	b.n	5a32 <__aeabi_ddiv+0x45e>
    56b0:	f001 fa64 	bl	6b7c <__clzsi2>
    56b4:	1e03      	subs	r3, r0, #0
    56b6:	2b27      	cmp	r3, #39	; 0x27
    56b8:	dd00      	ble.n	56bc <__aeabi_ddiv+0xe8>
    56ba:	e1b3      	b.n	5a24 <__aeabi_ddiv+0x450>
    56bc:	2128      	movs	r1, #40	; 0x28
    56be:	1a0d      	subs	r5, r1, r0
    56c0:	1c21      	adds	r1, r4, #0
    56c2:	3b08      	subs	r3, #8
    56c4:	4642      	mov	r2, r8
    56c6:	40e9      	lsrs	r1, r5
    56c8:	409a      	lsls	r2, r3
    56ca:	1c0d      	adds	r5, r1, #0
    56cc:	4315      	orrs	r5, r2
    56ce:	1c22      	adds	r2, r4, #0
    56d0:	409a      	lsls	r2, r3
    56d2:	46a8      	mov	r8, r5
    56d4:	4691      	mov	r9, r2
    56d6:	4b37      	ldr	r3, [pc, #220]	; (57b4 <__aeabi_ddiv+0x1e0>)
    56d8:	2500      	movs	r5, #0
    56da:	1a1b      	subs	r3, r3, r0
    56dc:	469a      	mov	sl, r3
    56de:	2400      	movs	r4, #0
    56e0:	9502      	str	r5, [sp, #8]
    56e2:	e79e      	b.n	5622 <__aeabi_ddiv+0x4e>
    56e4:	465a      	mov	r2, fp
    56e6:	4316      	orrs	r6, r2
    56e8:	2003      	movs	r0, #3
    56ea:	2e00      	cmp	r6, #0
    56ec:	d1b1      	bne.n	5652 <__aeabi_ddiv+0x7e>
    56ee:	46b3      	mov	fp, r6
    56f0:	2100      	movs	r1, #0
    56f2:	2002      	movs	r0, #2
    56f4:	e7ad      	b.n	5652 <__aeabi_ddiv+0x7e>
    56f6:	465a      	mov	r2, fp
    56f8:	4332      	orrs	r2, r6
    56fa:	d01b      	beq.n	5734 <__aeabi_ddiv+0x160>
    56fc:	465b      	mov	r3, fp
    56fe:	2b00      	cmp	r3, #0
    5700:	d100      	bne.n	5704 <__aeabi_ddiv+0x130>
    5702:	e18a      	b.n	5a1a <__aeabi_ddiv+0x446>
    5704:	4658      	mov	r0, fp
    5706:	f001 fa39 	bl	6b7c <__clzsi2>
    570a:	2827      	cmp	r0, #39	; 0x27
    570c:	dd00      	ble.n	5710 <__aeabi_ddiv+0x13c>
    570e:	e17d      	b.n	5a0c <__aeabi_ddiv+0x438>
    5710:	2228      	movs	r2, #40	; 0x28
    5712:	1a17      	subs	r7, r2, r0
    5714:	1c01      	adds	r1, r0, #0
    5716:	1c32      	adds	r2, r6, #0
    5718:	3908      	subs	r1, #8
    571a:	465b      	mov	r3, fp
    571c:	40fa      	lsrs	r2, r7
    571e:	408b      	lsls	r3, r1
    5720:	1c17      	adds	r7, r2, #0
    5722:	431f      	orrs	r7, r3
    5724:	1c33      	adds	r3, r6, #0
    5726:	408b      	lsls	r3, r1
    5728:	46bb      	mov	fp, r7
    572a:	1c19      	adds	r1, r3, #0
    572c:	4b21      	ldr	r3, [pc, #132]	; (57b4 <__aeabi_ddiv+0x1e0>)
    572e:	1a1b      	subs	r3, r3, r0
    5730:	2000      	movs	r0, #0
    5732:	e78e      	b.n	5652 <__aeabi_ddiv+0x7e>
    5734:	2700      	movs	r7, #0
    5736:	46bb      	mov	fp, r7
    5738:	2100      	movs	r1, #0
    573a:	2001      	movs	r0, #1
    573c:	e789      	b.n	5652 <__aeabi_ddiv+0x7e>
    573e:	2000      	movs	r0, #0
    5740:	2501      	movs	r5, #1
    5742:	2404      	movs	r4, #4
    5744:	4680      	mov	r8, r0
    5746:	4681      	mov	r9, r0
    5748:	9502      	str	r5, [sp, #8]
    574a:	e76a      	b.n	5622 <__aeabi_ddiv+0x4e>
    574c:	2503      	movs	r5, #3
    574e:	240c      	movs	r4, #12
    5750:	9502      	str	r5, [sp, #8]
    5752:	e766      	b.n	5622 <__aeabi_ddiv+0x4e>
    5754:	9c01      	ldr	r4, [sp, #4]
    5756:	9403      	str	r4, [sp, #12]
    5758:	9d03      	ldr	r5, [sp, #12]
    575a:	2201      	movs	r2, #1
    575c:	402a      	ands	r2, r5
    575e:	2400      	movs	r4, #0
    5760:	4d11      	ldr	r5, [pc, #68]	; (57a8 <__aeabi_ddiv+0x1d4>)
    5762:	46a1      	mov	r9, r4
    5764:	2000      	movs	r0, #0
    5766:	2100      	movs	r1, #0
    5768:	0324      	lsls	r4, r4, #12
    576a:	0b26      	lsrs	r6, r4, #12
    576c:	0d0c      	lsrs	r4, r1, #20
    576e:	0524      	lsls	r4, r4, #20
    5770:	4b11      	ldr	r3, [pc, #68]	; (57b8 <__aeabi_ddiv+0x1e4>)
    5772:	4334      	orrs	r4, r6
    5774:	052d      	lsls	r5, r5, #20
    5776:	4023      	ands	r3, r4
    5778:	432b      	orrs	r3, r5
    577a:	005b      	lsls	r3, r3, #1
    577c:	085b      	lsrs	r3, r3, #1
    577e:	07d2      	lsls	r2, r2, #31
    5780:	1c19      	adds	r1, r3, #0
    5782:	4648      	mov	r0, r9
    5784:	4311      	orrs	r1, r2
    5786:	b007      	add	sp, #28
    5788:	bc3c      	pop	{r2, r3, r4, r5}
    578a:	4690      	mov	r8, r2
    578c:	4699      	mov	r9, r3
    578e:	46a2      	mov	sl, r4
    5790:	46ab      	mov	fp, r5
    5792:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5794:	2200      	movs	r2, #0
    5796:	2480      	movs	r4, #128	; 0x80
    5798:	0324      	lsls	r4, r4, #12
    579a:	4691      	mov	r9, r2
    579c:	4d02      	ldr	r5, [pc, #8]	; (57a8 <__aeabi_ddiv+0x1d4>)
    579e:	e7e1      	b.n	5764 <__aeabi_ddiv+0x190>
    57a0:	2400      	movs	r4, #0
    57a2:	2500      	movs	r5, #0
    57a4:	46a1      	mov	r9, r4
    57a6:	e7dd      	b.n	5764 <__aeabi_ddiv+0x190>
    57a8:	000007ff 	.word	0x000007ff
    57ac:	fffffc01 	.word	0xfffffc01
    57b0:	00008604 	.word	0x00008604
    57b4:	fffffc0d 	.word	0xfffffc0d
    57b8:	800fffff 	.word	0x800fffff
    57bc:	4655      	mov	r5, sl
    57be:	1aed      	subs	r5, r5, r3
    57c0:	9504      	str	r5, [sp, #16]
    57c2:	45d8      	cmp	r8, fp
    57c4:	d900      	bls.n	57c8 <__aeabi_ddiv+0x1f4>
    57c6:	e153      	b.n	5a70 <__aeabi_ddiv+0x49c>
    57c8:	d100      	bne.n	57cc <__aeabi_ddiv+0x1f8>
    57ca:	e14e      	b.n	5a6a <__aeabi_ddiv+0x496>
    57cc:	9c04      	ldr	r4, [sp, #16]
    57ce:	2500      	movs	r5, #0
    57d0:	3c01      	subs	r4, #1
    57d2:	464e      	mov	r6, r9
    57d4:	9404      	str	r4, [sp, #16]
    57d6:	4647      	mov	r7, r8
    57d8:	46a9      	mov	r9, r5
    57da:	4658      	mov	r0, fp
    57dc:	0203      	lsls	r3, r0, #8
    57de:	0e0c      	lsrs	r4, r1, #24
    57e0:	431c      	orrs	r4, r3
    57e2:	0209      	lsls	r1, r1, #8
    57e4:	0c25      	lsrs	r5, r4, #16
    57e6:	0423      	lsls	r3, r4, #16
    57e8:	0c1b      	lsrs	r3, r3, #16
    57ea:	9100      	str	r1, [sp, #0]
    57ec:	1c38      	adds	r0, r7, #0
    57ee:	1c29      	adds	r1, r5, #0
    57f0:	9301      	str	r3, [sp, #4]
    57f2:	f7ff fabd 	bl	4d70 <__aeabi_uidiv>
    57f6:	9901      	ldr	r1, [sp, #4]
    57f8:	4683      	mov	fp, r0
    57fa:	4341      	muls	r1, r0
    57fc:	1c38      	adds	r0, r7, #0
    57fe:	468a      	mov	sl, r1
    5800:	1c29      	adds	r1, r5, #0
    5802:	f7ff faf9 	bl	4df8 <__aeabi_uidivmod>
    5806:	0c33      	lsrs	r3, r6, #16
    5808:	0409      	lsls	r1, r1, #16
    580a:	4319      	orrs	r1, r3
    580c:	458a      	cmp	sl, r1
    580e:	d90c      	bls.n	582a <__aeabi_ddiv+0x256>
    5810:	465b      	mov	r3, fp
    5812:	1909      	adds	r1, r1, r4
    5814:	3b01      	subs	r3, #1
    5816:	428c      	cmp	r4, r1
    5818:	d900      	bls.n	581c <__aeabi_ddiv+0x248>
    581a:	e147      	b.n	5aac <__aeabi_ddiv+0x4d8>
    581c:	458a      	cmp	sl, r1
    581e:	d800      	bhi.n	5822 <__aeabi_ddiv+0x24e>
    5820:	e144      	b.n	5aac <__aeabi_ddiv+0x4d8>
    5822:	2202      	movs	r2, #2
    5824:	4252      	negs	r2, r2
    5826:	4493      	add	fp, r2
    5828:	1909      	adds	r1, r1, r4
    582a:	4653      	mov	r3, sl
    582c:	1acb      	subs	r3, r1, r3
    582e:	1c18      	adds	r0, r3, #0
    5830:	1c29      	adds	r1, r5, #0
    5832:	4698      	mov	r8, r3
    5834:	f7ff fa9c 	bl	4d70 <__aeabi_uidiv>
    5838:	1c07      	adds	r7, r0, #0
    583a:	9801      	ldr	r0, [sp, #4]
    583c:	1c29      	adds	r1, r5, #0
    583e:	4378      	muls	r0, r7
    5840:	4682      	mov	sl, r0
    5842:	4640      	mov	r0, r8
    5844:	f7ff fad8 	bl	4df8 <__aeabi_uidivmod>
    5848:	0436      	lsls	r6, r6, #16
    584a:	040b      	lsls	r3, r1, #16
    584c:	0c36      	lsrs	r6, r6, #16
    584e:	4333      	orrs	r3, r6
    5850:	459a      	cmp	sl, r3
    5852:	d909      	bls.n	5868 <__aeabi_ddiv+0x294>
    5854:	191b      	adds	r3, r3, r4
    5856:	1e7a      	subs	r2, r7, #1
    5858:	429c      	cmp	r4, r3
    585a:	d900      	bls.n	585e <__aeabi_ddiv+0x28a>
    585c:	e124      	b.n	5aa8 <__aeabi_ddiv+0x4d4>
    585e:	459a      	cmp	sl, r3
    5860:	d800      	bhi.n	5864 <__aeabi_ddiv+0x290>
    5862:	e121      	b.n	5aa8 <__aeabi_ddiv+0x4d4>
    5864:	3f02      	subs	r7, #2
    5866:	191b      	adds	r3, r3, r4
    5868:	465e      	mov	r6, fp
    586a:	0432      	lsls	r2, r6, #16
    586c:	4317      	orrs	r7, r2
    586e:	0c38      	lsrs	r0, r7, #16
    5870:	46bb      	mov	fp, r7
    5872:	9e00      	ldr	r6, [sp, #0]
    5874:	9f00      	ldr	r7, [sp, #0]
    5876:	4651      	mov	r1, sl
    5878:	0c3f      	lsrs	r7, r7, #16
    587a:	0432      	lsls	r2, r6, #16
    587c:	1a5b      	subs	r3, r3, r1
    587e:	4659      	mov	r1, fp
    5880:	46ba      	mov	sl, r7
    5882:	0c12      	lsrs	r2, r2, #16
    5884:	040f      	lsls	r7, r1, #16
    5886:	0c3f      	lsrs	r7, r7, #16
    5888:	4690      	mov	r8, r2
    588a:	4651      	mov	r1, sl
    588c:	437a      	muls	r2, r7
    588e:	434f      	muls	r7, r1
    5890:	4641      	mov	r1, r8
    5892:	4341      	muls	r1, r0
    5894:	4656      	mov	r6, sl
    5896:	4370      	muls	r0, r6
    5898:	19cf      	adds	r7, r1, r7
    589a:	0c16      	lsrs	r6, r2, #16
    589c:	19be      	adds	r6, r7, r6
    589e:	42b1      	cmp	r1, r6
    58a0:	d902      	bls.n	58a8 <__aeabi_ddiv+0x2d4>
    58a2:	2780      	movs	r7, #128	; 0x80
    58a4:	027f      	lsls	r7, r7, #9
    58a6:	19c0      	adds	r0, r0, r7
    58a8:	0c31      	lsrs	r1, r6, #16
    58aa:	0412      	lsls	r2, r2, #16
    58ac:	0436      	lsls	r6, r6, #16
    58ae:	0c12      	lsrs	r2, r2, #16
    58b0:	1840      	adds	r0, r0, r1
    58b2:	18b6      	adds	r6, r6, r2
    58b4:	4283      	cmp	r3, r0
    58b6:	d200      	bcs.n	58ba <__aeabi_ddiv+0x2e6>
    58b8:	e0c4      	b.n	5a44 <__aeabi_ddiv+0x470>
    58ba:	d100      	bne.n	58be <__aeabi_ddiv+0x2ea>
    58bc:	e0be      	b.n	5a3c <__aeabi_ddiv+0x468>
    58be:	1a19      	subs	r1, r3, r0
    58c0:	4648      	mov	r0, r9
    58c2:	1b86      	subs	r6, r0, r6
    58c4:	45b1      	cmp	r9, r6
    58c6:	41bf      	sbcs	r7, r7
    58c8:	427f      	negs	r7, r7
    58ca:	1bcf      	subs	r7, r1, r7
    58cc:	42a7      	cmp	r7, r4
    58ce:	d100      	bne.n	58d2 <__aeabi_ddiv+0x2fe>
    58d0:	e113      	b.n	5afa <__aeabi_ddiv+0x526>
    58d2:	1c29      	adds	r1, r5, #0
    58d4:	1c38      	adds	r0, r7, #0
    58d6:	f7ff fa4b 	bl	4d70 <__aeabi_uidiv>
    58da:	9901      	ldr	r1, [sp, #4]
    58dc:	9002      	str	r0, [sp, #8]
    58de:	4341      	muls	r1, r0
    58e0:	1c38      	adds	r0, r7, #0
    58e2:	4689      	mov	r9, r1
    58e4:	1c29      	adds	r1, r5, #0
    58e6:	f7ff fa87 	bl	4df8 <__aeabi_uidivmod>
    58ea:	0c33      	lsrs	r3, r6, #16
    58ec:	0409      	lsls	r1, r1, #16
    58ee:	4319      	orrs	r1, r3
    58f0:	4589      	cmp	r9, r1
    58f2:	d90c      	bls.n	590e <__aeabi_ddiv+0x33a>
    58f4:	9b02      	ldr	r3, [sp, #8]
    58f6:	1909      	adds	r1, r1, r4
    58f8:	3b01      	subs	r3, #1
    58fa:	428c      	cmp	r4, r1
    58fc:	d900      	bls.n	5900 <__aeabi_ddiv+0x32c>
    58fe:	e0ff      	b.n	5b00 <__aeabi_ddiv+0x52c>
    5900:	4589      	cmp	r9, r1
    5902:	d800      	bhi.n	5906 <__aeabi_ddiv+0x332>
    5904:	e0fc      	b.n	5b00 <__aeabi_ddiv+0x52c>
    5906:	9f02      	ldr	r7, [sp, #8]
    5908:	1909      	adds	r1, r1, r4
    590a:	3f02      	subs	r7, #2
    590c:	9702      	str	r7, [sp, #8]
    590e:	464f      	mov	r7, r9
    5910:	1bcf      	subs	r7, r1, r7
    5912:	1c38      	adds	r0, r7, #0
    5914:	1c29      	adds	r1, r5, #0
    5916:	9705      	str	r7, [sp, #20]
    5918:	f7ff fa2a 	bl	4d70 <__aeabi_uidiv>
    591c:	1c07      	adds	r7, r0, #0
    591e:	9801      	ldr	r0, [sp, #4]
    5920:	1c29      	adds	r1, r5, #0
    5922:	4378      	muls	r0, r7
    5924:	4681      	mov	r9, r0
    5926:	9805      	ldr	r0, [sp, #20]
    5928:	f7ff fa66 	bl	4df8 <__aeabi_uidivmod>
    592c:	0436      	lsls	r6, r6, #16
    592e:	0409      	lsls	r1, r1, #16
    5930:	0c36      	lsrs	r6, r6, #16
    5932:	430e      	orrs	r6, r1
    5934:	45b1      	cmp	r9, r6
    5936:	d909      	bls.n	594c <__aeabi_ddiv+0x378>
    5938:	1936      	adds	r6, r6, r4
    593a:	1e7b      	subs	r3, r7, #1
    593c:	42b4      	cmp	r4, r6
    593e:	d900      	bls.n	5942 <__aeabi_ddiv+0x36e>
    5940:	e0e0      	b.n	5b04 <__aeabi_ddiv+0x530>
    5942:	45b1      	cmp	r9, r6
    5944:	d800      	bhi.n	5948 <__aeabi_ddiv+0x374>
    5946:	e0dd      	b.n	5b04 <__aeabi_ddiv+0x530>
    5948:	3f02      	subs	r7, #2
    594a:	1936      	adds	r6, r6, r4
    594c:	9d02      	ldr	r5, [sp, #8]
    594e:	4649      	mov	r1, r9
    5950:	1a76      	subs	r6, r6, r1
    5952:	0429      	lsls	r1, r5, #16
    5954:	4339      	orrs	r1, r7
    5956:	040b      	lsls	r3, r1, #16
    5958:	4657      	mov	r7, sl
    595a:	0c0a      	lsrs	r2, r1, #16
    595c:	0c1b      	lsrs	r3, r3, #16
    595e:	4640      	mov	r0, r8
    5960:	4645      	mov	r5, r8
    5962:	4358      	muls	r0, r3
    5964:	4355      	muls	r5, r2
    5966:	437b      	muls	r3, r7
    5968:	437a      	muls	r2, r7
    596a:	18eb      	adds	r3, r5, r3
    596c:	0c07      	lsrs	r7, r0, #16
    596e:	19db      	adds	r3, r3, r7
    5970:	429d      	cmp	r5, r3
    5972:	d902      	bls.n	597a <__aeabi_ddiv+0x3a6>
    5974:	2580      	movs	r5, #128	; 0x80
    5976:	026d      	lsls	r5, r5, #9
    5978:	1952      	adds	r2, r2, r5
    597a:	0c1d      	lsrs	r5, r3, #16
    597c:	0400      	lsls	r0, r0, #16
    597e:	041b      	lsls	r3, r3, #16
    5980:	0c00      	lsrs	r0, r0, #16
    5982:	1952      	adds	r2, r2, r5
    5984:	181b      	adds	r3, r3, r0
    5986:	4296      	cmp	r6, r2
    5988:	d335      	bcc.n	59f6 <__aeabi_ddiv+0x422>
    598a:	d100      	bne.n	598e <__aeabi_ddiv+0x3ba>
    598c:	e0fc      	b.n	5b88 <__aeabi_ddiv+0x5b4>
    598e:	2301      	movs	r3, #1
    5990:	4319      	orrs	r1, r3
    5992:	9e04      	ldr	r6, [sp, #16]
    5994:	4f99      	ldr	r7, [pc, #612]	; (5bfc <__aeabi_ddiv+0x628>)
    5996:	19f5      	adds	r5, r6, r7
    5998:	2d00      	cmp	r5, #0
    599a:	dc00      	bgt.n	599e <__aeabi_ddiv+0x3ca>
    599c:	e0a1      	b.n	5ae2 <__aeabi_ddiv+0x50e>
    599e:	0748      	lsls	r0, r1, #29
    59a0:	d009      	beq.n	59b6 <__aeabi_ddiv+0x3e2>
    59a2:	230f      	movs	r3, #15
    59a4:	400b      	ands	r3, r1
    59a6:	2b04      	cmp	r3, #4
    59a8:	d005      	beq.n	59b6 <__aeabi_ddiv+0x3e2>
    59aa:	1d0b      	adds	r3, r1, #4
    59ac:	428b      	cmp	r3, r1
    59ae:	4189      	sbcs	r1, r1
    59b0:	4249      	negs	r1, r1
    59b2:	448b      	add	fp, r1
    59b4:	1c19      	adds	r1, r3, #0
    59b6:	465a      	mov	r2, fp
    59b8:	01d2      	lsls	r2, r2, #7
    59ba:	d507      	bpl.n	59cc <__aeabi_ddiv+0x3f8>
    59bc:	4b90      	ldr	r3, [pc, #576]	; (5c00 <__aeabi_ddiv+0x62c>)
    59be:	465c      	mov	r4, fp
    59c0:	9e04      	ldr	r6, [sp, #16]
    59c2:	2780      	movs	r7, #128	; 0x80
    59c4:	401c      	ands	r4, r3
    59c6:	00ff      	lsls	r7, r7, #3
    59c8:	46a3      	mov	fp, r4
    59ca:	19f5      	adds	r5, r6, r7
    59cc:	4b8d      	ldr	r3, [pc, #564]	; (5c04 <__aeabi_ddiv+0x630>)
    59ce:	429d      	cmp	r5, r3
    59d0:	dd7a      	ble.n	5ac8 <__aeabi_ddiv+0x4f4>
    59d2:	9c03      	ldr	r4, [sp, #12]
    59d4:	2201      	movs	r2, #1
    59d6:	4022      	ands	r2, r4
    59d8:	2400      	movs	r4, #0
    59da:	4d8b      	ldr	r5, [pc, #556]	; (5c08 <__aeabi_ddiv+0x634>)
    59dc:	46a1      	mov	r9, r4
    59de:	e6c1      	b.n	5764 <__aeabi_ddiv+0x190>
    59e0:	2480      	movs	r4, #128	; 0x80
    59e2:	0324      	lsls	r4, r4, #12
    59e4:	4647      	mov	r7, r8
    59e6:	4227      	tst	r7, r4
    59e8:	d14c      	bne.n	5a84 <__aeabi_ddiv+0x4b0>
    59ea:	433c      	orrs	r4, r7
    59ec:	0324      	lsls	r4, r4, #12
    59ee:	0b24      	lsrs	r4, r4, #12
    59f0:	9a00      	ldr	r2, [sp, #0]
    59f2:	4d85      	ldr	r5, [pc, #532]	; (5c08 <__aeabi_ddiv+0x634>)
    59f4:	e6b6      	b.n	5764 <__aeabi_ddiv+0x190>
    59f6:	1936      	adds	r6, r6, r4
    59f8:	1e48      	subs	r0, r1, #1
    59fa:	42b4      	cmp	r4, r6
    59fc:	d95e      	bls.n	5abc <__aeabi_ddiv+0x4e8>
    59fe:	1c01      	adds	r1, r0, #0
    5a00:	4296      	cmp	r6, r2
    5a02:	d1c4      	bne.n	598e <__aeabi_ddiv+0x3ba>
    5a04:	9e00      	ldr	r6, [sp, #0]
    5a06:	429e      	cmp	r6, r3
    5a08:	d1c1      	bne.n	598e <__aeabi_ddiv+0x3ba>
    5a0a:	e7c2      	b.n	5992 <__aeabi_ddiv+0x3be>
    5a0c:	1c03      	adds	r3, r0, #0
    5a0e:	3b28      	subs	r3, #40	; 0x28
    5a10:	1c31      	adds	r1, r6, #0
    5a12:	4099      	lsls	r1, r3
    5a14:	468b      	mov	fp, r1
    5a16:	2100      	movs	r1, #0
    5a18:	e688      	b.n	572c <__aeabi_ddiv+0x158>
    5a1a:	1c30      	adds	r0, r6, #0
    5a1c:	f001 f8ae 	bl	6b7c <__clzsi2>
    5a20:	3020      	adds	r0, #32
    5a22:	e672      	b.n	570a <__aeabi_ddiv+0x136>
    5a24:	3b28      	subs	r3, #40	; 0x28
    5a26:	1c21      	adds	r1, r4, #0
    5a28:	4099      	lsls	r1, r3
    5a2a:	2200      	movs	r2, #0
    5a2c:	4688      	mov	r8, r1
    5a2e:	4691      	mov	r9, r2
    5a30:	e651      	b.n	56d6 <__aeabi_ddiv+0x102>
    5a32:	1c20      	adds	r0, r4, #0
    5a34:	f001 f8a2 	bl	6b7c <__clzsi2>
    5a38:	3020      	adds	r0, #32
    5a3a:	e63b      	b.n	56b4 <__aeabi_ddiv+0xe0>
    5a3c:	2100      	movs	r1, #0
    5a3e:	45b1      	cmp	r9, r6
    5a40:	d300      	bcc.n	5a44 <__aeabi_ddiv+0x470>
    5a42:	e73d      	b.n	58c0 <__aeabi_ddiv+0x2ec>
    5a44:	9f00      	ldr	r7, [sp, #0]
    5a46:	465a      	mov	r2, fp
    5a48:	44b9      	add	r9, r7
    5a4a:	45b9      	cmp	r9, r7
    5a4c:	41bf      	sbcs	r7, r7
    5a4e:	427f      	negs	r7, r7
    5a50:	193f      	adds	r7, r7, r4
    5a52:	18fb      	adds	r3, r7, r3
    5a54:	3a01      	subs	r2, #1
    5a56:	429c      	cmp	r4, r3
    5a58:	d21e      	bcs.n	5a98 <__aeabi_ddiv+0x4c4>
    5a5a:	4298      	cmp	r0, r3
    5a5c:	d900      	bls.n	5a60 <__aeabi_ddiv+0x48c>
    5a5e:	e07e      	b.n	5b5e <__aeabi_ddiv+0x58a>
    5a60:	d100      	bne.n	5a64 <__aeabi_ddiv+0x490>
    5a62:	e0b5      	b.n	5bd0 <__aeabi_ddiv+0x5fc>
    5a64:	1a19      	subs	r1, r3, r0
    5a66:	4693      	mov	fp, r2
    5a68:	e72a      	b.n	58c0 <__aeabi_ddiv+0x2ec>
    5a6a:	4589      	cmp	r9, r1
    5a6c:	d800      	bhi.n	5a70 <__aeabi_ddiv+0x49c>
    5a6e:	e6ad      	b.n	57cc <__aeabi_ddiv+0x1f8>
    5a70:	4648      	mov	r0, r9
    5a72:	4646      	mov	r6, r8
    5a74:	4642      	mov	r2, r8
    5a76:	0877      	lsrs	r7, r6, #1
    5a78:	07d3      	lsls	r3, r2, #31
    5a7a:	0846      	lsrs	r6, r0, #1
    5a7c:	07c0      	lsls	r0, r0, #31
    5a7e:	431e      	orrs	r6, r3
    5a80:	4681      	mov	r9, r0
    5a82:	e6aa      	b.n	57da <__aeabi_ddiv+0x206>
    5a84:	4658      	mov	r0, fp
    5a86:	4220      	tst	r0, r4
    5a88:	d112      	bne.n	5ab0 <__aeabi_ddiv+0x4dc>
    5a8a:	4304      	orrs	r4, r0
    5a8c:	0324      	lsls	r4, r4, #12
    5a8e:	1c2a      	adds	r2, r5, #0
    5a90:	0b24      	lsrs	r4, r4, #12
    5a92:	4689      	mov	r9, r1
    5a94:	4d5c      	ldr	r5, [pc, #368]	; (5c08 <__aeabi_ddiv+0x634>)
    5a96:	e665      	b.n	5764 <__aeabi_ddiv+0x190>
    5a98:	42a3      	cmp	r3, r4
    5a9a:	d1e3      	bne.n	5a64 <__aeabi_ddiv+0x490>
    5a9c:	9f00      	ldr	r7, [sp, #0]
    5a9e:	454f      	cmp	r7, r9
    5aa0:	d9db      	bls.n	5a5a <__aeabi_ddiv+0x486>
    5aa2:	1a21      	subs	r1, r4, r0
    5aa4:	4693      	mov	fp, r2
    5aa6:	e70b      	b.n	58c0 <__aeabi_ddiv+0x2ec>
    5aa8:	1c17      	adds	r7, r2, #0
    5aaa:	e6dd      	b.n	5868 <__aeabi_ddiv+0x294>
    5aac:	469b      	mov	fp, r3
    5aae:	e6bc      	b.n	582a <__aeabi_ddiv+0x256>
    5ab0:	433c      	orrs	r4, r7
    5ab2:	0324      	lsls	r4, r4, #12
    5ab4:	0b24      	lsrs	r4, r4, #12
    5ab6:	9a00      	ldr	r2, [sp, #0]
    5ab8:	4d53      	ldr	r5, [pc, #332]	; (5c08 <__aeabi_ddiv+0x634>)
    5aba:	e653      	b.n	5764 <__aeabi_ddiv+0x190>
    5abc:	42b2      	cmp	r2, r6
    5abe:	d859      	bhi.n	5b74 <__aeabi_ddiv+0x5a0>
    5ac0:	d100      	bne.n	5ac4 <__aeabi_ddiv+0x4f0>
    5ac2:	e08a      	b.n	5bda <__aeabi_ddiv+0x606>
    5ac4:	1c01      	adds	r1, r0, #0
    5ac6:	e762      	b.n	598e <__aeabi_ddiv+0x3ba>
    5ac8:	465f      	mov	r7, fp
    5aca:	08c9      	lsrs	r1, r1, #3
    5acc:	077b      	lsls	r3, r7, #29
    5ace:	9e03      	ldr	r6, [sp, #12]
    5ad0:	430b      	orrs	r3, r1
    5ad2:	027c      	lsls	r4, r7, #9
    5ad4:	056d      	lsls	r5, r5, #21
    5ad6:	2201      	movs	r2, #1
    5ad8:	4699      	mov	r9, r3
    5ada:	0b24      	lsrs	r4, r4, #12
    5adc:	0d6d      	lsrs	r5, r5, #21
    5ade:	4032      	ands	r2, r6
    5ae0:	e640      	b.n	5764 <__aeabi_ddiv+0x190>
    5ae2:	4b4a      	ldr	r3, [pc, #296]	; (5c0c <__aeabi_ddiv+0x638>)
    5ae4:	9f04      	ldr	r7, [sp, #16]
    5ae6:	1bdb      	subs	r3, r3, r7
    5ae8:	2b38      	cmp	r3, #56	; 0x38
    5aea:	dd10      	ble.n	5b0e <__aeabi_ddiv+0x53a>
    5aec:	9c03      	ldr	r4, [sp, #12]
    5aee:	2201      	movs	r2, #1
    5af0:	4022      	ands	r2, r4
    5af2:	2400      	movs	r4, #0
    5af4:	2500      	movs	r5, #0
    5af6:	46a1      	mov	r9, r4
    5af8:	e634      	b.n	5764 <__aeabi_ddiv+0x190>
    5afa:	2101      	movs	r1, #1
    5afc:	4249      	negs	r1, r1
    5afe:	e748      	b.n	5992 <__aeabi_ddiv+0x3be>
    5b00:	9302      	str	r3, [sp, #8]
    5b02:	e704      	b.n	590e <__aeabi_ddiv+0x33a>
    5b04:	1c1f      	adds	r7, r3, #0
    5b06:	e721      	b.n	594c <__aeabi_ddiv+0x378>
    5b08:	9c01      	ldr	r4, [sp, #4]
    5b0a:	9403      	str	r4, [sp, #12]
    5b0c:	e741      	b.n	5992 <__aeabi_ddiv+0x3be>
    5b0e:	2b1f      	cmp	r3, #31
    5b10:	dc40      	bgt.n	5b94 <__aeabi_ddiv+0x5c0>
    5b12:	483f      	ldr	r0, [pc, #252]	; (5c10 <__aeabi_ddiv+0x63c>)
    5b14:	9f04      	ldr	r7, [sp, #16]
    5b16:	1c0c      	adds	r4, r1, #0
    5b18:	183a      	adds	r2, r7, r0
    5b1a:	4658      	mov	r0, fp
    5b1c:	4091      	lsls	r1, r2
    5b1e:	40dc      	lsrs	r4, r3
    5b20:	4090      	lsls	r0, r2
    5b22:	4320      	orrs	r0, r4
    5b24:	1c0a      	adds	r2, r1, #0
    5b26:	1e51      	subs	r1, r2, #1
    5b28:	418a      	sbcs	r2, r1
    5b2a:	1c01      	adds	r1, r0, #0
    5b2c:	4311      	orrs	r1, r2
    5b2e:	465a      	mov	r2, fp
    5b30:	40da      	lsrs	r2, r3
    5b32:	1c13      	adds	r3, r2, #0
    5b34:	0748      	lsls	r0, r1, #29
    5b36:	d009      	beq.n	5b4c <__aeabi_ddiv+0x578>
    5b38:	220f      	movs	r2, #15
    5b3a:	400a      	ands	r2, r1
    5b3c:	2a04      	cmp	r2, #4
    5b3e:	d005      	beq.n	5b4c <__aeabi_ddiv+0x578>
    5b40:	1d0a      	adds	r2, r1, #4
    5b42:	428a      	cmp	r2, r1
    5b44:	4189      	sbcs	r1, r1
    5b46:	4249      	negs	r1, r1
    5b48:	185b      	adds	r3, r3, r1
    5b4a:	1c11      	adds	r1, r2, #0
    5b4c:	021a      	lsls	r2, r3, #8
    5b4e:	d534      	bpl.n	5bba <__aeabi_ddiv+0x5e6>
    5b50:	9c03      	ldr	r4, [sp, #12]
    5b52:	2201      	movs	r2, #1
    5b54:	4022      	ands	r2, r4
    5b56:	2400      	movs	r4, #0
    5b58:	2501      	movs	r5, #1
    5b5a:	46a1      	mov	r9, r4
    5b5c:	e602      	b.n	5764 <__aeabi_ddiv+0x190>
    5b5e:	9f00      	ldr	r7, [sp, #0]
    5b60:	2102      	movs	r1, #2
    5b62:	4249      	negs	r1, r1
    5b64:	44b9      	add	r9, r7
    5b66:	448b      	add	fp, r1
    5b68:	45b9      	cmp	r9, r7
    5b6a:	4189      	sbcs	r1, r1
    5b6c:	4249      	negs	r1, r1
    5b6e:	1909      	adds	r1, r1, r4
    5b70:	18cb      	adds	r3, r1, r3
    5b72:	e6a4      	b.n	58be <__aeabi_ddiv+0x2ea>
    5b74:	9d00      	ldr	r5, [sp, #0]
    5b76:	1e88      	subs	r0, r1, #2
    5b78:	0069      	lsls	r1, r5, #1
    5b7a:	42a9      	cmp	r1, r5
    5b7c:	41ad      	sbcs	r5, r5
    5b7e:	426d      	negs	r5, r5
    5b80:	192c      	adds	r4, r5, r4
    5b82:	1936      	adds	r6, r6, r4
    5b84:	9100      	str	r1, [sp, #0]
    5b86:	e73a      	b.n	59fe <__aeabi_ddiv+0x42a>
    5b88:	2b00      	cmp	r3, #0
    5b8a:	d000      	beq.n	5b8e <__aeabi_ddiv+0x5ba>
    5b8c:	e733      	b.n	59f6 <__aeabi_ddiv+0x422>
    5b8e:	2400      	movs	r4, #0
    5b90:	9400      	str	r4, [sp, #0]
    5b92:	e737      	b.n	5a04 <__aeabi_ddiv+0x430>
    5b94:	4a1f      	ldr	r2, [pc, #124]	; (5c14 <__aeabi_ddiv+0x640>)
    5b96:	9c04      	ldr	r4, [sp, #16]
    5b98:	465d      	mov	r5, fp
    5b9a:	1b12      	subs	r2, r2, r4
    5b9c:	40d5      	lsrs	r5, r2
    5b9e:	1c2a      	adds	r2, r5, #0
    5ba0:	2b20      	cmp	r3, #32
    5ba2:	d01f      	beq.n	5be4 <__aeabi_ddiv+0x610>
    5ba4:	4e1c      	ldr	r6, [pc, #112]	; (5c18 <__aeabi_ddiv+0x644>)
    5ba6:	465f      	mov	r7, fp
    5ba8:	19a3      	adds	r3, r4, r6
    5baa:	409f      	lsls	r7, r3
    5bac:	1c3b      	adds	r3, r7, #0
    5bae:	4319      	orrs	r1, r3
    5bb0:	1e4b      	subs	r3, r1, #1
    5bb2:	4199      	sbcs	r1, r3
    5bb4:	4311      	orrs	r1, r2
    5bb6:	2300      	movs	r3, #0
    5bb8:	e7bc      	b.n	5b34 <__aeabi_ddiv+0x560>
    5bba:	075a      	lsls	r2, r3, #29
    5bbc:	08c9      	lsrs	r1, r1, #3
    5bbe:	430a      	orrs	r2, r1
    5bc0:	9f03      	ldr	r7, [sp, #12]
    5bc2:	4691      	mov	r9, r2
    5bc4:	025b      	lsls	r3, r3, #9
    5bc6:	2201      	movs	r2, #1
    5bc8:	0b1c      	lsrs	r4, r3, #12
    5bca:	403a      	ands	r2, r7
    5bcc:	2500      	movs	r5, #0
    5bce:	e5c9      	b.n	5764 <__aeabi_ddiv+0x190>
    5bd0:	454e      	cmp	r6, r9
    5bd2:	d8c4      	bhi.n	5b5e <__aeabi_ddiv+0x58a>
    5bd4:	4693      	mov	fp, r2
    5bd6:	2100      	movs	r1, #0
    5bd8:	e672      	b.n	58c0 <__aeabi_ddiv+0x2ec>
    5bda:	9f00      	ldr	r7, [sp, #0]
    5bdc:	429f      	cmp	r7, r3
    5bde:	d3c9      	bcc.n	5b74 <__aeabi_ddiv+0x5a0>
    5be0:	1c01      	adds	r1, r0, #0
    5be2:	e70f      	b.n	5a04 <__aeabi_ddiv+0x430>
    5be4:	2300      	movs	r3, #0
    5be6:	e7e2      	b.n	5bae <__aeabi_ddiv+0x5da>
    5be8:	2480      	movs	r4, #128	; 0x80
    5bea:	0324      	lsls	r4, r4, #12
    5bec:	465f      	mov	r7, fp
    5bee:	433c      	orrs	r4, r7
    5bf0:	0324      	lsls	r4, r4, #12
    5bf2:	0b24      	lsrs	r4, r4, #12
    5bf4:	9a01      	ldr	r2, [sp, #4]
    5bf6:	4689      	mov	r9, r1
    5bf8:	4d03      	ldr	r5, [pc, #12]	; (5c08 <__aeabi_ddiv+0x634>)
    5bfa:	e5b3      	b.n	5764 <__aeabi_ddiv+0x190>
    5bfc:	000003ff 	.word	0x000003ff
    5c00:	feffffff 	.word	0xfeffffff
    5c04:	000007fe 	.word	0x000007fe
    5c08:	000007ff 	.word	0x000007ff
    5c0c:	fffffc02 	.word	0xfffffc02
    5c10:	0000041e 	.word	0x0000041e
    5c14:	fffffbe2 	.word	0xfffffbe2
    5c18:	0000043e 	.word	0x0000043e

00005c1c <__eqdf2>:
    5c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c1e:	465f      	mov	r7, fp
    5c20:	4656      	mov	r6, sl
    5c22:	464d      	mov	r5, r9
    5c24:	4644      	mov	r4, r8
    5c26:	b4f0      	push	{r4, r5, r6, r7}
    5c28:	1c0d      	adds	r5, r1, #0
    5c2a:	1c04      	adds	r4, r0, #0
    5c2c:	4680      	mov	r8, r0
    5c2e:	0fe8      	lsrs	r0, r5, #31
    5c30:	4681      	mov	r9, r0
    5c32:	0318      	lsls	r0, r3, #12
    5c34:	030f      	lsls	r7, r1, #12
    5c36:	0b00      	lsrs	r0, r0, #12
    5c38:	0b3f      	lsrs	r7, r7, #12
    5c3a:	b083      	sub	sp, #12
    5c3c:	4684      	mov	ip, r0
    5c3e:	481b      	ldr	r0, [pc, #108]	; (5cac <__eqdf2+0x90>)
    5c40:	9700      	str	r7, [sp, #0]
    5c42:	0049      	lsls	r1, r1, #1
    5c44:	005e      	lsls	r6, r3, #1
    5c46:	0fdf      	lsrs	r7, r3, #31
    5c48:	0d49      	lsrs	r1, r1, #21
    5c4a:	4692      	mov	sl, r2
    5c4c:	0d76      	lsrs	r6, r6, #21
    5c4e:	46bb      	mov	fp, r7
    5c50:	4281      	cmp	r1, r0
    5c52:	d00c      	beq.n	5c6e <__eqdf2+0x52>
    5c54:	4815      	ldr	r0, [pc, #84]	; (5cac <__eqdf2+0x90>)
    5c56:	4286      	cmp	r6, r0
    5c58:	d010      	beq.n	5c7c <__eqdf2+0x60>
    5c5a:	2001      	movs	r0, #1
    5c5c:	42b1      	cmp	r1, r6
    5c5e:	d015      	beq.n	5c8c <__eqdf2+0x70>
    5c60:	b003      	add	sp, #12
    5c62:	bc3c      	pop	{r2, r3, r4, r5}
    5c64:	4690      	mov	r8, r2
    5c66:	4699      	mov	r9, r3
    5c68:	46a2      	mov	sl, r4
    5c6a:	46ab      	mov	fp, r5
    5c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5c6e:	9f00      	ldr	r7, [sp, #0]
    5c70:	2001      	movs	r0, #1
    5c72:	4327      	orrs	r7, r4
    5c74:	d1f4      	bne.n	5c60 <__eqdf2+0x44>
    5c76:	480d      	ldr	r0, [pc, #52]	; (5cac <__eqdf2+0x90>)
    5c78:	4286      	cmp	r6, r0
    5c7a:	d1ee      	bne.n	5c5a <__eqdf2+0x3e>
    5c7c:	4660      	mov	r0, ip
    5c7e:	4302      	orrs	r2, r0
    5c80:	2001      	movs	r0, #1
    5c82:	2a00      	cmp	r2, #0
    5c84:	d1ec      	bne.n	5c60 <__eqdf2+0x44>
    5c86:	2001      	movs	r0, #1
    5c88:	42b1      	cmp	r1, r6
    5c8a:	d1e9      	bne.n	5c60 <__eqdf2+0x44>
    5c8c:	9b00      	ldr	r3, [sp, #0]
    5c8e:	4563      	cmp	r3, ip
    5c90:	d1e6      	bne.n	5c60 <__eqdf2+0x44>
    5c92:	45d0      	cmp	r8, sl
    5c94:	d1e4      	bne.n	5c60 <__eqdf2+0x44>
    5c96:	45d9      	cmp	r9, fp
    5c98:	d006      	beq.n	5ca8 <__eqdf2+0x8c>
    5c9a:	2900      	cmp	r1, #0
    5c9c:	d1e0      	bne.n	5c60 <__eqdf2+0x44>
    5c9e:	431c      	orrs	r4, r3
    5ca0:	1c20      	adds	r0, r4, #0
    5ca2:	1e44      	subs	r4, r0, #1
    5ca4:	41a0      	sbcs	r0, r4
    5ca6:	e7db      	b.n	5c60 <__eqdf2+0x44>
    5ca8:	2000      	movs	r0, #0
    5caa:	e7d9      	b.n	5c60 <__eqdf2+0x44>
    5cac:	000007ff 	.word	0x000007ff

00005cb0 <__gedf2>:
    5cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5cb2:	465f      	mov	r7, fp
    5cb4:	4656      	mov	r6, sl
    5cb6:	464d      	mov	r5, r9
    5cb8:	4644      	mov	r4, r8
    5cba:	b4f0      	push	{r4, r5, r6, r7}
    5cbc:	0fcd      	lsrs	r5, r1, #31
    5cbe:	0fde      	lsrs	r6, r3, #31
    5cc0:	46ac      	mov	ip, r5
    5cc2:	031d      	lsls	r5, r3, #12
    5cc4:	0b2d      	lsrs	r5, r5, #12
    5cc6:	46b1      	mov	r9, r6
    5cc8:	4e37      	ldr	r6, [pc, #220]	; (5da8 <__gedf2+0xf8>)
    5cca:	030f      	lsls	r7, r1, #12
    5ccc:	004c      	lsls	r4, r1, #1
    5cce:	46ab      	mov	fp, r5
    5cd0:	005d      	lsls	r5, r3, #1
    5cd2:	4680      	mov	r8, r0
    5cd4:	0b3f      	lsrs	r7, r7, #12
    5cd6:	0d64      	lsrs	r4, r4, #21
    5cd8:	4692      	mov	sl, r2
    5cda:	0d6d      	lsrs	r5, r5, #21
    5cdc:	42b4      	cmp	r4, r6
    5cde:	d032      	beq.n	5d46 <__gedf2+0x96>
    5ce0:	4e31      	ldr	r6, [pc, #196]	; (5da8 <__gedf2+0xf8>)
    5ce2:	42b5      	cmp	r5, r6
    5ce4:	d035      	beq.n	5d52 <__gedf2+0xa2>
    5ce6:	2c00      	cmp	r4, #0
    5ce8:	d10e      	bne.n	5d08 <__gedf2+0x58>
    5cea:	4338      	orrs	r0, r7
    5cec:	4241      	negs	r1, r0
    5cee:	4141      	adcs	r1, r0
    5cf0:	1c08      	adds	r0, r1, #0
    5cf2:	2d00      	cmp	r5, #0
    5cf4:	d00b      	beq.n	5d0e <__gedf2+0x5e>
    5cf6:	2900      	cmp	r1, #0
    5cf8:	d119      	bne.n	5d2e <__gedf2+0x7e>
    5cfa:	45cc      	cmp	ip, r9
    5cfc:	d02d      	beq.n	5d5a <__gedf2+0xaa>
    5cfe:	4665      	mov	r5, ip
    5d00:	4268      	negs	r0, r5
    5d02:	2301      	movs	r3, #1
    5d04:	4318      	orrs	r0, r3
    5d06:	e018      	b.n	5d3a <__gedf2+0x8a>
    5d08:	2d00      	cmp	r5, #0
    5d0a:	d1f6      	bne.n	5cfa <__gedf2+0x4a>
    5d0c:	1c28      	adds	r0, r5, #0
    5d0e:	4659      	mov	r1, fp
    5d10:	430a      	orrs	r2, r1
    5d12:	4253      	negs	r3, r2
    5d14:	4153      	adcs	r3, r2
    5d16:	2800      	cmp	r0, #0
    5d18:	d106      	bne.n	5d28 <__gedf2+0x78>
    5d1a:	2b00      	cmp	r3, #0
    5d1c:	d0ed      	beq.n	5cfa <__gedf2+0x4a>
    5d1e:	4663      	mov	r3, ip
    5d20:	4258      	negs	r0, r3
    5d22:	2301      	movs	r3, #1
    5d24:	4318      	orrs	r0, r3
    5d26:	e008      	b.n	5d3a <__gedf2+0x8a>
    5d28:	2000      	movs	r0, #0
    5d2a:	2b00      	cmp	r3, #0
    5d2c:	d105      	bne.n	5d3a <__gedf2+0x8a>
    5d2e:	464a      	mov	r2, r9
    5d30:	4250      	negs	r0, r2
    5d32:	4150      	adcs	r0, r2
    5d34:	4240      	negs	r0, r0
    5d36:	2301      	movs	r3, #1
    5d38:	4318      	orrs	r0, r3
    5d3a:	bc3c      	pop	{r2, r3, r4, r5}
    5d3c:	4690      	mov	r8, r2
    5d3e:	4699      	mov	r9, r3
    5d40:	46a2      	mov	sl, r4
    5d42:	46ab      	mov	fp, r5
    5d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d46:	1c3e      	adds	r6, r7, #0
    5d48:	4306      	orrs	r6, r0
    5d4a:	d0c9      	beq.n	5ce0 <__gedf2+0x30>
    5d4c:	2002      	movs	r0, #2
    5d4e:	4240      	negs	r0, r0
    5d50:	e7f3      	b.n	5d3a <__gedf2+0x8a>
    5d52:	465e      	mov	r6, fp
    5d54:	4316      	orrs	r6, r2
    5d56:	d0c6      	beq.n	5ce6 <__gedf2+0x36>
    5d58:	e7f8      	b.n	5d4c <__gedf2+0x9c>
    5d5a:	42ac      	cmp	r4, r5
    5d5c:	dc07      	bgt.n	5d6e <__gedf2+0xbe>
    5d5e:	da0b      	bge.n	5d78 <__gedf2+0xc8>
    5d60:	4661      	mov	r1, ip
    5d62:	4248      	negs	r0, r1
    5d64:	4148      	adcs	r0, r1
    5d66:	4240      	negs	r0, r0
    5d68:	2301      	movs	r3, #1
    5d6a:	4318      	orrs	r0, r3
    5d6c:	e7e5      	b.n	5d3a <__gedf2+0x8a>
    5d6e:	4666      	mov	r6, ip
    5d70:	4270      	negs	r0, r6
    5d72:	2301      	movs	r3, #1
    5d74:	4318      	orrs	r0, r3
    5d76:	e7e0      	b.n	5d3a <__gedf2+0x8a>
    5d78:	455f      	cmp	r7, fp
    5d7a:	d80a      	bhi.n	5d92 <__gedf2+0xe2>
    5d7c:	d00e      	beq.n	5d9c <__gedf2+0xec>
    5d7e:	2000      	movs	r0, #0
    5d80:	455f      	cmp	r7, fp
    5d82:	d2da      	bcs.n	5d3a <__gedf2+0x8a>
    5d84:	4665      	mov	r5, ip
    5d86:	4268      	negs	r0, r5
    5d88:	4168      	adcs	r0, r5
    5d8a:	4240      	negs	r0, r0
    5d8c:	2301      	movs	r3, #1
    5d8e:	4318      	orrs	r0, r3
    5d90:	e7d3      	b.n	5d3a <__gedf2+0x8a>
    5d92:	4662      	mov	r2, ip
    5d94:	4250      	negs	r0, r2
    5d96:	2301      	movs	r3, #1
    5d98:	4318      	orrs	r0, r3
    5d9a:	e7ce      	b.n	5d3a <__gedf2+0x8a>
    5d9c:	45d0      	cmp	r8, sl
    5d9e:	d8f8      	bhi.n	5d92 <__gedf2+0xe2>
    5da0:	2000      	movs	r0, #0
    5da2:	45d0      	cmp	r8, sl
    5da4:	d3ee      	bcc.n	5d84 <__gedf2+0xd4>
    5da6:	e7c8      	b.n	5d3a <__gedf2+0x8a>
    5da8:	000007ff 	.word	0x000007ff

00005dac <__ledf2>:
    5dac:	b5f0      	push	{r4, r5, r6, r7, lr}
    5dae:	4656      	mov	r6, sl
    5db0:	464d      	mov	r5, r9
    5db2:	4644      	mov	r4, r8
    5db4:	465f      	mov	r7, fp
    5db6:	b4f0      	push	{r4, r5, r6, r7}
    5db8:	1c0d      	adds	r5, r1, #0
    5dba:	b083      	sub	sp, #12
    5dbc:	1c04      	adds	r4, r0, #0
    5dbe:	9001      	str	r0, [sp, #4]
    5dc0:	0fe8      	lsrs	r0, r5, #31
    5dc2:	4681      	mov	r9, r0
    5dc4:	0318      	lsls	r0, r3, #12
    5dc6:	030f      	lsls	r7, r1, #12
    5dc8:	0b00      	lsrs	r0, r0, #12
    5dca:	0b3f      	lsrs	r7, r7, #12
    5dcc:	4684      	mov	ip, r0
    5dce:	4835      	ldr	r0, [pc, #212]	; (5ea4 <__ledf2+0xf8>)
    5dd0:	9700      	str	r7, [sp, #0]
    5dd2:	0049      	lsls	r1, r1, #1
    5dd4:	005e      	lsls	r6, r3, #1
    5dd6:	0fdf      	lsrs	r7, r3, #31
    5dd8:	0d49      	lsrs	r1, r1, #21
    5dda:	4692      	mov	sl, r2
    5ddc:	0d76      	lsrs	r6, r6, #21
    5dde:	46b8      	mov	r8, r7
    5de0:	4281      	cmp	r1, r0
    5de2:	d034      	beq.n	5e4e <__ledf2+0xa2>
    5de4:	482f      	ldr	r0, [pc, #188]	; (5ea4 <__ledf2+0xf8>)
    5de6:	4286      	cmp	r6, r0
    5de8:	d036      	beq.n	5e58 <__ledf2+0xac>
    5dea:	2900      	cmp	r1, #0
    5dec:	d018      	beq.n	5e20 <__ledf2+0x74>
    5dee:	2e00      	cmp	r6, #0
    5df0:	d11f      	bne.n	5e32 <__ledf2+0x86>
    5df2:	1c34      	adds	r4, r6, #0
    5df4:	4667      	mov	r7, ip
    5df6:	433a      	orrs	r2, r7
    5df8:	4253      	negs	r3, r2
    5dfa:	4153      	adcs	r3, r2
    5dfc:	2c00      	cmp	r4, #0
    5dfe:	d01f      	beq.n	5e40 <__ledf2+0x94>
    5e00:	2000      	movs	r0, #0
    5e02:	2b00      	cmp	r3, #0
    5e04:	d105      	bne.n	5e12 <__ledf2+0x66>
    5e06:	4642      	mov	r2, r8
    5e08:	4250      	negs	r0, r2
    5e0a:	4150      	adcs	r0, r2
    5e0c:	4240      	negs	r0, r0
    5e0e:	2301      	movs	r3, #1
    5e10:	4318      	orrs	r0, r3
    5e12:	b003      	add	sp, #12
    5e14:	bc3c      	pop	{r2, r3, r4, r5}
    5e16:	4690      	mov	r8, r2
    5e18:	4699      	mov	r9, r3
    5e1a:	46a2      	mov	sl, r4
    5e1c:	46ab      	mov	fp, r5
    5e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e20:	9800      	ldr	r0, [sp, #0]
    5e22:	4304      	orrs	r4, r0
    5e24:	4260      	negs	r0, r4
    5e26:	4160      	adcs	r0, r4
    5e28:	1c04      	adds	r4, r0, #0
    5e2a:	2e00      	cmp	r6, #0
    5e2c:	d0e2      	beq.n	5df4 <__ledf2+0x48>
    5e2e:	2800      	cmp	r0, #0
    5e30:	d1e9      	bne.n	5e06 <__ledf2+0x5a>
    5e32:	45c1      	cmp	r9, r8
    5e34:	d015      	beq.n	5e62 <__ledf2+0xb6>
    5e36:	464f      	mov	r7, r9
    5e38:	4278      	negs	r0, r7
    5e3a:	2301      	movs	r3, #1
    5e3c:	4318      	orrs	r0, r3
    5e3e:	e7e8      	b.n	5e12 <__ledf2+0x66>
    5e40:	2b00      	cmp	r3, #0
    5e42:	d0f6      	beq.n	5e32 <__ledf2+0x86>
    5e44:	464b      	mov	r3, r9
    5e46:	4258      	negs	r0, r3
    5e48:	2301      	movs	r3, #1
    5e4a:	4318      	orrs	r0, r3
    5e4c:	e7e1      	b.n	5e12 <__ledf2+0x66>
    5e4e:	9f00      	ldr	r7, [sp, #0]
    5e50:	2002      	movs	r0, #2
    5e52:	4327      	orrs	r7, r4
    5e54:	d1dd      	bne.n	5e12 <__ledf2+0x66>
    5e56:	e7c5      	b.n	5de4 <__ledf2+0x38>
    5e58:	4667      	mov	r7, ip
    5e5a:	2002      	movs	r0, #2
    5e5c:	4317      	orrs	r7, r2
    5e5e:	d1d8      	bne.n	5e12 <__ledf2+0x66>
    5e60:	e7c3      	b.n	5dea <__ledf2+0x3e>
    5e62:	42b1      	cmp	r1, r6
    5e64:	dd04      	ble.n	5e70 <__ledf2+0xc4>
    5e66:	464a      	mov	r2, r9
    5e68:	4250      	negs	r0, r2
    5e6a:	2301      	movs	r3, #1
    5e6c:	4318      	orrs	r0, r3
    5e6e:	e7d0      	b.n	5e12 <__ledf2+0x66>
    5e70:	42b1      	cmp	r1, r6
    5e72:	db07      	blt.n	5e84 <__ledf2+0xd8>
    5e74:	9800      	ldr	r0, [sp, #0]
    5e76:	4560      	cmp	r0, ip
    5e78:	d8e4      	bhi.n	5e44 <__ledf2+0x98>
    5e7a:	d00a      	beq.n	5e92 <__ledf2+0xe6>
    5e7c:	9f00      	ldr	r7, [sp, #0]
    5e7e:	2000      	movs	r0, #0
    5e80:	4567      	cmp	r7, ip
    5e82:	d2c6      	bcs.n	5e12 <__ledf2+0x66>
    5e84:	464f      	mov	r7, r9
    5e86:	4278      	negs	r0, r7
    5e88:	4178      	adcs	r0, r7
    5e8a:	4240      	negs	r0, r0
    5e8c:	2301      	movs	r3, #1
    5e8e:	4318      	orrs	r0, r3
    5e90:	e7bf      	b.n	5e12 <__ledf2+0x66>
    5e92:	9a01      	ldr	r2, [sp, #4]
    5e94:	4552      	cmp	r2, sl
    5e96:	d8d5      	bhi.n	5e44 <__ledf2+0x98>
    5e98:	9a01      	ldr	r2, [sp, #4]
    5e9a:	2000      	movs	r0, #0
    5e9c:	4552      	cmp	r2, sl
    5e9e:	d3f1      	bcc.n	5e84 <__ledf2+0xd8>
    5ea0:	e7b7      	b.n	5e12 <__ledf2+0x66>
    5ea2:	46c0      	nop			; (mov r8, r8)
    5ea4:	000007ff 	.word	0x000007ff

00005ea8 <__aeabi_dmul>:
    5ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5eaa:	4656      	mov	r6, sl
    5eac:	4644      	mov	r4, r8
    5eae:	465f      	mov	r7, fp
    5eb0:	464d      	mov	r5, r9
    5eb2:	b4f0      	push	{r4, r5, r6, r7}
    5eb4:	1c1f      	adds	r7, r3, #0
    5eb6:	030b      	lsls	r3, r1, #12
    5eb8:	0b1b      	lsrs	r3, r3, #12
    5eba:	469a      	mov	sl, r3
    5ebc:	004b      	lsls	r3, r1, #1
    5ebe:	b087      	sub	sp, #28
    5ec0:	1c04      	adds	r4, r0, #0
    5ec2:	4680      	mov	r8, r0
    5ec4:	0d5b      	lsrs	r3, r3, #21
    5ec6:	0fc8      	lsrs	r0, r1, #31
    5ec8:	1c16      	adds	r6, r2, #0
    5eca:	9302      	str	r3, [sp, #8]
    5ecc:	4681      	mov	r9, r0
    5ece:	2b00      	cmp	r3, #0
    5ed0:	d068      	beq.n	5fa4 <__aeabi_dmul+0xfc>
    5ed2:	4b69      	ldr	r3, [pc, #420]	; (6078 <__aeabi_dmul+0x1d0>)
    5ed4:	9902      	ldr	r1, [sp, #8]
    5ed6:	4299      	cmp	r1, r3
    5ed8:	d032      	beq.n	5f40 <__aeabi_dmul+0x98>
    5eda:	2280      	movs	r2, #128	; 0x80
    5edc:	4653      	mov	r3, sl
    5ede:	0352      	lsls	r2, r2, #13
    5ee0:	431a      	orrs	r2, r3
    5ee2:	00d2      	lsls	r2, r2, #3
    5ee4:	0f63      	lsrs	r3, r4, #29
    5ee6:	431a      	orrs	r2, r3
    5ee8:	4692      	mov	sl, r2
    5eea:	4a64      	ldr	r2, [pc, #400]	; (607c <__aeabi_dmul+0x1d4>)
    5eec:	00e0      	lsls	r0, r4, #3
    5eee:	1889      	adds	r1, r1, r2
    5ef0:	4680      	mov	r8, r0
    5ef2:	9102      	str	r1, [sp, #8]
    5ef4:	2400      	movs	r4, #0
    5ef6:	2500      	movs	r5, #0
    5ef8:	033b      	lsls	r3, r7, #12
    5efa:	0b1b      	lsrs	r3, r3, #12
    5efc:	469b      	mov	fp, r3
    5efe:	0078      	lsls	r0, r7, #1
    5f00:	0ffb      	lsrs	r3, r7, #31
    5f02:	1c32      	adds	r2, r6, #0
    5f04:	0d40      	lsrs	r0, r0, #21
    5f06:	9303      	str	r3, [sp, #12]
    5f08:	d100      	bne.n	5f0c <__aeabi_dmul+0x64>
    5f0a:	e075      	b.n	5ff8 <__aeabi_dmul+0x150>
    5f0c:	4b5a      	ldr	r3, [pc, #360]	; (6078 <__aeabi_dmul+0x1d0>)
    5f0e:	4298      	cmp	r0, r3
    5f10:	d069      	beq.n	5fe6 <__aeabi_dmul+0x13e>
    5f12:	2280      	movs	r2, #128	; 0x80
    5f14:	4659      	mov	r1, fp
    5f16:	0352      	lsls	r2, r2, #13
    5f18:	430a      	orrs	r2, r1
    5f1a:	0f73      	lsrs	r3, r6, #29
    5f1c:	00d2      	lsls	r2, r2, #3
    5f1e:	431a      	orrs	r2, r3
    5f20:	4b56      	ldr	r3, [pc, #344]	; (607c <__aeabi_dmul+0x1d4>)
    5f22:	4693      	mov	fp, r2
    5f24:	18c0      	adds	r0, r0, r3
    5f26:	00f2      	lsls	r2, r6, #3
    5f28:	2300      	movs	r3, #0
    5f2a:	9903      	ldr	r1, [sp, #12]
    5f2c:	464e      	mov	r6, r9
    5f2e:	4071      	eors	r1, r6
    5f30:	431c      	orrs	r4, r3
    5f32:	2c0f      	cmp	r4, #15
    5f34:	d900      	bls.n	5f38 <__aeabi_dmul+0x90>
    5f36:	e0a9      	b.n	608c <__aeabi_dmul+0x1e4>
    5f38:	4e51      	ldr	r6, [pc, #324]	; (6080 <__aeabi_dmul+0x1d8>)
    5f3a:	00a4      	lsls	r4, r4, #2
    5f3c:	5934      	ldr	r4, [r6, r4]
    5f3e:	46a7      	mov	pc, r4
    5f40:	4653      	mov	r3, sl
    5f42:	431c      	orrs	r4, r3
    5f44:	d000      	beq.n	5f48 <__aeabi_dmul+0xa0>
    5f46:	e087      	b.n	6058 <__aeabi_dmul+0x1b0>
    5f48:	2500      	movs	r5, #0
    5f4a:	46aa      	mov	sl, r5
    5f4c:	46a8      	mov	r8, r5
    5f4e:	2408      	movs	r4, #8
    5f50:	2502      	movs	r5, #2
    5f52:	e7d1      	b.n	5ef8 <__aeabi_dmul+0x50>
    5f54:	4649      	mov	r1, r9
    5f56:	2d02      	cmp	r5, #2
    5f58:	d06c      	beq.n	6034 <__aeabi_dmul+0x18c>
    5f5a:	2d03      	cmp	r5, #3
    5f5c:	d100      	bne.n	5f60 <__aeabi_dmul+0xb8>
    5f5e:	e217      	b.n	6390 <__aeabi_dmul+0x4e8>
    5f60:	2d01      	cmp	r5, #1
    5f62:	d000      	beq.n	5f66 <__aeabi_dmul+0xbe>
    5f64:	e158      	b.n	6218 <__aeabi_dmul+0x370>
    5f66:	400d      	ands	r5, r1
    5f68:	b2ed      	uxtb	r5, r5
    5f6a:	2400      	movs	r4, #0
    5f6c:	46a9      	mov	r9, r5
    5f6e:	2300      	movs	r3, #0
    5f70:	46a0      	mov	r8, r4
    5f72:	2000      	movs	r0, #0
    5f74:	2100      	movs	r1, #0
    5f76:	0325      	lsls	r5, r4, #12
    5f78:	0d0a      	lsrs	r2, r1, #20
    5f7a:	051c      	lsls	r4, r3, #20
    5f7c:	0b2d      	lsrs	r5, r5, #12
    5f7e:	0512      	lsls	r2, r2, #20
    5f80:	4b40      	ldr	r3, [pc, #256]	; (6084 <__aeabi_dmul+0x1dc>)
    5f82:	432a      	orrs	r2, r5
    5f84:	4013      	ands	r3, r2
    5f86:	4323      	orrs	r3, r4
    5f88:	005b      	lsls	r3, r3, #1
    5f8a:	464c      	mov	r4, r9
    5f8c:	085b      	lsrs	r3, r3, #1
    5f8e:	07e2      	lsls	r2, r4, #31
    5f90:	1c19      	adds	r1, r3, #0
    5f92:	4640      	mov	r0, r8
    5f94:	4311      	orrs	r1, r2
    5f96:	b007      	add	sp, #28
    5f98:	bc3c      	pop	{r2, r3, r4, r5}
    5f9a:	4690      	mov	r8, r2
    5f9c:	4699      	mov	r9, r3
    5f9e:	46a2      	mov	sl, r4
    5fa0:	46ab      	mov	fp, r5
    5fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5fa4:	4653      	mov	r3, sl
    5fa6:	4323      	orrs	r3, r4
    5fa8:	d050      	beq.n	604c <__aeabi_dmul+0x1a4>
    5faa:	4653      	mov	r3, sl
    5fac:	2b00      	cmp	r3, #0
    5fae:	d100      	bne.n	5fb2 <__aeabi_dmul+0x10a>
    5fb0:	e184      	b.n	62bc <__aeabi_dmul+0x414>
    5fb2:	4650      	mov	r0, sl
    5fb4:	f000 fde2 	bl	6b7c <__clzsi2>
    5fb8:	1e03      	subs	r3, r0, #0
    5fba:	2b27      	cmp	r3, #39	; 0x27
    5fbc:	dd00      	ble.n	5fc0 <__aeabi_dmul+0x118>
    5fbe:	e176      	b.n	62ae <__aeabi_dmul+0x406>
    5fc0:	2128      	movs	r1, #40	; 0x28
    5fc2:	1a0d      	subs	r5, r1, r0
    5fc4:	1c21      	adds	r1, r4, #0
    5fc6:	3b08      	subs	r3, #8
    5fc8:	4652      	mov	r2, sl
    5fca:	40e9      	lsrs	r1, r5
    5fcc:	409a      	lsls	r2, r3
    5fce:	1c0d      	adds	r5, r1, #0
    5fd0:	4315      	orrs	r5, r2
    5fd2:	1c22      	adds	r2, r4, #0
    5fd4:	409a      	lsls	r2, r3
    5fd6:	46aa      	mov	sl, r5
    5fd8:	4690      	mov	r8, r2
    5fda:	4b2b      	ldr	r3, [pc, #172]	; (6088 <__aeabi_dmul+0x1e0>)
    5fdc:	2400      	movs	r4, #0
    5fde:	1a1b      	subs	r3, r3, r0
    5fe0:	9302      	str	r3, [sp, #8]
    5fe2:	2500      	movs	r5, #0
    5fe4:	e788      	b.n	5ef8 <__aeabi_dmul+0x50>
    5fe6:	465b      	mov	r3, fp
    5fe8:	431e      	orrs	r6, r3
    5fea:	2303      	movs	r3, #3
    5fec:	2e00      	cmp	r6, #0
    5fee:	d19c      	bne.n	5f2a <__aeabi_dmul+0x82>
    5ff0:	46b3      	mov	fp, r6
    5ff2:	2200      	movs	r2, #0
    5ff4:	2302      	movs	r3, #2
    5ff6:	e798      	b.n	5f2a <__aeabi_dmul+0x82>
    5ff8:	465b      	mov	r3, fp
    5ffa:	4333      	orrs	r3, r6
    5ffc:	d021      	beq.n	6042 <__aeabi_dmul+0x19a>
    5ffe:	4658      	mov	r0, fp
    6000:	2800      	cmp	r0, #0
    6002:	d100      	bne.n	6006 <__aeabi_dmul+0x15e>
    6004:	e14e      	b.n	62a4 <__aeabi_dmul+0x3fc>
    6006:	f000 fdb9 	bl	6b7c <__clzsi2>
    600a:	2827      	cmp	r0, #39	; 0x27
    600c:	dd00      	ble.n	6010 <__aeabi_dmul+0x168>
    600e:	e142      	b.n	6296 <__aeabi_dmul+0x3ee>
    6010:	2128      	movs	r1, #40	; 0x28
    6012:	1a0f      	subs	r7, r1, r0
    6014:	1c02      	adds	r2, r0, #0
    6016:	1c31      	adds	r1, r6, #0
    6018:	3a08      	subs	r2, #8
    601a:	465b      	mov	r3, fp
    601c:	40f9      	lsrs	r1, r7
    601e:	4093      	lsls	r3, r2
    6020:	1c0f      	adds	r7, r1, #0
    6022:	431f      	orrs	r7, r3
    6024:	1c33      	adds	r3, r6, #0
    6026:	4093      	lsls	r3, r2
    6028:	46bb      	mov	fp, r7
    602a:	1c1a      	adds	r2, r3, #0
    602c:	4b16      	ldr	r3, [pc, #88]	; (6088 <__aeabi_dmul+0x1e0>)
    602e:	1a18      	subs	r0, r3, r0
    6030:	2300      	movs	r3, #0
    6032:	e77a      	b.n	5f2a <__aeabi_dmul+0x82>
    6034:	2301      	movs	r3, #1
    6036:	400b      	ands	r3, r1
    6038:	2400      	movs	r4, #0
    603a:	4699      	mov	r9, r3
    603c:	46a0      	mov	r8, r4
    603e:	4b0e      	ldr	r3, [pc, #56]	; (6078 <__aeabi_dmul+0x1d0>)
    6040:	e797      	b.n	5f72 <__aeabi_dmul+0xca>
    6042:	2700      	movs	r7, #0
    6044:	46bb      	mov	fp, r7
    6046:	2200      	movs	r2, #0
    6048:	2301      	movs	r3, #1
    604a:	e76e      	b.n	5f2a <__aeabi_dmul+0x82>
    604c:	2100      	movs	r1, #0
    604e:	2404      	movs	r4, #4
    6050:	468a      	mov	sl, r1
    6052:	4688      	mov	r8, r1
    6054:	2501      	movs	r5, #1
    6056:	e74f      	b.n	5ef8 <__aeabi_dmul+0x50>
    6058:	240c      	movs	r4, #12
    605a:	2503      	movs	r5, #3
    605c:	e74c      	b.n	5ef8 <__aeabi_dmul+0x50>
    605e:	2500      	movs	r5, #0
    6060:	2480      	movs	r4, #128	; 0x80
    6062:	46a9      	mov	r9, r5
    6064:	0324      	lsls	r4, r4, #12
    6066:	46a8      	mov	r8, r5
    6068:	4b03      	ldr	r3, [pc, #12]	; (6078 <__aeabi_dmul+0x1d0>)
    606a:	e782      	b.n	5f72 <__aeabi_dmul+0xca>
    606c:	46da      	mov	sl, fp
    606e:	4690      	mov	r8, r2
    6070:	9903      	ldr	r1, [sp, #12]
    6072:	1c1d      	adds	r5, r3, #0
    6074:	e76f      	b.n	5f56 <__aeabi_dmul+0xae>
    6076:	46c0      	nop			; (mov r8, r8)
    6078:	000007ff 	.word	0x000007ff
    607c:	fffffc01 	.word	0xfffffc01
    6080:	00008644 	.word	0x00008644
    6084:	800fffff 	.word	0x800fffff
    6088:	fffffc0d 	.word	0xfffffc0d
    608c:	9f02      	ldr	r7, [sp, #8]
    608e:	0c16      	lsrs	r6, r2, #16
    6090:	1838      	adds	r0, r7, r0
    6092:	9004      	str	r0, [sp, #16]
    6094:	4640      	mov	r0, r8
    6096:	0c07      	lsrs	r7, r0, #16
    6098:	0400      	lsls	r0, r0, #16
    609a:	0c00      	lsrs	r0, r0, #16
    609c:	0412      	lsls	r2, r2, #16
    609e:	0c12      	lsrs	r2, r2, #16
    60a0:	1c03      	adds	r3, r0, #0
    60a2:	4353      	muls	r3, r2
    60a4:	1c04      	adds	r4, r0, #0
    60a6:	1c3d      	adds	r5, r7, #0
    60a8:	4374      	muls	r4, r6
    60aa:	4355      	muls	r5, r2
    60ac:	4698      	mov	r8, r3
    60ae:	1c3b      	adds	r3, r7, #0
    60b0:	4373      	muls	r3, r6
    60b2:	1964      	adds	r4, r4, r5
    60b4:	46a4      	mov	ip, r4
    60b6:	4644      	mov	r4, r8
    60b8:	9302      	str	r3, [sp, #8]
    60ba:	0c23      	lsrs	r3, r4, #16
    60bc:	4463      	add	r3, ip
    60be:	429d      	cmp	r5, r3
    60c0:	d904      	bls.n	60cc <__aeabi_dmul+0x224>
    60c2:	9d02      	ldr	r5, [sp, #8]
    60c4:	2480      	movs	r4, #128	; 0x80
    60c6:	0264      	lsls	r4, r4, #9
    60c8:	192d      	adds	r5, r5, r4
    60ca:	9502      	str	r5, [sp, #8]
    60cc:	0c1d      	lsrs	r5, r3, #16
    60ce:	9503      	str	r5, [sp, #12]
    60d0:	4645      	mov	r5, r8
    60d2:	042c      	lsls	r4, r5, #16
    60d4:	041b      	lsls	r3, r3, #16
    60d6:	0c24      	lsrs	r4, r4, #16
    60d8:	191c      	adds	r4, r3, r4
    60da:	9405      	str	r4, [sp, #20]
    60dc:	465c      	mov	r4, fp
    60de:	0c23      	lsrs	r3, r4, #16
    60e0:	1c05      	adds	r5, r0, #0
    60e2:	4358      	muls	r0, r3
    60e4:	0424      	lsls	r4, r4, #16
    60e6:	0c24      	lsrs	r4, r4, #16
    60e8:	4684      	mov	ip, r0
    60ea:	1c38      	adds	r0, r7, #0
    60ec:	4360      	muls	r0, r4
    60ee:	4365      	muls	r5, r4
    60f0:	435f      	muls	r7, r3
    60f2:	4681      	mov	r9, r0
    60f4:	44cc      	add	ip, r9
    60f6:	0c28      	lsrs	r0, r5, #16
    60f8:	4460      	add	r0, ip
    60fa:	46bb      	mov	fp, r7
    60fc:	4581      	cmp	r9, r0
    60fe:	d902      	bls.n	6106 <__aeabi_dmul+0x25e>
    6100:	2780      	movs	r7, #128	; 0x80
    6102:	027f      	lsls	r7, r7, #9
    6104:	44bb      	add	fp, r7
    6106:	042d      	lsls	r5, r5, #16
    6108:	0c07      	lsrs	r7, r0, #16
    610a:	0c2d      	lsrs	r5, r5, #16
    610c:	0400      	lsls	r0, r0, #16
    610e:	1940      	adds	r0, r0, r5
    6110:	4655      	mov	r5, sl
    6112:	46bc      	mov	ip, r7
    6114:	042f      	lsls	r7, r5, #16
    6116:	44e3      	add	fp, ip
    6118:	4684      	mov	ip, r0
    611a:	0c28      	lsrs	r0, r5, #16
    611c:	0c3d      	lsrs	r5, r7, #16
    611e:	1c2f      	adds	r7, r5, #0
    6120:	4357      	muls	r7, r2
    6122:	46b8      	mov	r8, r7
    6124:	1c2f      	adds	r7, r5, #0
    6126:	4377      	muls	r7, r6
    6128:	4342      	muls	r2, r0
    612a:	46b9      	mov	r9, r7
    612c:	4647      	mov	r7, r8
    612e:	0c3f      	lsrs	r7, r7, #16
    6130:	4491      	add	r9, r2
    6132:	46ba      	mov	sl, r7
    6134:	44d1      	add	r9, sl
    6136:	4346      	muls	r6, r0
    6138:	454a      	cmp	r2, r9
    613a:	d902      	bls.n	6142 <__aeabi_dmul+0x29a>
    613c:	2280      	movs	r2, #128	; 0x80
    613e:	0252      	lsls	r2, r2, #9
    6140:	18b6      	adds	r6, r6, r2
    6142:	464f      	mov	r7, r9
    6144:	0c3a      	lsrs	r2, r7, #16
    6146:	18b6      	adds	r6, r6, r2
    6148:	043a      	lsls	r2, r7, #16
    614a:	4647      	mov	r7, r8
    614c:	043f      	lsls	r7, r7, #16
    614e:	0c3f      	lsrs	r7, r7, #16
    6150:	46b8      	mov	r8, r7
    6152:	1c2f      	adds	r7, r5, #0
    6154:	4367      	muls	r7, r4
    6156:	435d      	muls	r5, r3
    6158:	4344      	muls	r4, r0
    615a:	4358      	muls	r0, r3
    615c:	1965      	adds	r5, r4, r5
    615e:	9001      	str	r0, [sp, #4]
    6160:	0c38      	lsrs	r0, r7, #16
    6162:	182d      	adds	r5, r5, r0
    6164:	4442      	add	r2, r8
    6166:	46b8      	mov	r8, r7
    6168:	42ac      	cmp	r4, r5
    616a:	d904      	bls.n	6176 <__aeabi_dmul+0x2ce>
    616c:	9801      	ldr	r0, [sp, #4]
    616e:	2380      	movs	r3, #128	; 0x80
    6170:	025b      	lsls	r3, r3, #9
    6172:	18c0      	adds	r0, r0, r3
    6174:	9001      	str	r0, [sp, #4]
    6176:	9c03      	ldr	r4, [sp, #12]
    6178:	9f02      	ldr	r7, [sp, #8]
    617a:	1c20      	adds	r0, r4, #0
    617c:	4460      	add	r0, ip
    617e:	19c0      	adds	r0, r0, r7
    6180:	4560      	cmp	r0, ip
    6182:	41a4      	sbcs	r4, r4
    6184:	4647      	mov	r7, r8
    6186:	4264      	negs	r4, r4
    6188:	46a4      	mov	ip, r4
    618a:	042b      	lsls	r3, r5, #16
    618c:	043c      	lsls	r4, r7, #16
    618e:	4699      	mov	r9, r3
    6190:	0c24      	lsrs	r4, r4, #16
    6192:	444c      	add	r4, r9
    6194:	46a0      	mov	r8, r4
    6196:	44d8      	add	r8, fp
    6198:	1880      	adds	r0, r0, r2
    619a:	46c2      	mov	sl, r8
    619c:	44e2      	add	sl, ip
    619e:	4290      	cmp	r0, r2
    61a0:	4192      	sbcs	r2, r2
    61a2:	4657      	mov	r7, sl
    61a4:	4252      	negs	r2, r2
    61a6:	4691      	mov	r9, r2
    61a8:	19f2      	adds	r2, r6, r7
    61aa:	45e2      	cmp	sl, ip
    61ac:	41bf      	sbcs	r7, r7
    61ae:	427f      	negs	r7, r7
    61b0:	464b      	mov	r3, r9
    61b2:	46bc      	mov	ip, r7
    61b4:	45d8      	cmp	r8, fp
    61b6:	41bf      	sbcs	r7, r7
    61b8:	18d4      	adds	r4, r2, r3
    61ba:	427f      	negs	r7, r7
    61bc:	4663      	mov	r3, ip
    61be:	431f      	orrs	r7, r3
    61c0:	0c2d      	lsrs	r5, r5, #16
    61c2:	197f      	adds	r7, r7, r5
    61c4:	42b2      	cmp	r2, r6
    61c6:	4192      	sbcs	r2, r2
    61c8:	454c      	cmp	r4, r9
    61ca:	41ad      	sbcs	r5, r5
    61cc:	4252      	negs	r2, r2
    61ce:	426d      	negs	r5, r5
    61d0:	4315      	orrs	r5, r2
    61d2:	9e01      	ldr	r6, [sp, #4]
    61d4:	197d      	adds	r5, r7, r5
    61d6:	19ab      	adds	r3, r5, r6
    61d8:	0de2      	lsrs	r2, r4, #23
    61da:	025b      	lsls	r3, r3, #9
    61dc:	9f05      	ldr	r7, [sp, #20]
    61de:	4313      	orrs	r3, r2
    61e0:	0242      	lsls	r2, r0, #9
    61e2:	433a      	orrs	r2, r7
    61e4:	469a      	mov	sl, r3
    61e6:	1e53      	subs	r3, r2, #1
    61e8:	419a      	sbcs	r2, r3
    61ea:	0dc3      	lsrs	r3, r0, #23
    61ec:	1c10      	adds	r0, r2, #0
    61ee:	4318      	orrs	r0, r3
    61f0:	0264      	lsls	r4, r4, #9
    61f2:	4320      	orrs	r0, r4
    61f4:	4680      	mov	r8, r0
    61f6:	4650      	mov	r0, sl
    61f8:	01c0      	lsls	r0, r0, #7
    61fa:	d50d      	bpl.n	6218 <__aeabi_dmul+0x370>
    61fc:	4645      	mov	r5, r8
    61fe:	2201      	movs	r2, #1
    6200:	4656      	mov	r6, sl
    6202:	9c04      	ldr	r4, [sp, #16]
    6204:	086b      	lsrs	r3, r5, #1
    6206:	402a      	ands	r2, r5
    6208:	431a      	orrs	r2, r3
    620a:	07f3      	lsls	r3, r6, #31
    620c:	3401      	adds	r4, #1
    620e:	431a      	orrs	r2, r3
    6210:	0876      	lsrs	r6, r6, #1
    6212:	9404      	str	r4, [sp, #16]
    6214:	4690      	mov	r8, r2
    6216:	46b2      	mov	sl, r6
    6218:	9e04      	ldr	r6, [sp, #16]
    621a:	4f63      	ldr	r7, [pc, #396]	; (63a8 <__aeabi_dmul+0x500>)
    621c:	19f3      	adds	r3, r6, r7
    621e:	2b00      	cmp	r3, #0
    6220:	dd61      	ble.n	62e6 <__aeabi_dmul+0x43e>
    6222:	4640      	mov	r0, r8
    6224:	0740      	lsls	r0, r0, #29
    6226:	d00b      	beq.n	6240 <__aeabi_dmul+0x398>
    6228:	220f      	movs	r2, #15
    622a:	4644      	mov	r4, r8
    622c:	4022      	ands	r2, r4
    622e:	2a04      	cmp	r2, #4
    6230:	d006      	beq.n	6240 <__aeabi_dmul+0x398>
    6232:	4642      	mov	r2, r8
    6234:	3204      	adds	r2, #4
    6236:	4542      	cmp	r2, r8
    6238:	4180      	sbcs	r0, r0
    623a:	4240      	negs	r0, r0
    623c:	4482      	add	sl, r0
    623e:	4690      	mov	r8, r2
    6240:	4655      	mov	r5, sl
    6242:	01ed      	lsls	r5, r5, #7
    6244:	d507      	bpl.n	6256 <__aeabi_dmul+0x3ae>
    6246:	4b59      	ldr	r3, [pc, #356]	; (63ac <__aeabi_dmul+0x504>)
    6248:	4656      	mov	r6, sl
    624a:	9f04      	ldr	r7, [sp, #16]
    624c:	2080      	movs	r0, #128	; 0x80
    624e:	401e      	ands	r6, r3
    6250:	00c0      	lsls	r0, r0, #3
    6252:	46b2      	mov	sl, r6
    6254:	183b      	adds	r3, r7, r0
    6256:	4a56      	ldr	r2, [pc, #344]	; (63b0 <__aeabi_dmul+0x508>)
    6258:	4293      	cmp	r3, r2
    625a:	dd00      	ble.n	625e <__aeabi_dmul+0x3b6>
    625c:	e6ea      	b.n	6034 <__aeabi_dmul+0x18c>
    625e:	4644      	mov	r4, r8
    6260:	4655      	mov	r5, sl
    6262:	08e2      	lsrs	r2, r4, #3
    6264:	0768      	lsls	r0, r5, #29
    6266:	4310      	orrs	r0, r2
    6268:	2201      	movs	r2, #1
    626a:	026c      	lsls	r4, r5, #9
    626c:	055b      	lsls	r3, r3, #21
    626e:	400a      	ands	r2, r1
    6270:	4680      	mov	r8, r0
    6272:	0b24      	lsrs	r4, r4, #12
    6274:	0d5b      	lsrs	r3, r3, #21
    6276:	4691      	mov	r9, r2
    6278:	e67b      	b.n	5f72 <__aeabi_dmul+0xca>
    627a:	46da      	mov	sl, fp
    627c:	4690      	mov	r8, r2
    627e:	1c1d      	adds	r5, r3, #0
    6280:	e669      	b.n	5f56 <__aeabi_dmul+0xae>
    6282:	2480      	movs	r4, #128	; 0x80
    6284:	0324      	lsls	r4, r4, #12
    6286:	4657      	mov	r7, sl
    6288:	4227      	tst	r7, r4
    628a:	d11c      	bne.n	62c6 <__aeabi_dmul+0x41e>
    628c:	433c      	orrs	r4, r7
    628e:	0324      	lsls	r4, r4, #12
    6290:	0b24      	lsrs	r4, r4, #12
    6292:	4b48      	ldr	r3, [pc, #288]	; (63b4 <__aeabi_dmul+0x50c>)
    6294:	e66d      	b.n	5f72 <__aeabi_dmul+0xca>
    6296:	1c03      	adds	r3, r0, #0
    6298:	3b28      	subs	r3, #40	; 0x28
    629a:	1c31      	adds	r1, r6, #0
    629c:	4099      	lsls	r1, r3
    629e:	468b      	mov	fp, r1
    62a0:	2200      	movs	r2, #0
    62a2:	e6c3      	b.n	602c <__aeabi_dmul+0x184>
    62a4:	1c30      	adds	r0, r6, #0
    62a6:	f000 fc69 	bl	6b7c <__clzsi2>
    62aa:	3020      	adds	r0, #32
    62ac:	e6ad      	b.n	600a <__aeabi_dmul+0x162>
    62ae:	3b28      	subs	r3, #40	; 0x28
    62b0:	1c21      	adds	r1, r4, #0
    62b2:	4099      	lsls	r1, r3
    62b4:	2200      	movs	r2, #0
    62b6:	468a      	mov	sl, r1
    62b8:	4690      	mov	r8, r2
    62ba:	e68e      	b.n	5fda <__aeabi_dmul+0x132>
    62bc:	1c20      	adds	r0, r4, #0
    62be:	f000 fc5d 	bl	6b7c <__clzsi2>
    62c2:	3020      	adds	r0, #32
    62c4:	e678      	b.n	5fb8 <__aeabi_dmul+0x110>
    62c6:	4658      	mov	r0, fp
    62c8:	4220      	tst	r0, r4
    62ca:	d107      	bne.n	62dc <__aeabi_dmul+0x434>
    62cc:	4304      	orrs	r4, r0
    62ce:	9903      	ldr	r1, [sp, #12]
    62d0:	0324      	lsls	r4, r4, #12
    62d2:	0b24      	lsrs	r4, r4, #12
    62d4:	4689      	mov	r9, r1
    62d6:	4690      	mov	r8, r2
    62d8:	4b36      	ldr	r3, [pc, #216]	; (63b4 <__aeabi_dmul+0x50c>)
    62da:	e64a      	b.n	5f72 <__aeabi_dmul+0xca>
    62dc:	433c      	orrs	r4, r7
    62de:	0324      	lsls	r4, r4, #12
    62e0:	0b24      	lsrs	r4, r4, #12
    62e2:	4b34      	ldr	r3, [pc, #208]	; (63b4 <__aeabi_dmul+0x50c>)
    62e4:	e645      	b.n	5f72 <__aeabi_dmul+0xca>
    62e6:	4b34      	ldr	r3, [pc, #208]	; (63b8 <__aeabi_dmul+0x510>)
    62e8:	9e04      	ldr	r6, [sp, #16]
    62ea:	1b9b      	subs	r3, r3, r6
    62ec:	2b38      	cmp	r3, #56	; 0x38
    62ee:	dd06      	ble.n	62fe <__aeabi_dmul+0x456>
    62f0:	2301      	movs	r3, #1
    62f2:	400b      	ands	r3, r1
    62f4:	2400      	movs	r4, #0
    62f6:	4699      	mov	r9, r3
    62f8:	46a0      	mov	r8, r4
    62fa:	2300      	movs	r3, #0
    62fc:	e639      	b.n	5f72 <__aeabi_dmul+0xca>
    62fe:	2b1f      	cmp	r3, #31
    6300:	dc25      	bgt.n	634e <__aeabi_dmul+0x4a6>
    6302:	9c04      	ldr	r4, [sp, #16]
    6304:	4d2d      	ldr	r5, [pc, #180]	; (63bc <__aeabi_dmul+0x514>)
    6306:	4646      	mov	r6, r8
    6308:	1960      	adds	r0, r4, r5
    630a:	4652      	mov	r2, sl
    630c:	4644      	mov	r4, r8
    630e:	4086      	lsls	r6, r0
    6310:	40dc      	lsrs	r4, r3
    6312:	4082      	lsls	r2, r0
    6314:	4657      	mov	r7, sl
    6316:	1c30      	adds	r0, r6, #0
    6318:	4322      	orrs	r2, r4
    631a:	40df      	lsrs	r7, r3
    631c:	1e44      	subs	r4, r0, #1
    631e:	41a0      	sbcs	r0, r4
    6320:	4302      	orrs	r2, r0
    6322:	1c3b      	adds	r3, r7, #0
    6324:	0754      	lsls	r4, r2, #29
    6326:	d009      	beq.n	633c <__aeabi_dmul+0x494>
    6328:	200f      	movs	r0, #15
    632a:	4010      	ands	r0, r2
    632c:	2804      	cmp	r0, #4
    632e:	d005      	beq.n	633c <__aeabi_dmul+0x494>
    6330:	1d10      	adds	r0, r2, #4
    6332:	4290      	cmp	r0, r2
    6334:	4192      	sbcs	r2, r2
    6336:	4252      	negs	r2, r2
    6338:	189b      	adds	r3, r3, r2
    633a:	1c02      	adds	r2, r0, #0
    633c:	021d      	lsls	r5, r3, #8
    633e:	d51a      	bpl.n	6376 <__aeabi_dmul+0x4ce>
    6340:	2301      	movs	r3, #1
    6342:	400b      	ands	r3, r1
    6344:	2400      	movs	r4, #0
    6346:	4699      	mov	r9, r3
    6348:	46a0      	mov	r8, r4
    634a:	2301      	movs	r3, #1
    634c:	e611      	b.n	5f72 <__aeabi_dmul+0xca>
    634e:	481c      	ldr	r0, [pc, #112]	; (63c0 <__aeabi_dmul+0x518>)
    6350:	9c04      	ldr	r4, [sp, #16]
    6352:	4655      	mov	r5, sl
    6354:	1b00      	subs	r0, r0, r4
    6356:	40c5      	lsrs	r5, r0
    6358:	1c28      	adds	r0, r5, #0
    635a:	2b20      	cmp	r3, #32
    635c:	d016      	beq.n	638c <__aeabi_dmul+0x4e4>
    635e:	4e19      	ldr	r6, [pc, #100]	; (63c4 <__aeabi_dmul+0x51c>)
    6360:	4657      	mov	r7, sl
    6362:	19a2      	adds	r2, r4, r6
    6364:	4097      	lsls	r7, r2
    6366:	1c3a      	adds	r2, r7, #0
    6368:	4643      	mov	r3, r8
    636a:	431a      	orrs	r2, r3
    636c:	1e53      	subs	r3, r2, #1
    636e:	419a      	sbcs	r2, r3
    6370:	4302      	orrs	r2, r0
    6372:	2300      	movs	r3, #0
    6374:	e7d6      	b.n	6324 <__aeabi_dmul+0x47c>
    6376:	0758      	lsls	r0, r3, #29
    6378:	025b      	lsls	r3, r3, #9
    637a:	08d2      	lsrs	r2, r2, #3
    637c:	0b1c      	lsrs	r4, r3, #12
    637e:	2301      	movs	r3, #1
    6380:	400b      	ands	r3, r1
    6382:	4310      	orrs	r0, r2
    6384:	4699      	mov	r9, r3
    6386:	4680      	mov	r8, r0
    6388:	2300      	movs	r3, #0
    638a:	e5f2      	b.n	5f72 <__aeabi_dmul+0xca>
    638c:	2200      	movs	r2, #0
    638e:	e7eb      	b.n	6368 <__aeabi_dmul+0x4c0>
    6390:	2480      	movs	r4, #128	; 0x80
    6392:	0324      	lsls	r4, r4, #12
    6394:	4650      	mov	r0, sl
    6396:	2301      	movs	r3, #1
    6398:	4304      	orrs	r4, r0
    639a:	4019      	ands	r1, r3
    639c:	0324      	lsls	r4, r4, #12
    639e:	0b24      	lsrs	r4, r4, #12
    63a0:	4689      	mov	r9, r1
    63a2:	4b04      	ldr	r3, [pc, #16]	; (63b4 <__aeabi_dmul+0x50c>)
    63a4:	e5e5      	b.n	5f72 <__aeabi_dmul+0xca>
    63a6:	46c0      	nop			; (mov r8, r8)
    63a8:	000003ff 	.word	0x000003ff
    63ac:	feffffff 	.word	0xfeffffff
    63b0:	000007fe 	.word	0x000007fe
    63b4:	000007ff 	.word	0x000007ff
    63b8:	fffffc02 	.word	0xfffffc02
    63bc:	0000041e 	.word	0x0000041e
    63c0:	fffffbe2 	.word	0xfffffbe2
    63c4:	0000043e 	.word	0x0000043e

000063c8 <__aeabi_dsub>:
    63c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    63ca:	465f      	mov	r7, fp
    63cc:	4656      	mov	r6, sl
    63ce:	4644      	mov	r4, r8
    63d0:	464d      	mov	r5, r9
    63d2:	b4f0      	push	{r4, r5, r6, r7}
    63d4:	030c      	lsls	r4, r1, #12
    63d6:	004d      	lsls	r5, r1, #1
    63d8:	0fcf      	lsrs	r7, r1, #31
    63da:	0a61      	lsrs	r1, r4, #9
    63dc:	0f44      	lsrs	r4, r0, #29
    63de:	4321      	orrs	r1, r4
    63e0:	00c4      	lsls	r4, r0, #3
    63e2:	0318      	lsls	r0, r3, #12
    63e4:	0fde      	lsrs	r6, r3, #31
    63e6:	4680      	mov	r8, r0
    63e8:	46b4      	mov	ip, r6
    63ea:	4646      	mov	r6, r8
    63ec:	0058      	lsls	r0, r3, #1
    63ee:	0a76      	lsrs	r6, r6, #9
    63f0:	0f53      	lsrs	r3, r2, #29
    63f2:	4333      	orrs	r3, r6
    63f4:	00d6      	lsls	r6, r2, #3
    63f6:	4ad1      	ldr	r2, [pc, #836]	; (673c <__aeabi_dsub+0x374>)
    63f8:	0d6d      	lsrs	r5, r5, #21
    63fa:	46ba      	mov	sl, r7
    63fc:	0d40      	lsrs	r0, r0, #21
    63fe:	46b3      	mov	fp, r6
    6400:	4290      	cmp	r0, r2
    6402:	d100      	bne.n	6406 <__aeabi_dsub+0x3e>
    6404:	e0f5      	b.n	65f2 <__aeabi_dsub+0x22a>
    6406:	4662      	mov	r2, ip
    6408:	2601      	movs	r6, #1
    640a:	4072      	eors	r2, r6
    640c:	4694      	mov	ip, r2
    640e:	4567      	cmp	r7, ip
    6410:	d100      	bne.n	6414 <__aeabi_dsub+0x4c>
    6412:	e0ab      	b.n	656c <__aeabi_dsub+0x1a4>
    6414:	1a2f      	subs	r7, r5, r0
    6416:	2f00      	cmp	r7, #0
    6418:	dc00      	bgt.n	641c <__aeabi_dsub+0x54>
    641a:	e111      	b.n	6640 <__aeabi_dsub+0x278>
    641c:	2800      	cmp	r0, #0
    641e:	d13e      	bne.n	649e <__aeabi_dsub+0xd6>
    6420:	4658      	mov	r0, fp
    6422:	4318      	orrs	r0, r3
    6424:	d000      	beq.n	6428 <__aeabi_dsub+0x60>
    6426:	e0f1      	b.n	660c <__aeabi_dsub+0x244>
    6428:	0760      	lsls	r0, r4, #29
    642a:	d100      	bne.n	642e <__aeabi_dsub+0x66>
    642c:	e097      	b.n	655e <__aeabi_dsub+0x196>
    642e:	230f      	movs	r3, #15
    6430:	4023      	ands	r3, r4
    6432:	2b04      	cmp	r3, #4
    6434:	d100      	bne.n	6438 <__aeabi_dsub+0x70>
    6436:	e122      	b.n	667e <__aeabi_dsub+0x2b6>
    6438:	1d22      	adds	r2, r4, #4
    643a:	42a2      	cmp	r2, r4
    643c:	41a4      	sbcs	r4, r4
    643e:	4264      	negs	r4, r4
    6440:	2380      	movs	r3, #128	; 0x80
    6442:	1909      	adds	r1, r1, r4
    6444:	041b      	lsls	r3, r3, #16
    6446:	2701      	movs	r7, #1
    6448:	4650      	mov	r0, sl
    644a:	400b      	ands	r3, r1
    644c:	4007      	ands	r7, r0
    644e:	1c14      	adds	r4, r2, #0
    6450:	2b00      	cmp	r3, #0
    6452:	d100      	bne.n	6456 <__aeabi_dsub+0x8e>
    6454:	e079      	b.n	654a <__aeabi_dsub+0x182>
    6456:	4bb9      	ldr	r3, [pc, #740]	; (673c <__aeabi_dsub+0x374>)
    6458:	3501      	adds	r5, #1
    645a:	429d      	cmp	r5, r3
    645c:	d100      	bne.n	6460 <__aeabi_dsub+0x98>
    645e:	e10b      	b.n	6678 <__aeabi_dsub+0x2b0>
    6460:	4bb7      	ldr	r3, [pc, #732]	; (6740 <__aeabi_dsub+0x378>)
    6462:	08e4      	lsrs	r4, r4, #3
    6464:	4019      	ands	r1, r3
    6466:	0748      	lsls	r0, r1, #29
    6468:	0249      	lsls	r1, r1, #9
    646a:	4304      	orrs	r4, r0
    646c:	0b0b      	lsrs	r3, r1, #12
    646e:	2000      	movs	r0, #0
    6470:	2100      	movs	r1, #0
    6472:	031b      	lsls	r3, r3, #12
    6474:	0b1a      	lsrs	r2, r3, #12
    6476:	0d0b      	lsrs	r3, r1, #20
    6478:	056d      	lsls	r5, r5, #21
    647a:	051b      	lsls	r3, r3, #20
    647c:	4313      	orrs	r3, r2
    647e:	086a      	lsrs	r2, r5, #1
    6480:	4db0      	ldr	r5, [pc, #704]	; (6744 <__aeabi_dsub+0x37c>)
    6482:	07ff      	lsls	r7, r7, #31
    6484:	401d      	ands	r5, r3
    6486:	4315      	orrs	r5, r2
    6488:	006d      	lsls	r5, r5, #1
    648a:	086d      	lsrs	r5, r5, #1
    648c:	1c29      	adds	r1, r5, #0
    648e:	4339      	orrs	r1, r7
    6490:	1c20      	adds	r0, r4, #0
    6492:	bc3c      	pop	{r2, r3, r4, r5}
    6494:	4690      	mov	r8, r2
    6496:	4699      	mov	r9, r3
    6498:	46a2      	mov	sl, r4
    649a:	46ab      	mov	fp, r5
    649c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    649e:	48a7      	ldr	r0, [pc, #668]	; (673c <__aeabi_dsub+0x374>)
    64a0:	4285      	cmp	r5, r0
    64a2:	d0c1      	beq.n	6428 <__aeabi_dsub+0x60>
    64a4:	2080      	movs	r0, #128	; 0x80
    64a6:	0400      	lsls	r0, r0, #16
    64a8:	4303      	orrs	r3, r0
    64aa:	2f38      	cmp	r7, #56	; 0x38
    64ac:	dd00      	ble.n	64b0 <__aeabi_dsub+0xe8>
    64ae:	e0fd      	b.n	66ac <__aeabi_dsub+0x2e4>
    64b0:	2f1f      	cmp	r7, #31
    64b2:	dd00      	ble.n	64b6 <__aeabi_dsub+0xee>
    64b4:	e131      	b.n	671a <__aeabi_dsub+0x352>
    64b6:	2020      	movs	r0, #32
    64b8:	1bc0      	subs	r0, r0, r7
    64ba:	1c1a      	adds	r2, r3, #0
    64bc:	465e      	mov	r6, fp
    64be:	4082      	lsls	r2, r0
    64c0:	40fe      	lsrs	r6, r7
    64c2:	4332      	orrs	r2, r6
    64c4:	4694      	mov	ip, r2
    64c6:	465a      	mov	r2, fp
    64c8:	4082      	lsls	r2, r0
    64ca:	1c10      	adds	r0, r2, #0
    64cc:	1e42      	subs	r2, r0, #1
    64ce:	4190      	sbcs	r0, r2
    64d0:	40fb      	lsrs	r3, r7
    64d2:	4662      	mov	r2, ip
    64d4:	4302      	orrs	r2, r0
    64d6:	1c1f      	adds	r7, r3, #0
    64d8:	1aa2      	subs	r2, r4, r2
    64da:	4294      	cmp	r4, r2
    64dc:	41a4      	sbcs	r4, r4
    64de:	4264      	negs	r4, r4
    64e0:	1bc9      	subs	r1, r1, r7
    64e2:	1b09      	subs	r1, r1, r4
    64e4:	1c14      	adds	r4, r2, #0
    64e6:	020a      	lsls	r2, r1, #8
    64e8:	d59e      	bpl.n	6428 <__aeabi_dsub+0x60>
    64ea:	0249      	lsls	r1, r1, #9
    64ec:	0a4f      	lsrs	r7, r1, #9
    64ee:	2f00      	cmp	r7, #0
    64f0:	d100      	bne.n	64f4 <__aeabi_dsub+0x12c>
    64f2:	e0d6      	b.n	66a2 <__aeabi_dsub+0x2da>
    64f4:	1c38      	adds	r0, r7, #0
    64f6:	f000 fb41 	bl	6b7c <__clzsi2>
    64fa:	1c02      	adds	r2, r0, #0
    64fc:	3a08      	subs	r2, #8
    64fe:	2a1f      	cmp	r2, #31
    6500:	dd00      	ble.n	6504 <__aeabi_dsub+0x13c>
    6502:	e0c3      	b.n	668c <__aeabi_dsub+0x2c4>
    6504:	2128      	movs	r1, #40	; 0x28
    6506:	1c23      	adds	r3, r4, #0
    6508:	1a09      	subs	r1, r1, r0
    650a:	4097      	lsls	r7, r2
    650c:	40cb      	lsrs	r3, r1
    650e:	431f      	orrs	r7, r3
    6510:	4094      	lsls	r4, r2
    6512:	4295      	cmp	r5, r2
    6514:	dd00      	ble.n	6518 <__aeabi_dsub+0x150>
    6516:	e0c0      	b.n	669a <__aeabi_dsub+0x2d2>
    6518:	1b55      	subs	r5, r2, r5
    651a:	1c69      	adds	r1, r5, #1
    651c:	291f      	cmp	r1, #31
    651e:	dd00      	ble.n	6522 <__aeabi_dsub+0x15a>
    6520:	e0ea      	b.n	66f8 <__aeabi_dsub+0x330>
    6522:	221f      	movs	r2, #31
    6524:	1b55      	subs	r5, r2, r5
    6526:	1c3b      	adds	r3, r7, #0
    6528:	1c22      	adds	r2, r4, #0
    652a:	40ab      	lsls	r3, r5
    652c:	40ca      	lsrs	r2, r1
    652e:	40ac      	lsls	r4, r5
    6530:	1e65      	subs	r5, r4, #1
    6532:	41ac      	sbcs	r4, r5
    6534:	4313      	orrs	r3, r2
    6536:	40cf      	lsrs	r7, r1
    6538:	431c      	orrs	r4, r3
    653a:	1c39      	adds	r1, r7, #0
    653c:	2500      	movs	r5, #0
    653e:	e773      	b.n	6428 <__aeabi_dsub+0x60>
    6540:	2180      	movs	r1, #128	; 0x80
    6542:	4d7e      	ldr	r5, [pc, #504]	; (673c <__aeabi_dsub+0x374>)
    6544:	2700      	movs	r7, #0
    6546:	03c9      	lsls	r1, r1, #15
    6548:	2400      	movs	r4, #0
    654a:	4b7c      	ldr	r3, [pc, #496]	; (673c <__aeabi_dsub+0x374>)
    654c:	0748      	lsls	r0, r1, #29
    654e:	08e4      	lsrs	r4, r4, #3
    6550:	4304      	orrs	r4, r0
    6552:	08c9      	lsrs	r1, r1, #3
    6554:	429d      	cmp	r5, r3
    6556:	d050      	beq.n	65fa <__aeabi_dsub+0x232>
    6558:	0309      	lsls	r1, r1, #12
    655a:	0b0b      	lsrs	r3, r1, #12
    655c:	e787      	b.n	646e <__aeabi_dsub+0xa6>
    655e:	2380      	movs	r3, #128	; 0x80
    6560:	041b      	lsls	r3, r3, #16
    6562:	2701      	movs	r7, #1
    6564:	4652      	mov	r2, sl
    6566:	400b      	ands	r3, r1
    6568:	4017      	ands	r7, r2
    656a:	e771      	b.n	6450 <__aeabi_dsub+0x88>
    656c:	1a2a      	subs	r2, r5, r0
    656e:	4694      	mov	ip, r2
    6570:	2a00      	cmp	r2, #0
    6572:	dc00      	bgt.n	6576 <__aeabi_dsub+0x1ae>
    6574:	e0a1      	b.n	66ba <__aeabi_dsub+0x2f2>
    6576:	2800      	cmp	r0, #0
    6578:	d054      	beq.n	6624 <__aeabi_dsub+0x25c>
    657a:	4870      	ldr	r0, [pc, #448]	; (673c <__aeabi_dsub+0x374>)
    657c:	4285      	cmp	r5, r0
    657e:	d100      	bne.n	6582 <__aeabi_dsub+0x1ba>
    6580:	e752      	b.n	6428 <__aeabi_dsub+0x60>
    6582:	2080      	movs	r0, #128	; 0x80
    6584:	0400      	lsls	r0, r0, #16
    6586:	4303      	orrs	r3, r0
    6588:	4660      	mov	r0, ip
    658a:	2838      	cmp	r0, #56	; 0x38
    658c:	dd00      	ble.n	6590 <__aeabi_dsub+0x1c8>
    658e:	e10e      	b.n	67ae <__aeabi_dsub+0x3e6>
    6590:	281f      	cmp	r0, #31
    6592:	dd00      	ble.n	6596 <__aeabi_dsub+0x1ce>
    6594:	e157      	b.n	6846 <__aeabi_dsub+0x47e>
    6596:	4662      	mov	r2, ip
    6598:	2020      	movs	r0, #32
    659a:	1a80      	subs	r0, r0, r2
    659c:	1c1e      	adds	r6, r3, #0
    659e:	4086      	lsls	r6, r0
    65a0:	46b1      	mov	r9, r6
    65a2:	465e      	mov	r6, fp
    65a4:	40d6      	lsrs	r6, r2
    65a6:	464a      	mov	r2, r9
    65a8:	4332      	orrs	r2, r6
    65aa:	465e      	mov	r6, fp
    65ac:	4086      	lsls	r6, r0
    65ae:	4690      	mov	r8, r2
    65b0:	1c30      	adds	r0, r6, #0
    65b2:	1e42      	subs	r2, r0, #1
    65b4:	4190      	sbcs	r0, r2
    65b6:	4642      	mov	r2, r8
    65b8:	4302      	orrs	r2, r0
    65ba:	4660      	mov	r0, ip
    65bc:	40c3      	lsrs	r3, r0
    65be:	1912      	adds	r2, r2, r4
    65c0:	42a2      	cmp	r2, r4
    65c2:	41a4      	sbcs	r4, r4
    65c4:	4264      	negs	r4, r4
    65c6:	1859      	adds	r1, r3, r1
    65c8:	1909      	adds	r1, r1, r4
    65ca:	1c14      	adds	r4, r2, #0
    65cc:	0208      	lsls	r0, r1, #8
    65ce:	d400      	bmi.n	65d2 <__aeabi_dsub+0x20a>
    65d0:	e72a      	b.n	6428 <__aeabi_dsub+0x60>
    65d2:	4b5a      	ldr	r3, [pc, #360]	; (673c <__aeabi_dsub+0x374>)
    65d4:	3501      	adds	r5, #1
    65d6:	429d      	cmp	r5, r3
    65d8:	d100      	bne.n	65dc <__aeabi_dsub+0x214>
    65da:	e131      	b.n	6840 <__aeabi_dsub+0x478>
    65dc:	4b58      	ldr	r3, [pc, #352]	; (6740 <__aeabi_dsub+0x378>)
    65de:	0860      	lsrs	r0, r4, #1
    65e0:	4019      	ands	r1, r3
    65e2:	2301      	movs	r3, #1
    65e4:	4023      	ands	r3, r4
    65e6:	1c1c      	adds	r4, r3, #0
    65e8:	4304      	orrs	r4, r0
    65ea:	07cb      	lsls	r3, r1, #31
    65ec:	431c      	orrs	r4, r3
    65ee:	0849      	lsrs	r1, r1, #1
    65f0:	e71a      	b.n	6428 <__aeabi_dsub+0x60>
    65f2:	431e      	orrs	r6, r3
    65f4:	d000      	beq.n	65f8 <__aeabi_dsub+0x230>
    65f6:	e70a      	b.n	640e <__aeabi_dsub+0x46>
    65f8:	e705      	b.n	6406 <__aeabi_dsub+0x3e>
    65fa:	1c23      	adds	r3, r4, #0
    65fc:	430b      	orrs	r3, r1
    65fe:	d03b      	beq.n	6678 <__aeabi_dsub+0x2b0>
    6600:	2380      	movs	r3, #128	; 0x80
    6602:	031b      	lsls	r3, r3, #12
    6604:	430b      	orrs	r3, r1
    6606:	031b      	lsls	r3, r3, #12
    6608:	0b1b      	lsrs	r3, r3, #12
    660a:	e730      	b.n	646e <__aeabi_dsub+0xa6>
    660c:	3f01      	subs	r7, #1
    660e:	2f00      	cmp	r7, #0
    6610:	d16d      	bne.n	66ee <__aeabi_dsub+0x326>
    6612:	465e      	mov	r6, fp
    6614:	1ba2      	subs	r2, r4, r6
    6616:	4294      	cmp	r4, r2
    6618:	41a4      	sbcs	r4, r4
    661a:	4264      	negs	r4, r4
    661c:	1ac9      	subs	r1, r1, r3
    661e:	1b09      	subs	r1, r1, r4
    6620:	1c14      	adds	r4, r2, #0
    6622:	e760      	b.n	64e6 <__aeabi_dsub+0x11e>
    6624:	4658      	mov	r0, fp
    6626:	4318      	orrs	r0, r3
    6628:	d100      	bne.n	662c <__aeabi_dsub+0x264>
    662a:	e6fd      	b.n	6428 <__aeabi_dsub+0x60>
    662c:	2601      	movs	r6, #1
    662e:	4276      	negs	r6, r6
    6630:	44b4      	add	ip, r6
    6632:	4660      	mov	r0, ip
    6634:	2800      	cmp	r0, #0
    6636:	d000      	beq.n	663a <__aeabi_dsub+0x272>
    6638:	e0d0      	b.n	67dc <__aeabi_dsub+0x414>
    663a:	465e      	mov	r6, fp
    663c:	1932      	adds	r2, r6, r4
    663e:	e7bf      	b.n	65c0 <__aeabi_dsub+0x1f8>
    6640:	2f00      	cmp	r7, #0
    6642:	d000      	beq.n	6646 <__aeabi_dsub+0x27e>
    6644:	e080      	b.n	6748 <__aeabi_dsub+0x380>
    6646:	1c68      	adds	r0, r5, #1
    6648:	0540      	lsls	r0, r0, #21
    664a:	0d40      	lsrs	r0, r0, #21
    664c:	2801      	cmp	r0, #1
    664e:	dc00      	bgt.n	6652 <__aeabi_dsub+0x28a>
    6650:	e0e8      	b.n	6824 <__aeabi_dsub+0x45c>
    6652:	465a      	mov	r2, fp
    6654:	1aa2      	subs	r2, r4, r2
    6656:	4294      	cmp	r4, r2
    6658:	41bf      	sbcs	r7, r7
    665a:	1ac8      	subs	r0, r1, r3
    665c:	427f      	negs	r7, r7
    665e:	1bc7      	subs	r7, r0, r7
    6660:	023e      	lsls	r6, r7, #8
    6662:	d400      	bmi.n	6666 <__aeabi_dsub+0x29e>
    6664:	e098      	b.n	6798 <__aeabi_dsub+0x3d0>
    6666:	4658      	mov	r0, fp
    6668:	1b04      	subs	r4, r0, r4
    666a:	45a3      	cmp	fp, r4
    666c:	4192      	sbcs	r2, r2
    666e:	1a59      	subs	r1, r3, r1
    6670:	4252      	negs	r2, r2
    6672:	1a8f      	subs	r7, r1, r2
    6674:	46e2      	mov	sl, ip
    6676:	e73a      	b.n	64ee <__aeabi_dsub+0x126>
    6678:	2300      	movs	r3, #0
    667a:	2400      	movs	r4, #0
    667c:	e6f7      	b.n	646e <__aeabi_dsub+0xa6>
    667e:	2380      	movs	r3, #128	; 0x80
    6680:	041b      	lsls	r3, r3, #16
    6682:	2701      	movs	r7, #1
    6684:	4656      	mov	r6, sl
    6686:	400b      	ands	r3, r1
    6688:	4037      	ands	r7, r6
    668a:	e6e1      	b.n	6450 <__aeabi_dsub+0x88>
    668c:	1c27      	adds	r7, r4, #0
    668e:	3828      	subs	r0, #40	; 0x28
    6690:	4087      	lsls	r7, r0
    6692:	2400      	movs	r4, #0
    6694:	4295      	cmp	r5, r2
    6696:	dc00      	bgt.n	669a <__aeabi_dsub+0x2d2>
    6698:	e73e      	b.n	6518 <__aeabi_dsub+0x150>
    669a:	4929      	ldr	r1, [pc, #164]	; (6740 <__aeabi_dsub+0x378>)
    669c:	1aad      	subs	r5, r5, r2
    669e:	4039      	ands	r1, r7
    66a0:	e6c2      	b.n	6428 <__aeabi_dsub+0x60>
    66a2:	1c20      	adds	r0, r4, #0
    66a4:	f000 fa6a 	bl	6b7c <__clzsi2>
    66a8:	3020      	adds	r0, #32
    66aa:	e726      	b.n	64fa <__aeabi_dsub+0x132>
    66ac:	465a      	mov	r2, fp
    66ae:	431a      	orrs	r2, r3
    66b0:	1e53      	subs	r3, r2, #1
    66b2:	419a      	sbcs	r2, r3
    66b4:	b2d2      	uxtb	r2, r2
    66b6:	2700      	movs	r7, #0
    66b8:	e70e      	b.n	64d8 <__aeabi_dsub+0x110>
    66ba:	2a00      	cmp	r2, #0
    66bc:	d000      	beq.n	66c0 <__aeabi_dsub+0x2f8>
    66be:	e0de      	b.n	687e <__aeabi_dsub+0x4b6>
    66c0:	1c68      	adds	r0, r5, #1
    66c2:	0546      	lsls	r6, r0, #21
    66c4:	0d76      	lsrs	r6, r6, #21
    66c6:	2e01      	cmp	r6, #1
    66c8:	dc00      	bgt.n	66cc <__aeabi_dsub+0x304>
    66ca:	e090      	b.n	67ee <__aeabi_dsub+0x426>
    66cc:	4d1b      	ldr	r5, [pc, #108]	; (673c <__aeabi_dsub+0x374>)
    66ce:	42a8      	cmp	r0, r5
    66d0:	d100      	bne.n	66d4 <__aeabi_dsub+0x30c>
    66d2:	e0f5      	b.n	68c0 <__aeabi_dsub+0x4f8>
    66d4:	465e      	mov	r6, fp
    66d6:	1932      	adds	r2, r6, r4
    66d8:	42a2      	cmp	r2, r4
    66da:	41a4      	sbcs	r4, r4
    66dc:	4264      	negs	r4, r4
    66de:	1859      	adds	r1, r3, r1
    66e0:	1909      	adds	r1, r1, r4
    66e2:	07cc      	lsls	r4, r1, #31
    66e4:	0852      	lsrs	r2, r2, #1
    66e6:	4314      	orrs	r4, r2
    66e8:	0849      	lsrs	r1, r1, #1
    66ea:	1c05      	adds	r5, r0, #0
    66ec:	e69c      	b.n	6428 <__aeabi_dsub+0x60>
    66ee:	4813      	ldr	r0, [pc, #76]	; (673c <__aeabi_dsub+0x374>)
    66f0:	4285      	cmp	r5, r0
    66f2:	d000      	beq.n	66f6 <__aeabi_dsub+0x32e>
    66f4:	e6d9      	b.n	64aa <__aeabi_dsub+0xe2>
    66f6:	e697      	b.n	6428 <__aeabi_dsub+0x60>
    66f8:	1c2b      	adds	r3, r5, #0
    66fa:	3b1f      	subs	r3, #31
    66fc:	1c3e      	adds	r6, r7, #0
    66fe:	40de      	lsrs	r6, r3
    6700:	1c33      	adds	r3, r6, #0
    6702:	2920      	cmp	r1, #32
    6704:	d06f      	beq.n	67e6 <__aeabi_dsub+0x41e>
    6706:	223f      	movs	r2, #63	; 0x3f
    6708:	1b55      	subs	r5, r2, r5
    670a:	40af      	lsls	r7, r5
    670c:	433c      	orrs	r4, r7
    670e:	1e60      	subs	r0, r4, #1
    6710:	4184      	sbcs	r4, r0
    6712:	431c      	orrs	r4, r3
    6714:	2100      	movs	r1, #0
    6716:	2500      	movs	r5, #0
    6718:	e686      	b.n	6428 <__aeabi_dsub+0x60>
    671a:	1c38      	adds	r0, r7, #0
    671c:	3820      	subs	r0, #32
    671e:	1c1e      	adds	r6, r3, #0
    6720:	40c6      	lsrs	r6, r0
    6722:	1c30      	adds	r0, r6, #0
    6724:	2f20      	cmp	r7, #32
    6726:	d060      	beq.n	67ea <__aeabi_dsub+0x422>
    6728:	2240      	movs	r2, #64	; 0x40
    672a:	1bd7      	subs	r7, r2, r7
    672c:	40bb      	lsls	r3, r7
    672e:	465a      	mov	r2, fp
    6730:	431a      	orrs	r2, r3
    6732:	1e53      	subs	r3, r2, #1
    6734:	419a      	sbcs	r2, r3
    6736:	4302      	orrs	r2, r0
    6738:	2700      	movs	r7, #0
    673a:	e6cd      	b.n	64d8 <__aeabi_dsub+0x110>
    673c:	000007ff 	.word	0x000007ff
    6740:	ff7fffff 	.word	0xff7fffff
    6744:	800fffff 	.word	0x800fffff
    6748:	2d00      	cmp	r5, #0
    674a:	d037      	beq.n	67bc <__aeabi_dsub+0x3f4>
    674c:	4db6      	ldr	r5, [pc, #728]	; (6a28 <__aeabi_dsub+0x660>)
    674e:	42a8      	cmp	r0, r5
    6750:	d100      	bne.n	6754 <__aeabi_dsub+0x38c>
    6752:	e08f      	b.n	6874 <__aeabi_dsub+0x4ac>
    6754:	2580      	movs	r5, #128	; 0x80
    6756:	042d      	lsls	r5, r5, #16
    6758:	427f      	negs	r7, r7
    675a:	4329      	orrs	r1, r5
    675c:	2f38      	cmp	r7, #56	; 0x38
    675e:	dd00      	ble.n	6762 <__aeabi_dsub+0x39a>
    6760:	e0a8      	b.n	68b4 <__aeabi_dsub+0x4ec>
    6762:	2f1f      	cmp	r7, #31
    6764:	dd00      	ble.n	6768 <__aeabi_dsub+0x3a0>
    6766:	e124      	b.n	69b2 <__aeabi_dsub+0x5ea>
    6768:	2520      	movs	r5, #32
    676a:	1bed      	subs	r5, r5, r7
    676c:	1c0e      	adds	r6, r1, #0
    676e:	40ae      	lsls	r6, r5
    6770:	46b0      	mov	r8, r6
    6772:	1c26      	adds	r6, r4, #0
    6774:	40fe      	lsrs	r6, r7
    6776:	4642      	mov	r2, r8
    6778:	40ac      	lsls	r4, r5
    677a:	4316      	orrs	r6, r2
    677c:	1e65      	subs	r5, r4, #1
    677e:	41ac      	sbcs	r4, r5
    6780:	4334      	orrs	r4, r6
    6782:	40f9      	lsrs	r1, r7
    6784:	465a      	mov	r2, fp
    6786:	1b14      	subs	r4, r2, r4
    6788:	45a3      	cmp	fp, r4
    678a:	4192      	sbcs	r2, r2
    678c:	1a5b      	subs	r3, r3, r1
    678e:	4252      	negs	r2, r2
    6790:	1a99      	subs	r1, r3, r2
    6792:	1c05      	adds	r5, r0, #0
    6794:	46e2      	mov	sl, ip
    6796:	e6a6      	b.n	64e6 <__aeabi_dsub+0x11e>
    6798:	1c13      	adds	r3, r2, #0
    679a:	433b      	orrs	r3, r7
    679c:	1c14      	adds	r4, r2, #0
    679e:	2b00      	cmp	r3, #0
    67a0:	d000      	beq.n	67a4 <__aeabi_dsub+0x3dc>
    67a2:	e6a4      	b.n	64ee <__aeabi_dsub+0x126>
    67a4:	2700      	movs	r7, #0
    67a6:	2100      	movs	r1, #0
    67a8:	2500      	movs	r5, #0
    67aa:	2400      	movs	r4, #0
    67ac:	e6cd      	b.n	654a <__aeabi_dsub+0x182>
    67ae:	465a      	mov	r2, fp
    67b0:	431a      	orrs	r2, r3
    67b2:	1e53      	subs	r3, r2, #1
    67b4:	419a      	sbcs	r2, r3
    67b6:	b2d2      	uxtb	r2, r2
    67b8:	2300      	movs	r3, #0
    67ba:	e700      	b.n	65be <__aeabi_dsub+0x1f6>
    67bc:	1c0d      	adds	r5, r1, #0
    67be:	4325      	orrs	r5, r4
    67c0:	d058      	beq.n	6874 <__aeabi_dsub+0x4ac>
    67c2:	43ff      	mvns	r7, r7
    67c4:	2f00      	cmp	r7, #0
    67c6:	d151      	bne.n	686c <__aeabi_dsub+0x4a4>
    67c8:	465a      	mov	r2, fp
    67ca:	1b14      	subs	r4, r2, r4
    67cc:	45a3      	cmp	fp, r4
    67ce:	4192      	sbcs	r2, r2
    67d0:	1a59      	subs	r1, r3, r1
    67d2:	4252      	negs	r2, r2
    67d4:	1a89      	subs	r1, r1, r2
    67d6:	1c05      	adds	r5, r0, #0
    67d8:	46e2      	mov	sl, ip
    67da:	e684      	b.n	64e6 <__aeabi_dsub+0x11e>
    67dc:	4892      	ldr	r0, [pc, #584]	; (6a28 <__aeabi_dsub+0x660>)
    67de:	4285      	cmp	r5, r0
    67e0:	d000      	beq.n	67e4 <__aeabi_dsub+0x41c>
    67e2:	e6d1      	b.n	6588 <__aeabi_dsub+0x1c0>
    67e4:	e620      	b.n	6428 <__aeabi_dsub+0x60>
    67e6:	2700      	movs	r7, #0
    67e8:	e790      	b.n	670c <__aeabi_dsub+0x344>
    67ea:	2300      	movs	r3, #0
    67ec:	e79f      	b.n	672e <__aeabi_dsub+0x366>
    67ee:	1c08      	adds	r0, r1, #0
    67f0:	4320      	orrs	r0, r4
    67f2:	2d00      	cmp	r5, #0
    67f4:	d000      	beq.n	67f8 <__aeabi_dsub+0x430>
    67f6:	e0c2      	b.n	697e <__aeabi_dsub+0x5b6>
    67f8:	2800      	cmp	r0, #0
    67fa:	d100      	bne.n	67fe <__aeabi_dsub+0x436>
    67fc:	e0ef      	b.n	69de <__aeabi_dsub+0x616>
    67fe:	4658      	mov	r0, fp
    6800:	4318      	orrs	r0, r3
    6802:	d100      	bne.n	6806 <__aeabi_dsub+0x43e>
    6804:	e610      	b.n	6428 <__aeabi_dsub+0x60>
    6806:	4658      	mov	r0, fp
    6808:	1902      	adds	r2, r0, r4
    680a:	42a2      	cmp	r2, r4
    680c:	41a4      	sbcs	r4, r4
    680e:	4264      	negs	r4, r4
    6810:	1859      	adds	r1, r3, r1
    6812:	1909      	adds	r1, r1, r4
    6814:	1c14      	adds	r4, r2, #0
    6816:	020a      	lsls	r2, r1, #8
    6818:	d400      	bmi.n	681c <__aeabi_dsub+0x454>
    681a:	e605      	b.n	6428 <__aeabi_dsub+0x60>
    681c:	4b83      	ldr	r3, [pc, #524]	; (6a2c <__aeabi_dsub+0x664>)
    681e:	2501      	movs	r5, #1
    6820:	4019      	ands	r1, r3
    6822:	e601      	b.n	6428 <__aeabi_dsub+0x60>
    6824:	1c08      	adds	r0, r1, #0
    6826:	4320      	orrs	r0, r4
    6828:	2d00      	cmp	r5, #0
    682a:	d138      	bne.n	689e <__aeabi_dsub+0x4d6>
    682c:	2800      	cmp	r0, #0
    682e:	d16f      	bne.n	6910 <__aeabi_dsub+0x548>
    6830:	4659      	mov	r1, fp
    6832:	4319      	orrs	r1, r3
    6834:	d003      	beq.n	683e <__aeabi_dsub+0x476>
    6836:	1c19      	adds	r1, r3, #0
    6838:	465c      	mov	r4, fp
    683a:	46e2      	mov	sl, ip
    683c:	e5f4      	b.n	6428 <__aeabi_dsub+0x60>
    683e:	2700      	movs	r7, #0
    6840:	2100      	movs	r1, #0
    6842:	2400      	movs	r4, #0
    6844:	e681      	b.n	654a <__aeabi_dsub+0x182>
    6846:	4660      	mov	r0, ip
    6848:	3820      	subs	r0, #32
    684a:	1c1a      	adds	r2, r3, #0
    684c:	40c2      	lsrs	r2, r0
    684e:	4666      	mov	r6, ip
    6850:	1c10      	adds	r0, r2, #0
    6852:	2e20      	cmp	r6, #32
    6854:	d100      	bne.n	6858 <__aeabi_dsub+0x490>
    6856:	e0aa      	b.n	69ae <__aeabi_dsub+0x5e6>
    6858:	2240      	movs	r2, #64	; 0x40
    685a:	1b92      	subs	r2, r2, r6
    685c:	4093      	lsls	r3, r2
    685e:	465a      	mov	r2, fp
    6860:	431a      	orrs	r2, r3
    6862:	1e53      	subs	r3, r2, #1
    6864:	419a      	sbcs	r2, r3
    6866:	4302      	orrs	r2, r0
    6868:	2300      	movs	r3, #0
    686a:	e6a8      	b.n	65be <__aeabi_dsub+0x1f6>
    686c:	4d6e      	ldr	r5, [pc, #440]	; (6a28 <__aeabi_dsub+0x660>)
    686e:	42a8      	cmp	r0, r5
    6870:	d000      	beq.n	6874 <__aeabi_dsub+0x4ac>
    6872:	e773      	b.n	675c <__aeabi_dsub+0x394>
    6874:	1c19      	adds	r1, r3, #0
    6876:	465c      	mov	r4, fp
    6878:	1c05      	adds	r5, r0, #0
    687a:	46e2      	mov	sl, ip
    687c:	e5d4      	b.n	6428 <__aeabi_dsub+0x60>
    687e:	2d00      	cmp	r5, #0
    6880:	d122      	bne.n	68c8 <__aeabi_dsub+0x500>
    6882:	1c0d      	adds	r5, r1, #0
    6884:	4325      	orrs	r5, r4
    6886:	d076      	beq.n	6976 <__aeabi_dsub+0x5ae>
    6888:	43d5      	mvns	r5, r2
    688a:	2d00      	cmp	r5, #0
    688c:	d170      	bne.n	6970 <__aeabi_dsub+0x5a8>
    688e:	445c      	add	r4, fp
    6890:	455c      	cmp	r4, fp
    6892:	4192      	sbcs	r2, r2
    6894:	1859      	adds	r1, r3, r1
    6896:	4252      	negs	r2, r2
    6898:	1889      	adds	r1, r1, r2
    689a:	1c05      	adds	r5, r0, #0
    689c:	e696      	b.n	65cc <__aeabi_dsub+0x204>
    689e:	2800      	cmp	r0, #0
    68a0:	d14c      	bne.n	693c <__aeabi_dsub+0x574>
    68a2:	4659      	mov	r1, fp
    68a4:	4319      	orrs	r1, r3
    68a6:	d100      	bne.n	68aa <__aeabi_dsub+0x4e2>
    68a8:	e64a      	b.n	6540 <__aeabi_dsub+0x178>
    68aa:	1c19      	adds	r1, r3, #0
    68ac:	465c      	mov	r4, fp
    68ae:	46e2      	mov	sl, ip
    68b0:	4d5d      	ldr	r5, [pc, #372]	; (6a28 <__aeabi_dsub+0x660>)
    68b2:	e5b9      	b.n	6428 <__aeabi_dsub+0x60>
    68b4:	430c      	orrs	r4, r1
    68b6:	1e61      	subs	r1, r4, #1
    68b8:	418c      	sbcs	r4, r1
    68ba:	b2e4      	uxtb	r4, r4
    68bc:	2100      	movs	r1, #0
    68be:	e761      	b.n	6784 <__aeabi_dsub+0x3bc>
    68c0:	1c05      	adds	r5, r0, #0
    68c2:	2100      	movs	r1, #0
    68c4:	2400      	movs	r4, #0
    68c6:	e640      	b.n	654a <__aeabi_dsub+0x182>
    68c8:	4d57      	ldr	r5, [pc, #348]	; (6a28 <__aeabi_dsub+0x660>)
    68ca:	42a8      	cmp	r0, r5
    68cc:	d053      	beq.n	6976 <__aeabi_dsub+0x5ae>
    68ce:	4255      	negs	r5, r2
    68d0:	2280      	movs	r2, #128	; 0x80
    68d2:	0416      	lsls	r6, r2, #16
    68d4:	4331      	orrs	r1, r6
    68d6:	2d38      	cmp	r5, #56	; 0x38
    68d8:	dc7b      	bgt.n	69d2 <__aeabi_dsub+0x60a>
    68da:	2d1f      	cmp	r5, #31
    68dc:	dd00      	ble.n	68e0 <__aeabi_dsub+0x518>
    68de:	e08c      	b.n	69fa <__aeabi_dsub+0x632>
    68e0:	2220      	movs	r2, #32
    68e2:	1b56      	subs	r6, r2, r5
    68e4:	1c0a      	adds	r2, r1, #0
    68e6:	46b4      	mov	ip, r6
    68e8:	40b2      	lsls	r2, r6
    68ea:	1c26      	adds	r6, r4, #0
    68ec:	40ee      	lsrs	r6, r5
    68ee:	4332      	orrs	r2, r6
    68f0:	4690      	mov	r8, r2
    68f2:	4662      	mov	r2, ip
    68f4:	4094      	lsls	r4, r2
    68f6:	1e66      	subs	r6, r4, #1
    68f8:	41b4      	sbcs	r4, r6
    68fa:	4642      	mov	r2, r8
    68fc:	4314      	orrs	r4, r2
    68fe:	40e9      	lsrs	r1, r5
    6900:	445c      	add	r4, fp
    6902:	455c      	cmp	r4, fp
    6904:	4192      	sbcs	r2, r2
    6906:	18cb      	adds	r3, r1, r3
    6908:	4252      	negs	r2, r2
    690a:	1899      	adds	r1, r3, r2
    690c:	1c05      	adds	r5, r0, #0
    690e:	e65d      	b.n	65cc <__aeabi_dsub+0x204>
    6910:	4658      	mov	r0, fp
    6912:	4318      	orrs	r0, r3
    6914:	d100      	bne.n	6918 <__aeabi_dsub+0x550>
    6916:	e587      	b.n	6428 <__aeabi_dsub+0x60>
    6918:	465e      	mov	r6, fp
    691a:	1ba7      	subs	r7, r4, r6
    691c:	42bc      	cmp	r4, r7
    691e:	4192      	sbcs	r2, r2
    6920:	1ac8      	subs	r0, r1, r3
    6922:	4252      	negs	r2, r2
    6924:	1a80      	subs	r0, r0, r2
    6926:	0206      	lsls	r6, r0, #8
    6928:	d560      	bpl.n	69ec <__aeabi_dsub+0x624>
    692a:	4658      	mov	r0, fp
    692c:	1b04      	subs	r4, r0, r4
    692e:	45a3      	cmp	fp, r4
    6930:	4192      	sbcs	r2, r2
    6932:	1a59      	subs	r1, r3, r1
    6934:	4252      	negs	r2, r2
    6936:	1a89      	subs	r1, r1, r2
    6938:	46e2      	mov	sl, ip
    693a:	e575      	b.n	6428 <__aeabi_dsub+0x60>
    693c:	4658      	mov	r0, fp
    693e:	4318      	orrs	r0, r3
    6940:	d033      	beq.n	69aa <__aeabi_dsub+0x5e2>
    6942:	0748      	lsls	r0, r1, #29
    6944:	08e4      	lsrs	r4, r4, #3
    6946:	4304      	orrs	r4, r0
    6948:	2080      	movs	r0, #128	; 0x80
    694a:	08c9      	lsrs	r1, r1, #3
    694c:	0300      	lsls	r0, r0, #12
    694e:	4201      	tst	r1, r0
    6950:	d008      	beq.n	6964 <__aeabi_dsub+0x59c>
    6952:	08dd      	lsrs	r5, r3, #3
    6954:	4205      	tst	r5, r0
    6956:	d105      	bne.n	6964 <__aeabi_dsub+0x59c>
    6958:	4659      	mov	r1, fp
    695a:	08ca      	lsrs	r2, r1, #3
    695c:	075c      	lsls	r4, r3, #29
    695e:	4314      	orrs	r4, r2
    6960:	1c29      	adds	r1, r5, #0
    6962:	46e2      	mov	sl, ip
    6964:	0f63      	lsrs	r3, r4, #29
    6966:	00c9      	lsls	r1, r1, #3
    6968:	4319      	orrs	r1, r3
    696a:	00e4      	lsls	r4, r4, #3
    696c:	4d2e      	ldr	r5, [pc, #184]	; (6a28 <__aeabi_dsub+0x660>)
    696e:	e55b      	b.n	6428 <__aeabi_dsub+0x60>
    6970:	4a2d      	ldr	r2, [pc, #180]	; (6a28 <__aeabi_dsub+0x660>)
    6972:	4290      	cmp	r0, r2
    6974:	d1af      	bne.n	68d6 <__aeabi_dsub+0x50e>
    6976:	1c19      	adds	r1, r3, #0
    6978:	465c      	mov	r4, fp
    697a:	1c05      	adds	r5, r0, #0
    697c:	e554      	b.n	6428 <__aeabi_dsub+0x60>
    697e:	2800      	cmp	r0, #0
    6980:	d030      	beq.n	69e4 <__aeabi_dsub+0x61c>
    6982:	4658      	mov	r0, fp
    6984:	4318      	orrs	r0, r3
    6986:	d010      	beq.n	69aa <__aeabi_dsub+0x5e2>
    6988:	2580      	movs	r5, #128	; 0x80
    698a:	0748      	lsls	r0, r1, #29
    698c:	08e4      	lsrs	r4, r4, #3
    698e:	08c9      	lsrs	r1, r1, #3
    6990:	032d      	lsls	r5, r5, #12
    6992:	4304      	orrs	r4, r0
    6994:	4229      	tst	r1, r5
    6996:	d0e5      	beq.n	6964 <__aeabi_dsub+0x59c>
    6998:	08d8      	lsrs	r0, r3, #3
    699a:	4228      	tst	r0, r5
    699c:	d1e2      	bne.n	6964 <__aeabi_dsub+0x59c>
    699e:	465d      	mov	r5, fp
    69a0:	08ea      	lsrs	r2, r5, #3
    69a2:	075c      	lsls	r4, r3, #29
    69a4:	4314      	orrs	r4, r2
    69a6:	1c01      	adds	r1, r0, #0
    69a8:	e7dc      	b.n	6964 <__aeabi_dsub+0x59c>
    69aa:	4d1f      	ldr	r5, [pc, #124]	; (6a28 <__aeabi_dsub+0x660>)
    69ac:	e53c      	b.n	6428 <__aeabi_dsub+0x60>
    69ae:	2300      	movs	r3, #0
    69b0:	e755      	b.n	685e <__aeabi_dsub+0x496>
    69b2:	1c3d      	adds	r5, r7, #0
    69b4:	3d20      	subs	r5, #32
    69b6:	1c0e      	adds	r6, r1, #0
    69b8:	40ee      	lsrs	r6, r5
    69ba:	1c35      	adds	r5, r6, #0
    69bc:	2f20      	cmp	r7, #32
    69be:	d02e      	beq.n	6a1e <__aeabi_dsub+0x656>
    69c0:	2640      	movs	r6, #64	; 0x40
    69c2:	1bf7      	subs	r7, r6, r7
    69c4:	40b9      	lsls	r1, r7
    69c6:	430c      	orrs	r4, r1
    69c8:	1e61      	subs	r1, r4, #1
    69ca:	418c      	sbcs	r4, r1
    69cc:	432c      	orrs	r4, r5
    69ce:	2100      	movs	r1, #0
    69d0:	e6d8      	b.n	6784 <__aeabi_dsub+0x3bc>
    69d2:	430c      	orrs	r4, r1
    69d4:	1e61      	subs	r1, r4, #1
    69d6:	418c      	sbcs	r4, r1
    69d8:	b2e4      	uxtb	r4, r4
    69da:	2100      	movs	r1, #0
    69dc:	e790      	b.n	6900 <__aeabi_dsub+0x538>
    69de:	1c19      	adds	r1, r3, #0
    69e0:	465c      	mov	r4, fp
    69e2:	e521      	b.n	6428 <__aeabi_dsub+0x60>
    69e4:	1c19      	adds	r1, r3, #0
    69e6:	465c      	mov	r4, fp
    69e8:	4d0f      	ldr	r5, [pc, #60]	; (6a28 <__aeabi_dsub+0x660>)
    69ea:	e51d      	b.n	6428 <__aeabi_dsub+0x60>
    69ec:	1c03      	adds	r3, r0, #0
    69ee:	433b      	orrs	r3, r7
    69f0:	d100      	bne.n	69f4 <__aeabi_dsub+0x62c>
    69f2:	e724      	b.n	683e <__aeabi_dsub+0x476>
    69f4:	1c01      	adds	r1, r0, #0
    69f6:	1c3c      	adds	r4, r7, #0
    69f8:	e516      	b.n	6428 <__aeabi_dsub+0x60>
    69fa:	2620      	movs	r6, #32
    69fc:	4276      	negs	r6, r6
    69fe:	1976      	adds	r6, r6, r5
    6a00:	1c0a      	adds	r2, r1, #0
    6a02:	40f2      	lsrs	r2, r6
    6a04:	4690      	mov	r8, r2
    6a06:	2d20      	cmp	r5, #32
    6a08:	d00b      	beq.n	6a22 <__aeabi_dsub+0x65a>
    6a0a:	2640      	movs	r6, #64	; 0x40
    6a0c:	1b75      	subs	r5, r6, r5
    6a0e:	40a9      	lsls	r1, r5
    6a10:	430c      	orrs	r4, r1
    6a12:	1e61      	subs	r1, r4, #1
    6a14:	418c      	sbcs	r4, r1
    6a16:	4645      	mov	r5, r8
    6a18:	432c      	orrs	r4, r5
    6a1a:	2100      	movs	r1, #0
    6a1c:	e770      	b.n	6900 <__aeabi_dsub+0x538>
    6a1e:	2100      	movs	r1, #0
    6a20:	e7d1      	b.n	69c6 <__aeabi_dsub+0x5fe>
    6a22:	2100      	movs	r1, #0
    6a24:	e7f4      	b.n	6a10 <__aeabi_dsub+0x648>
    6a26:	46c0      	nop			; (mov r8, r8)
    6a28:	000007ff 	.word	0x000007ff
    6a2c:	ff7fffff 	.word	0xff7fffff

00006a30 <__aeabi_d2iz>:
    6a30:	b570      	push	{r4, r5, r6, lr}
    6a32:	1c0b      	adds	r3, r1, #0
    6a34:	4c12      	ldr	r4, [pc, #72]	; (6a80 <__aeabi_d2iz+0x50>)
    6a36:	0309      	lsls	r1, r1, #12
    6a38:	0b0e      	lsrs	r6, r1, #12
    6a3a:	0059      	lsls	r1, r3, #1
    6a3c:	1c02      	adds	r2, r0, #0
    6a3e:	0d49      	lsrs	r1, r1, #21
    6a40:	0fdd      	lsrs	r5, r3, #31
    6a42:	2000      	movs	r0, #0
    6a44:	42a1      	cmp	r1, r4
    6a46:	dd11      	ble.n	6a6c <__aeabi_d2iz+0x3c>
    6a48:	480e      	ldr	r0, [pc, #56]	; (6a84 <__aeabi_d2iz+0x54>)
    6a4a:	4281      	cmp	r1, r0
    6a4c:	dc0f      	bgt.n	6a6e <__aeabi_d2iz+0x3e>
    6a4e:	2080      	movs	r0, #128	; 0x80
    6a50:	0340      	lsls	r0, r0, #13
    6a52:	4306      	orrs	r6, r0
    6a54:	480c      	ldr	r0, [pc, #48]	; (6a88 <__aeabi_d2iz+0x58>)
    6a56:	1a40      	subs	r0, r0, r1
    6a58:	281f      	cmp	r0, #31
    6a5a:	dd0b      	ble.n	6a74 <__aeabi_d2iz+0x44>
    6a5c:	4a0b      	ldr	r2, [pc, #44]	; (6a8c <__aeabi_d2iz+0x5c>)
    6a5e:	1a52      	subs	r2, r2, r1
    6a60:	40d6      	lsrs	r6, r2
    6a62:	1c32      	adds	r2, r6, #0
    6a64:	4250      	negs	r0, r2
    6a66:	2d00      	cmp	r5, #0
    6a68:	d100      	bne.n	6a6c <__aeabi_d2iz+0x3c>
    6a6a:	1c10      	adds	r0, r2, #0
    6a6c:	bd70      	pop	{r4, r5, r6, pc}
    6a6e:	4b08      	ldr	r3, [pc, #32]	; (6a90 <__aeabi_d2iz+0x60>)
    6a70:	18e8      	adds	r0, r5, r3
    6a72:	e7fb      	b.n	6a6c <__aeabi_d2iz+0x3c>
    6a74:	4b07      	ldr	r3, [pc, #28]	; (6a94 <__aeabi_d2iz+0x64>)
    6a76:	40c2      	lsrs	r2, r0
    6a78:	18c9      	adds	r1, r1, r3
    6a7a:	408e      	lsls	r6, r1
    6a7c:	4332      	orrs	r2, r6
    6a7e:	e7f1      	b.n	6a64 <__aeabi_d2iz+0x34>
    6a80:	000003fe 	.word	0x000003fe
    6a84:	0000041d 	.word	0x0000041d
    6a88:	00000433 	.word	0x00000433
    6a8c:	00000413 	.word	0x00000413
    6a90:	7fffffff 	.word	0x7fffffff
    6a94:	fffffbed 	.word	0xfffffbed

00006a98 <__aeabi_i2d>:
    6a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a9a:	1e04      	subs	r4, r0, #0
    6a9c:	d031      	beq.n	6b02 <__aeabi_i2d+0x6a>
    6a9e:	0fc7      	lsrs	r7, r0, #31
    6aa0:	d000      	beq.n	6aa4 <__aeabi_i2d+0xc>
    6aa2:	4244      	negs	r4, r0
    6aa4:	1c20      	adds	r0, r4, #0
    6aa6:	f000 f869 	bl	6b7c <__clzsi2>
    6aaa:	4d18      	ldr	r5, [pc, #96]	; (6b0c <__aeabi_i2d+0x74>)
    6aac:	1a2d      	subs	r5, r5, r0
    6aae:	280a      	cmp	r0, #10
    6ab0:	dd19      	ble.n	6ae6 <__aeabi_i2d+0x4e>
    6ab2:	380b      	subs	r0, #11
    6ab4:	4084      	lsls	r4, r0
    6ab6:	0324      	lsls	r4, r4, #12
    6ab8:	056d      	lsls	r5, r5, #21
    6aba:	0b24      	lsrs	r4, r4, #12
    6abc:	0d6d      	lsrs	r5, r5, #21
    6abe:	1c3a      	adds	r2, r7, #0
    6ac0:	2600      	movs	r6, #0
    6ac2:	2000      	movs	r0, #0
    6ac4:	2100      	movs	r1, #0
    6ac6:	0d0b      	lsrs	r3, r1, #20
    6ac8:	0324      	lsls	r4, r4, #12
    6aca:	0b24      	lsrs	r4, r4, #12
    6acc:	051b      	lsls	r3, r3, #20
    6ace:	4323      	orrs	r3, r4
    6ad0:	4c0f      	ldr	r4, [pc, #60]	; (6b10 <__aeabi_i2d+0x78>)
    6ad2:	052d      	lsls	r5, r5, #20
    6ad4:	401c      	ands	r4, r3
    6ad6:	432c      	orrs	r4, r5
    6ad8:	0064      	lsls	r4, r4, #1
    6ada:	0864      	lsrs	r4, r4, #1
    6adc:	07d3      	lsls	r3, r2, #31
    6ade:	1c21      	adds	r1, r4, #0
    6ae0:	1c30      	adds	r0, r6, #0
    6ae2:	4319      	orrs	r1, r3
    6ae4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6ae6:	1c06      	adds	r6, r0, #0
    6ae8:	3615      	adds	r6, #21
    6aea:	1c23      	adds	r3, r4, #0
    6aec:	40b3      	lsls	r3, r6
    6aee:	1c1e      	adds	r6, r3, #0
    6af0:	230b      	movs	r3, #11
    6af2:	1a18      	subs	r0, r3, r0
    6af4:	40c4      	lsrs	r4, r0
    6af6:	0324      	lsls	r4, r4, #12
    6af8:	056d      	lsls	r5, r5, #21
    6afa:	0b24      	lsrs	r4, r4, #12
    6afc:	0d6d      	lsrs	r5, r5, #21
    6afe:	1c3a      	adds	r2, r7, #0
    6b00:	e7df      	b.n	6ac2 <__aeabi_i2d+0x2a>
    6b02:	2200      	movs	r2, #0
    6b04:	2500      	movs	r5, #0
    6b06:	2400      	movs	r4, #0
    6b08:	2600      	movs	r6, #0
    6b0a:	e7da      	b.n	6ac2 <__aeabi_i2d+0x2a>
    6b0c:	0000041e 	.word	0x0000041e
    6b10:	800fffff 	.word	0x800fffff

00006b14 <__aeabi_ui2d>:
    6b14:	b510      	push	{r4, lr}
    6b16:	1e04      	subs	r4, r0, #0
    6b18:	d028      	beq.n	6b6c <__aeabi_ui2d+0x58>
    6b1a:	f000 f82f 	bl	6b7c <__clzsi2>
    6b1e:	4a15      	ldr	r2, [pc, #84]	; (6b74 <__aeabi_ui2d+0x60>)
    6b20:	1a12      	subs	r2, r2, r0
    6b22:	280a      	cmp	r0, #10
    6b24:	dd15      	ble.n	6b52 <__aeabi_ui2d+0x3e>
    6b26:	380b      	subs	r0, #11
    6b28:	4084      	lsls	r4, r0
    6b2a:	0324      	lsls	r4, r4, #12
    6b2c:	0552      	lsls	r2, r2, #21
    6b2e:	0b24      	lsrs	r4, r4, #12
    6b30:	0d52      	lsrs	r2, r2, #21
    6b32:	2300      	movs	r3, #0
    6b34:	2000      	movs	r0, #0
    6b36:	2100      	movs	r1, #0
    6b38:	0324      	lsls	r4, r4, #12
    6b3a:	1c18      	adds	r0, r3, #0
    6b3c:	0d0b      	lsrs	r3, r1, #20
    6b3e:	0b24      	lsrs	r4, r4, #12
    6b40:	051b      	lsls	r3, r3, #20
    6b42:	4323      	orrs	r3, r4
    6b44:	4c0c      	ldr	r4, [pc, #48]	; (6b78 <__aeabi_ui2d+0x64>)
    6b46:	0512      	lsls	r2, r2, #20
    6b48:	401c      	ands	r4, r3
    6b4a:	4314      	orrs	r4, r2
    6b4c:	0064      	lsls	r4, r4, #1
    6b4e:	0861      	lsrs	r1, r4, #1
    6b50:	bd10      	pop	{r4, pc}
    6b52:	1c03      	adds	r3, r0, #0
    6b54:	3315      	adds	r3, #21
    6b56:	1c21      	adds	r1, r4, #0
    6b58:	4099      	lsls	r1, r3
    6b5a:	1c0b      	adds	r3, r1, #0
    6b5c:	210b      	movs	r1, #11
    6b5e:	1a08      	subs	r0, r1, r0
    6b60:	40c4      	lsrs	r4, r0
    6b62:	0324      	lsls	r4, r4, #12
    6b64:	0552      	lsls	r2, r2, #21
    6b66:	0b24      	lsrs	r4, r4, #12
    6b68:	0d52      	lsrs	r2, r2, #21
    6b6a:	e7e3      	b.n	6b34 <__aeabi_ui2d+0x20>
    6b6c:	2200      	movs	r2, #0
    6b6e:	2400      	movs	r4, #0
    6b70:	2300      	movs	r3, #0
    6b72:	e7df      	b.n	6b34 <__aeabi_ui2d+0x20>
    6b74:	0000041e 	.word	0x0000041e
    6b78:	800fffff 	.word	0x800fffff

00006b7c <__clzsi2>:
    6b7c:	211c      	movs	r1, #28
    6b7e:	2301      	movs	r3, #1
    6b80:	041b      	lsls	r3, r3, #16
    6b82:	4298      	cmp	r0, r3
    6b84:	d301      	bcc.n	6b8a <__clzsi2+0xe>
    6b86:	0c00      	lsrs	r0, r0, #16
    6b88:	3910      	subs	r1, #16
    6b8a:	0a1b      	lsrs	r3, r3, #8
    6b8c:	4298      	cmp	r0, r3
    6b8e:	d301      	bcc.n	6b94 <__clzsi2+0x18>
    6b90:	0a00      	lsrs	r0, r0, #8
    6b92:	3908      	subs	r1, #8
    6b94:	091b      	lsrs	r3, r3, #4
    6b96:	4298      	cmp	r0, r3
    6b98:	d301      	bcc.n	6b9e <__clzsi2+0x22>
    6b9a:	0900      	lsrs	r0, r0, #4
    6b9c:	3904      	subs	r1, #4
    6b9e:	a202      	add	r2, pc, #8	; (adr r2, 6ba8 <__clzsi2+0x2c>)
    6ba0:	5c10      	ldrb	r0, [r2, r0]
    6ba2:	1840      	adds	r0, r0, r1
    6ba4:	4770      	bx	lr
    6ba6:	46c0      	nop			; (mov r8, r8)
    6ba8:	02020304 	.word	0x02020304
    6bac:	01010101 	.word	0x01010101
	...

00006bb8 <lucidaSansUnicode_56ptBitmaps>:
    6bb8:	00000000 c0800000 fcf8f0e0 3e7efefc     ..............~>
    6bc8:	1f1f1f3f 3f1f1f1f fcfe7e3e e0f0f8fc     ?......?>~......
    6bd8:	000080c0 00000000 f8e00000 fffffffe     ................
    6be8:	01073fff 00000000 00000000 00000000     .?..............
    6bf8:	07010000 ffffff3f e0f8feff e0000000     ....?...........
    6c08:	ffffffff 07ffffff 00000000 00000000     ................
	...
    6c24:	ffffff07 ffffffff ffff00e0 ffffffff     ................
    6c34:	0000ffff 00000000 00000000 00000000     ................
	...
    6c4c:	ffffffff ffffffff ffff0700 ffffffff     ................
    6c5c:	0000e0ff 00000000 00000000 00000000     ................
    6c6c:	00000000 ffe00000 ffffffff 0007ffff     ................
    6c7c:	1f070000 ffffff7f 80e0fcff 00000000     ................
	...
    6c94:	e0800000 fffffffc 071f7fff 00000000     ................
    6ca4:	00000000 0f070301 7f3f3f1f f8fc7c7e     .........??.~|..
    6cb4:	f8f8f8f8 7e7cfcf8 1f3f3f7f 0103070f     ......|~.??.....
	...
    6cd0:	3c3c3c3c 3c3c3c3c fefefe3e fefefefe     <<<<<<<<>.......
	...
    6d00:	ffffffff 00ffffff 00000000 00000000     ................
	...
    6d24:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    6d4c:	ffff0000 ffffffff 000000ff 00000000     ................
	...
    6d74:	ffffff00 ffffffff 00000000 00000000     ................
	...
    6d9c:	ffffffff 00ffffff 00000000 00000000     ................
	...
    6dc0:	7f000000 7f7f7f7f 00007f7f 00000000     ................
	...
    6ddc:	fcfcf800 3e7e7e7c 1f1f3e3e 1f1f1f1f     ....|~~>>>......
    6dec:	3f3f1f1f fefe7e3f f8f8fcfc 00c0e0f0     ..???~..........
	...
    6e04:	00000001 00000000 00000000 00000000     ................
    6e14:	00000000 07010000 ffffffff f8ffffff     ................
	...
    6e40:	fff8e080 ffffffff 00073fff 00000000     .........?......
	...
    6e5c:	80000000 f0e0c080 fffffcf8 0f1f3f7f     .............?..
    6e6c:	00010307 00000000 00000000 00000000     ................
    6e7c:	c0800000 fcf8f0e0 3f7ffffe 07070f1f     ...........?....
    6e8c:	00000103 00000000 00000000 00000000     ................
    6e9c:	00000000 fcf8f0c0 ffffffff 03071f7f     ................
	...
    6ec4:	7f7f0000 7f7f7f7f 7e7f7f7f 7e7e7e7e     ...........~~~~~
    6ed4:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    6ee4:	007e7e7e 00000000 00000000 7e7e7cfc     ~~~..........|~~
    6ef4:	1f3f3e3e 1f1f1f1f 1f1f1f1f 7e3e3f3f     >>?.........??>~
    6f04:	fcfcfefe c0e0f0f8 00000000 00000000     ................
	...
    6f2c:	ffffff03 feffffff 00000000 00000000     ................
	...
    6f48:	80000000 c0c08080 fef8f0e0 1f3f7fff     ..............?.
    6f58:	0000070f 00000000 00000000 00000000     ................
    6f68:	1f1f1f00 1f1f1f1f 3f3f1f1f ff7f7f3f     ..........???...
    6f78:	f8f8f9fd c0e0f0f0 00000080 00000000     ................
	...
    6fa0:	ff1f0301 ffffffff 00f0feff 00000000     ................
    6fb0:	00800000 00000000 00000000 00000000     ................
    6fc0:	00000000 80000000 fffff0c0 ffffffff     ................
    6fd0:	00000f7f 00000000 7f3f3f00 7c7e7e7e     .........??.~~~|
    6fe0:	f8f8fcfc f8f8f8f8 fcfcfcf8 3f7f7f7e     ............~..?
    6ff0:	0f1f1f3f 00010307 00000000 00000000     ?...............
	...
    700c:	80000000 fcf8f0c0 fefefefe 00fefefe     ................
	...
    7030:	f8e0c080 3ffffefc ff030f1f ffffffff     .......?........
    7040:	0000ffff 00000000 00000000 00000000     ................
    7050:	e0c00000 fffefcf0 030f1f7f 00000001     ................
    7060:	ffff0000 ffffffff 000000ff 00000000     ................
    7070:	80000000 fefcf0e0 0f1f7fff 00000107     ................
	...
    7088:	ffffff00 ffffffff 00000000 00000000     ................
    7098:	fffffffe fcffffff fcfcfcfc fcfcfcfc     ................
    70a8:	fcfcfcfc fcfcfcfc ffffffff fcffffff     ................
    70b8:	fcfcfcfc 0000fcfc 00000000 00000000     ................
	...
    70d4:	ff000000 ffffffff 0000ffff 00000000     ................
	...
    70fc:	7f7f0000 7f7f7f7f 0000007f 00000000     ................
    710c:	00000000 fe000000 fefefefe 7e7e7efe     .............~~~
    711c:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    712c:	00007e7e 00000000 00000000 ffff0000     ~~..............
    713c:	ffffffff 00000000 00000000 00000000     ................
	...
    7160:	ffffff00 e0ffffff e0e0e0e0 c0c0c0e0     ................
    7170:	808080c0 00000000 00000000 00000000     ................
	...
    7188:	03030303 03030303 07070703 1f0f0f07     ................
    7198:	ffff7f3f f8fcfefe 0080c0f0 00000000     ?...............
	...
    71c0:	ff070000 ffffffff 00fcffff 00000000     ................
	...
    71e4:	80000000 fffff8c0 ffffffff 00000f7f     ................
	...
    71fc:	fc7c7c7e f8f8f8fc f8f8f8f8 7cfcf8f8     ~||............|
    720c:	3f7f7f7e 0f0f1f3f 00000307 00000000     ~..??...........
	...
    7224:	e0c08000 fcfcf8f0 3e3e7efe 1f1f1f3f     .........~>>?...
    7234:	1f1f1f1f 3e3e3f1f 7c7e7e3e 000000fc     .....?>>>~~|....
    7244:	00000000 fffcf8c0 7fffffff 0001030f     ................
	...
    726c:	fffec000 ffffffff 000007ff e0c0c080     ................
    727c:	f0f0e0e0 f0f0f0f0 e0e0f0f0 80c0c0e0     ................
	...
    7294:	ffffffff ffffffff 0f1f3efc 03030707     .........>......
    72a4:	01010101 03010101 1f0f0703 ffffff7f     ................
    72b4:	e0f8fcfe 1f000000 ffffffff 00ffffff     ................
	...
    72d8:	ffffff03 ffffffff 01000000 ffff3f0f     .............?..
    72e8:	f0feffff 000080c0 00000000 00000000     ................
    72f8:	00000000 f8c08000 ffffffff 00031f7f     ................
    7308:	00000000 07030000 3f1f1f0f 7c7e7f3f     ...........??.~|
    7318:	f8f8f8fc f8f8f8f8 3f7e7cfc 0f1f1f3f     .........|~??...
    7328:	00010307 00000000 fe000000 fefefefe     ................
    7338:	fefefefe fefefefe fefefefe fefefefe     ................
    7348:	fefefefe fefefefe fefefefe 0000fefe     ................
	...
    7370:	f0c08000 fffffefc 030f1f7f 00000001     ................
	...
    7390:	80000000 fefcf0e0 1f3fffff 00000307     ..........?.....
	...
    73b4:	f0e08000 fffffefc 03071f7f 00000000     ................
	...
    73d4:	80000000 fffcf0e0 7fffffff 0001071f     ................
	...
    73f8:	c0000000 fffffef8 3fffffff 00000107     ...........?....
	...
    7420:	7f7f7f70 7f7f7f7f 0000010f 00000000     p...............
	...
    7444:	c0800000 fcf8f0e0 3e7efefc 1f1f1f3f     ..........~>?...
    7454:	1f1f1f1f fe7e3f3f f8fcfcfe 00c0e0f0     ....??~.........
	...
    746c:	fffffffc 81ffffff 00000000 00000000     ................
    747c:	00000000 03000000 ffffffff 007fffff     ................
    748c:	00000000 01000000 7f3f1f0f feffffff     ..........?.....
    749c:	f0f0f8fc 80c0c0e0 e0c0c080 7ffffcf8     ................
    74ac:	070f1f3f 00000001 00000000 80000000     ?...............
    74bc:	f8f0e0c0 3f7ffdf9 1f1f1f3f ff7f7f3f     .......??...?...
    74cc:	fdffffff f0f0f8fd 0080c0e0 00000000     ................
    74dc:	f8c00000 fffffffe 01071fff 00000000     ................
	...
    74f4:	07030301 ff7f1f0f feffffff 0000e0f8     ................
    7504:	ffff1f00 ffffffff 0000c0f0 00000000     ................
	...
    7520:	ffffe080 7fffffff 0000001f 07030000     ................
    7530:	3f1f0f0f 7e7e7f3f f8f8fc7c f8f8f8f8     ...??.~~|.......
    7540:	7cfcf8f8 3f3f7e7c 070f1f1f 00000103     ...||~??........
    7550:	00000000 c0800000 f8f8f0e0 3e7efefc     ..............~>
    7560:	1f1f1f3f 1f1f1f1f fe7e3e3f f8f8fcfc     ?.......?>~.....
    7570:	00c0e0f0 00000000 f8c00000 fffffffe     ................
    7580:	01031fff 00000000 00000000 00000000     ................
    7590:	01000000 ff7f0f03 fcffffff 0000c0f0     ................
    75a0:	ffff7f00 ffffffff 000000c0 00000000     ................
	...
    75bc:	ffff0000 ffffffff 0000f8ff 3f0f0300     ...............?
    75cc:	ffffff7f e0f0f8fe 8080c0c0 80808080     ................
    75dc:	c0c0c080 7cf8f0e0 ffffff3f ffffffff     .......|?.......
    75ec:	000000ff 00000000 03010100 0f070703     ................
    75fc:	0f0f0f0f 070f0f0f 01030707 f0000001     ................
    760c:	ffffffff 013fffff 00000000 00000000     ......?.........
	...
    762c:	e0c08000 fffffff8 071f7fff 00000001     ................
    763c:	00000000 7e7e3e3f f8fc7c7c f8f8f8f8     ....?>~~||......
    764c:	fcf8f8f8 7f7e7c7c 0f1f3f3f 0003070f     ....||~.??......
	...
    7668:	fefefefe fefefefe 7e7e7e7e 7e7e7e7e     ........~~~~~~~~
    7678:	7e7e7e7e 7e7e7e7e 7e7e7e7e 00007e7e     ~~~~~~~~~~~~~~..
    7688:	00000000 ff000000 ffffffff 00ffffff     ................
	...
    76b4:	ffff0000 ffffffff 0000ffff 00000000     ................
	...
    76dc:	ffffff00 ffffffff 3f3f3fff 3f3f3f3f     .........???????
    76ec:	3f3f3f3f 3f3f3f3f 3f3f3f3f 00000000     ????????????....
	...
    7704:	ffffffff ffffffff 00000000 00000000     ................
	...
    7728:	ff000000 ffffffff 00ffffff 00000000     ................
	...
    7750:	7f7f0000 7f7f7f7f 7e7e7f7f 7e7e7e7e     ..........~~~~~~
    7760:	7e7e7e7e 7e7e7e7e 7e7e7e7e 7e7e7e7e     ~~~~~~~~~~~~~~~~
    7770:	00007e7e 42002c00 42003000 42003400     ~~...,.B.0.B.4.B
    7780:	001c1c1b 10000800 00002000              ......... ..

0000778c <tc_interrupt_vectors.13120>:
    778c:	00141312                                ....

00007790 <arrow_right_data>:
    7790:	80c0e0f0 070f0000 00000103              ............

0000779c <sysfont_glyphs>:
	...
    77c0:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    77d0:	00300000 00000030 00000000 00000000     ..0.0...........
    77e0:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    7804:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    7814:	00000048 00000000 00000000 00100000     H...............
    7824:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    7834:	00000010 00000000 00000000 00000000     ................
    7844:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    7854:	00000044 00000000 00000000 00700000     D.............p.
    7864:	00880088 00700088 008a0088 008c008a     ......p.........
    7874:	00000070 00000000 00000000 00100000     p...............
    7884:	00100010 00000000 00000000 00000000     ................
	...
    78a0:	00100008 00200010 00200020 00200020     ...... . . . . .
    78b0:	00100020 00080010 00000000 00000000      ...............
    78c0:	00100020 00080010 00080008 00080008      ...............
    78d0:	00100008 00200010 00000000 00000000     ...... .........
    78e0:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    7908:	00100010 00fe0010 00100010 00000010     ................
	...
    7930:	00180000 00300018 00000020 00000000     ......0. .......
	...
    794c:	00fe0000 00000000 00000000 00000000     ................
	...
    7970:	00180000 00000018 00000000 00000000     ................
    7980:	00000000 00080004 00100008 00200010     .............. .
    7990:	00400020 00000040 00000000 00000000      .@.@...........
    79a0:	00780000 00840084 0094008c 00c400a4     ..x.............
    79b0:	00840084 00000078 00000000 00000000     ....x...........
    79c0:	00100000 00500030 00100010 00100010     ....0.P.........
    79d0:	00100010 0000007c 00000000 00000000     ....|...........
    79e0:	00700000 00080088 00100008 00200010     ..p........... .
    79f0:	00400020 000000fc 00000000 00000000      .@.............
    7a00:	00700000 00080088 00300008 00080008     ..p.......0.....
    7a10:	00880008 00000070 00000000 00000000     ....p...........
    7a20:	00080000 00280018 00480028 00880088     ......(.(.H.....
    7a30:	000800fc 00000008 00000000 00000000     ................
    7a40:	007c0000 00800080 00c400b8 00040004     ..|.............
    7a50:	00840004 00000078 00000000 00000000     ....x...........
    7a60:	00380000 00800040 00b00080 008400c8     ..8.@...........
    7a70:	00480084 00000030 00000000 00000000     ..H.0...........
    7a80:	00fc0000 00040004 00080008 00100010     ................
    7a90:	00200020 00000040 00000000 00000000      . .@...........
    7aa0:	00780000 00840084 00780084 00840084     ..x.......x.....
    7ab0:	00840084 00000078 00000000 00000000     ....x...........
    7ac0:	00780000 00840084 008c0084 00040074     ..x.........t...
    7ad0:	00100008 000000e0 00000000 00000000     ................
	...
    7ae8:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    7b08:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    7b18:	00000080 00000000 00000000 00000000     ................
    7b28:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    7b48:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    7b68:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    7b80:	00700000 00080088 00100008 00200020     ..p......... . .
    7b90:	00200000 00000020 00000000 00000000     .. . ...........
    7ba0:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    7bb0:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    7bc0:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    7bd0:	00820044 00000082 00000000 00000000     D...............
    7be0:	00f00000 00880088 00f00088 00880088     ................
    7bf0:	00880088 000000f0 00000000 00000000     ................
    7c00:	00380000 00800044 00800080 00800080     ..8.D...........
    7c10:	00440080 00000038 00000000 00000000     ..D.8...........
    7c20:	00f00000 00840088 00840084 00840084     ................
    7c30:	00880084 000000f0 00000000 00000000     ................
    7c40:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    7c50:	00400040 0000007c 00000000 00000000     @.@.|...........
    7c60:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    7c70:	00400040 00000040 00000000 00000000     @.@.@...........
    7c80:	00380000 00800044 00800080 0084009c     ..8.D...........
    7c90:	00440084 0000003c 00000000 00000000     ..D.<...........
    7ca0:	00840000 00840084 00fc0084 00840084     ................
    7cb0:	00840084 00000084 00000000 00000000     ................
    7cc0:	007c0000 00100010 00100010 00100010     ..|.............
    7cd0:	00100010 0000007c 00000000 00000000     ....|...........
    7ce0:	00f80000 00080008 00080008 00080008     ................
    7cf0:	00100008 000000e0 00000000 00000000     ................
    7d00:	00840000 00880084 00a00090 008800d0     ................
    7d10:	00840088 00000084 00000000 00000000     ................
    7d20:	00800000 00800080 00800080 00800080     ................
    7d30:	00800080 000000fc 00000000 00000000     ................
    7d40:	00840000 00cc0084 00b400cc 008400b4     ................
    7d50:	00840084 00000084 00000000 00000000     ................
    7d60:	00840000 00c400c4 00a400a4 00940094     ................
    7d70:	008c008c 00000084 00000000 00000000     ................
    7d80:	00300000 00840048 00840084 00840084     ..0.H...........
    7d90:	00480084 00000030 00000000 00000000     ..H.0...........
    7da0:	00f00000 00840088 00840084 00f00088     ................
    7db0:	00800080 00000080 00000000 00000000     ................
    7dc0:	00300000 00840048 00840084 00840084     ..0.H...........
    7dd0:	00480084 00200030 0000001c 00000000     ..H.0. .........
    7de0:	00f00000 00840088 00880084 009000f0     ................
    7df0:	00840088 00000084 00000000 00000000     ................
    7e00:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    7e10:	00840004 00000078 00000000 00000000     ....x...........
    7e20:	00fe0000 00100010 00100010 00100010     ................
    7e30:	00100010 00000010 00000000 00000000     ................
    7e40:	00840000 00840084 00840084 00840084     ................
    7e50:	00840084 00000078 00000000 00000000     ....x...........
    7e60:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    7e70:	00280028 00000010 00000000 00000000     (.(.............
    7e80:	00840000 00840084 00b40084 00b400b4     ................
    7e90:	00480078 00000048 00000000 00000000     x.H.H...........
    7ea0:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    7eb0:	00440044 00000082 00000000 00000000     D.D.............
    7ec0:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    7ed0:	00100010 00000010 00000000 00000000     ................
    7ee0:	00fc0000 00080004 00100008 00200010     .............. .
    7ef0:	00400040 000000fe 00000000 00000000     @.@.............
    7f00:	008000e0 00800080 00800080 00800080     ................
    7f10:	00800080 00e00080 00000000 00000000     ................
    7f20:	00400000 00200040 00100020 00080010     ..@.@. . .......
    7f30:	00040008 00000004 00000000 00000000     ................
    7f40:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    7f50:	00200020 00e00020 00000000 00000000      . . ...........
    7f60:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    7f94:	0000007c 00000000 00000000 00200000     |............. .
    7fa4:	00080010 00000000 00000000 00000000     ................
	...
    7fc8:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    7fe0:	00800080 00800080 00c400b8 00840084     ................
    7ff0:	00880084 000000f0 00000000 00000000     ................
	...
    8008:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    8020:	00020002 00020002 0042003e 00820082     ........>.B.....
    8030:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    8048:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    8060:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    8070:	00200020 000000fc 00000000 00000000      . .............
	...
    8088:	0084007c 00840084 008c0084 00040074     |...........t...
    8098:	00380044 00000000 00800080 00800080     D.8.............
    80a8:	00c400b8 00840084 00840084 00000084     ................
	...
    80c0:	00100000 00000000 00100070 00100010     ........p.......
    80d0:	00100010 0000007c 00000000 00000000     ....|...........
    80e0:	00080000 00000000 00080078 00080008     ........x.......
    80f0:	00080008 00080008 00e00010 00000000     ................
    8100:	00800080 00800080 00900088 00e000a0     ................
    8110:	00880090 00000084 00000000 00000000     ................
    8120:	00f00000 00100010 00100010 00100010     ................
    8130:	00100010 000000fe 00000000 00000000     ................
	...
    8148:	00d400ac 00940094 00940094 00000094     ................
	...
    8168:	00c400b8 00840084 00840084 00000084     ................
	...
    8188:	00840078 00840084 00840084 00000078     x...........x...
	...
    81a8:	00c400b8 00840084 00840084 008000f8     ................
    81b8:	00800080 00000000 00000000 00000000     ................
    81c8:	0084007c 00840084 00840084 0004007c     |...........|...
    81d8:	00040004 00000000 00000000 00000000     ................
    81e8:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    8208:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    8224:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    8234:	0000001c 00000000 00000000 00000000     ................
    8244:	00000000 00880088 00880088 00880088     ................
    8254:	00000074 00000000 00000000 00000000     t...............
    8264:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    8274:	00000010 00000000 00000000 00000000     ................
    8284:	00000000 00840084 00b400b4 00480048     ............H.H.
    8294:	00000048 00000000 00000000 00000000     H...............
    82a4:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    82b4:	00000044 00000000 00000000 00000000     D...............
    82c4:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    82d4:	00100010 00200020 00000000 00000000     .... . .........
    82e4:	00000000 000400fc 00100008 00400020     ............ .@.
    82f4:	000000fc 00000000 00000000 00100008     ................
    8304:	00080010 00100008 00080010 00100008     ................
    8314:	00080010 00000000 00000000 00100010     ................
    8324:	00100010 00000010 00100000 00100010     ................
    8334:	00100010 00000000 00000000 00100020     ............ ...
    8344:	00200010 00100020 00200010 00100020     .. . ..... . ...
    8354:	00200010 00000000 42000800 42000c00     .. ........B...B
    8364:	42001000 42001400 0c0b0a09 0000224c     ...B...B....L"..
    8374:	000022a8 000022a8 00002246 00002246     ."..."..F"..F"..
    8384:	00002262 00002252 00002268 00002296     b"..R"..h"..."..
    8394:	000023a0 00002400 00002400 00002380     .#...$...$...#..
    83a4:	00002392 000023ae 00002384 000023bc     .#...#...#...#..
    83b4:	000023f0 74746553 73676e69 00000000     .#..Settings....
    83c4:	004d5347 204d5347 75646f4d 0000656c     GSM.GSM Module..
    83d4:	67676f4c 20676e69 71657266 0000002e     Logging freq....
    83e4:	656c6449 646f4d20 00000065 70736944     Idle Mode...Disp
    83f4:	0079616c 65656c53 6f6d2070 00006564     lay.Sleep mode..
    8404:	65776f50 00000072 6b636142 00000000     Power...Back....
    8414:	73203031 00006365 73203033 00006365     10 sec..30 sec..
    8424:	696d2031 0000006e 696d2035 0000006e     1 min...5 min...
    8434:	6d203031 00006e69 6d203033 00006e69     10 min..30 min..
    8444:	6f682031 00007275 6e727554 66666f20     1 hour..Turn off
    8454:	00000000 656c6449 646f6d20 00000065     ....Idle mode...
    8464:	67676f4c 00676e69 74697845 00000000     Logging.Exit....
    8474:	00000043                                C...

00008478 <_global_impure_ptr>:
    8478:	20000108 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    8488:	006e616e 6e490030 696e6966 4e007974     nan.0.Infinity.N
    8498:	00004e61                                aN..

0000849c <__sf_fake_stdin>:
	...

000084bc <__sf_fake_stdout>:
	...

000084dc <__sf_fake_stderr>:
	...
    84fc:	49534f50 002e0058 00000000              POSIX.......

00008508 <__mprec_tens>:
    8508:	00000000 3ff00000 00000000 40240000     .......?......$@
    8518:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    8528:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    8538:	00000000 412e8480 00000000 416312d0     .......A......cA
    8548:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    8558:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    8568:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    8578:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    8588:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    8598:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    85a8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    85b8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    85c8:	79d99db4 44ea7843                       ...yCx.D

000085d0 <__mprec_bigtens>:
    85d0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    85e0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    85f0:	7f73bf3c 75154fdd                       <.s..O.u

000085f8 <p05.5281>:
    85f8:	00000005 00000019 0000007d 000057bc     ........}....W..
    8608:	00005758 000057a0 00005686 000057a0     XW...W...V...W..
    8618:	00005794 000057a0 00005686 00005758     .W...W...V..XW..
    8628:	00005758 00005794 00005686 0000567c     XW...W...V..|V..
    8638:	0000567c 0000567c 000059e0 0000608c     |V..|V...Y...`..
    8648:	0000627a 0000627a 0000606c 00005f56     zb..zb..l`..V_..
    8658:	00005f56 0000605e 0000606c 00005f56     V_..^`..l`..V_..
    8668:	0000605e 00005f56 0000606c 00005f54     ^`..V_..l`..T_..
    8678:	00005f54 00005f54 00006282              T_..T_...b..

00008684 <_init>:
    8684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8686:	46c0      	nop			; (mov r8, r8)
    8688:	bcf8      	pop	{r3, r4, r5, r6, r7}
    868a:	bc08      	pop	{r3}
    868c:	469e      	mov	lr, r3
    868e:	4770      	bx	lr

00008690 <__init_array_start>:
    8690:	000000d9 	.word	0x000000d9

00008694 <_fini>:
    8694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8696:	46c0      	nop			; (mov r8, r8)
    8698:	bcf8      	pop	{r3, r4, r5, r6, r7}
    869a:	bc08      	pop	{r3}
    869c:	469e      	mov	lr, r3
    869e:	4770      	bx	lr

000086a0 <__fini_array_start>:
    86a0:	000000b1 	.word	0x000000b1
