$date
	Sun Nov 23 23:35:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_instr_dcd $end
$var wire 1 ! write $end
$var wire 1 " read $end
$var wire 8 # data_write [7:0] $end
$var wire 8 $ data_out [7:0] $end
$var wire 6 % addr [5:0] $end
$var reg 1 & byte_sync $end
$var reg 1 ' clk $end
$var reg 8 ( data_in [7:0] $end
$var reg 8 ) data_read [7:0] $end
$var reg 1 * rst_n $end
$var integer 32 + failed_count [31:0] $end
$var integer 32 , passed_count [31:0] $end
$var integer 32 - test_count [31:0] $end
$scope module uut $end
$var wire 1 & byte_sync $end
$var wire 1 ' clk $end
$var wire 8 . data_in [7:0] $end
$var wire 8 / data_read [7:0] $end
$var wire 1 * rst_n $end
$var parameter 1 0 S_DATA $end
$var parameter 1 1 S_IDLE $end
$var reg 6 2 addr [5:0] $end
$var reg 8 3 data_out [7:0] $end
$var reg 8 4 data_write [7:0] $end
$var reg 1 5 highlow_bit $end
$var reg 1 " read $end
$var reg 1 6 read_pulse $end
$var reg 1 7 rw_bit $end
$var reg 1 8 state $end
$var reg 1 ! write $end
$var reg 1 9 write_pulse $end
$upscope $end
$scope task check_result $end
$var reg 1 : passed $end
$upscope $end
$scope task send_byte $end
$var reg 8 ; value [7:0] $end
$upscope $end
$scope task test_01_initial_state $end
$upscope $end
$scope task test_02_write_lsb_doc_example $end
$var reg 1 < passed $end
$upscope $end
$scope task test_03_write_msb $end
$var reg 1 = passed $end
$upscope $end
$scope task test_04_read_lsb $end
$var reg 1 > passed $end
$upscope $end
$scope task test_05_read_msb $end
$var reg 1 ? passed $end
$upscope $end
$scope task test_06_write_16bit_register $end
$upscope $end
$scope task test_07_read_16bit_register $end
$upscope $end
$scope task test_08_sequential_addresses $end
$var integer 32 @ i [31:0] $end
$upscope $end
$scope task test_09_boundary_addresses $end
$upscope $end
$scope task test_10_reset_test $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
01
10
$end
#0
$dumpvars
bx @
x?
x>
x=
x<
bx ;
x:
09
08
07
06
05
b0 4
b0 3
b0 2
b10101010 /
b0 .
b0 -
b0 ,
b0 +
0*
b10101010 )
b0 (
0'
0&
b0 %
b0 $
b0 #
0"
0!
$end
#50000
1'
#100000
0'
#150000
1'
#200000
0'
1*
#250000
1'
#300000
0'
b1 -
#350000
b10010011 ;
0<
b10 -
b1 ,
1:
1'
#400000
0'
#450000
18
b10011 %
b10011 2
17
b10010011 (
b10010011 .
1&
1'
#500000
0'
#550000
0&
1'
#600000
0'
#650000
08
19
b10100110 #
b10100110 4
b10100110 (
b10100110 .
1&
1'
#700000
0'
#750000
09
1!
b11010011 ;
0=
b11 -
b1 +
0:
0&
1'
#800000
0'
#850000
18
15
0!
b11010011 (
b11010011 .
1&
1'
#900000
0'
#950000
0&
1'
#1000000
0'
#1050000
08
19
b1010101 #
b1010101 4
b1010101 (
b1010101 .
1&
1'
#1100000
0'
#1150000
09
1!
b100000 ;
b10101011 )
b10101011 /
0>
b100 -
b10 +
0&
1'
#1200000
0'
#1250000
18
b100000 %
b100000 2
05
07
0!
b100000 (
b100000 .
1&
1'
#1300000
0'
#1350000
0&
1'
#1400000
0'
#1450000
1'
#1500000
0'
#1550000
08
16
b10101011 $
b10101011 3
b0 (
b0 .
1&
1'
#1600000
0'
#1650000
06
1"
b1100000 ;
b11001101 )
b11001101 /
0?
b101 -
b11 +
0&
1'
#1700000
0'
#1750000
18
15
0"
b1100000 (
b1100000 .
1&
1'
#1800000
0'
#1850000
0&
1'
#1900000
0'
#1950000
1'
#2000000
0'
#2050000
08
16
b11001101 $
b11001101 3
b0 (
b0 .
1&
1'
#2100000
0'
#2150000
06
1"
b10010000 ;
b110 -
b100 +
0&
1'
#2200000
0'
#2250000
18
b10000 %
b10000 2
05
17
0"
b10010000 (
b10010000 .
1&
1'
#2300000
0'
#2350000
0&
1'
#2400000
0'
#2450000
08
19
b110100 #
b110100 4
b110100 (
b110100 .
1&
1'
#2500000
0'
#2550000
09
1!
b11010000 ;
0&
1'
#2600000
0'
#2650000
18
15
0!
b11010000 (
b11010000 .
1&
1'
#2700000
0'
#2750000
0&
1'
#2800000
0'
#2850000
08
19
b10010 #
b10010 4
b10010 (
b10010 .
1&
1'
#2900000
0'
#2950000
09
1!
b10000 ;
b110100 )
b110100 /
b111 -
b10 ,
1:
0&
1'
#3000000
0'
#3050000
18
05
07
0!
b10000 (
b10000 .
1&
1'
#3100000
0'
#3150000
0&
1'
#3200000
0'
#3250000
08
16
b110100 $
b110100 3
b0 (
b0 .
1&
1'
#3300000
0'
#3350000
06
1"
b1010000 ;
b10010 )
b10010 /
0&
1'
#3400000
0'
#3450000
18
15
0"
b1010000 (
b1010000 .
1&
1'
#3500000
0'
#3550000
0&
1'
#3600000
0'
#3650000
08
16
b10010 $
b10010 3
b0 (
b0 .
1&
1'
#3700000
0'
#3750000
06
1"
b10000000 ;
b0 @
b1000 -
b11 ,
0&
1'
#3800000
0'
#3850000
18
b0 %
b0 2
05
17
0"
b10000000 (
b10000000 .
1&
1'
#3900000
0'
#3950000
0&
1'
#4000000
0'
#4050000
08
19
b10000 #
b10000 4
b10000 (
b10000 .
1&
1'
#4100000
0'
#4150000
09
1!
b10000001 ;
b1 @
0&
1'
#4200000
0'
#4250000
18
b1 %
b1 2
0!
b10000001 (
b10000001 .
1&
1'
#4300000
0'
#4350000
0&
1'
#4400000
0'
#4450000
08
19
b10001 #
b10001 4
b10001 (
b10001 .
1&
1'
#4500000
0'
#4550000
09
1!
b10000010 ;
b10 @
0&
1'
#4600000
0'
#4650000
18
b10 %
b10 2
0!
b10000010 (
b10000010 .
1&
1'
#4700000
0'
#4750000
0&
1'
#4800000
0'
#4850000
08
19
b10010 #
b10010 4
b10010 (
b10010 .
1&
1'
#4900000
0'
#4950000
09
1!
b10000011 ;
b11 @
0&
1'
#5000000
0'
#5050000
18
b11 %
b11 2
0!
b10000011 (
b10000011 .
1&
1'
#5100000
0'
#5150000
0&
1'
#5200000
0'
#5250000
08
19
b10011 #
b10011 4
b10011 (
b10011 .
1&
1'
#5300000
0'
#5350000
09
1!
b10000000 ;
b1001 -
b100 ,
b100 @
0&
1'
#5400000
0'
#5450000
18
b0 %
b0 2
0!
b10000000 (
b10000000 .
1&
1'
#5500000
0'
#5550000
0&
1'
#5600000
0'
#5650000
08
19
b10101010 #
b10101010 4
b10101010 (
b10101010 .
1&
1'
#5700000
0'
#5750000
09
1!
b11111111 ;
0&
1'
#5800000
0'
#5850000
18
b111111 %
b111111 2
15
0!
b11111111 (
b11111111 .
1&
1'
#5900000
0'
#5950000
0&
1'
#6000000
0'
#6050000
08
19
b10111011 #
b10111011 4
b10111011 (
b10111011 .
1&
1'
#6100000
0'
#6150000
09
1!
b10000001 ;
b1010 -
b101 ,
0&
1'
#6200000
0'
#6250000
18
b1 %
b1 2
05
0!
b10000001 (
b10000001 .
1&
1'
#6300000
0'
#6350000
07
b0 #
b0 4
b0 $
b0 3
b0 %
b0 2
08
0*
0&
1'
#6400000
0'
#6450000
b110 ,
1'
1*
#6500000
0'
#6550000
1'
#6600000
0'
#6650000
1'
#6700000
0'
#6750000
1'
#6800000
0'
#6850000
1'
#6900000
0'
#6950000
1'
