{
  "module_name": "dcore0_tpc0_cfg_regs.h",
  "hash_id": "65e6f5a77c7ebe6070694fe1c43c544192405cd0291243f8bccc166db0d2a302",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_cfg_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_TPC0_CFG_REGS_H_\n#define ASIC_REG_DCORE0_TPC0_CFG_REGS_H_\n\n \n\n#define mmDCORE0_TPC0_CFG_TPC_COUNT 0x400BC18\n\n#define mmDCORE0_TPC0_CFG_TPC_ID 0x400BC1C\n\n#define mmDCORE0_TPC0_CFG_STALL_ON_ERR 0x400BC20\n\n#define mmDCORE0_TPC0_CFG_CLK_EN 0x400BC24\n\n#define mmDCORE0_TPC0_CFG_IQ_RL_EN 0x400BC28\n\n#define mmDCORE0_TPC0_CFG_IQ_RL_SAT 0x400BC2C\n\n#define mmDCORE0_TPC0_CFG_IQ_RL_RST_TOKEN 0x400BC30\n\n#define mmDCORE0_TPC0_CFG_IQ_RL_TIMEOUT 0x400BC34\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_2_0 0x400BC38\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_2_1 0x400BC3C\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_2_2 0x400BC40\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_2_3 0x400BC44\n\n#define mmDCORE0_TPC0_CFG_IQ_LBW_CLK_EN 0x400BC48\n\n#define mmDCORE0_TPC0_CFG_TPC_LOCK_VALUE_0 0x400BC4C\n\n#define mmDCORE0_TPC0_CFG_TPC_LOCK_VALUE_1 0x400BC50\n\n#define mmDCORE0_TPC0_CFG_TPC_LOCK_VALUE_2 0x400BC54\n\n#define mmDCORE0_TPC0_CFG_TPC_LOCK_VALUE_3 0x400BC58\n\n#define mmDCORE0_TPC0_CFG_TPC_LOCK_0 0x400BC5C\n\n#define mmDCORE0_TPC0_CFG_TPC_LOCK_1 0x400BC60\n\n#define mmDCORE0_TPC0_CFG_TPC_LOCK_2 0x400BC64\n\n#define mmDCORE0_TPC0_CFG_TPC_LOCK_3 0x400BC68\n\n#define mmDCORE0_TPC0_CFG_CGU_SB 0x400BC6C\n\n#define mmDCORE0_TPC0_CFG_CGU_CNT 0x400BC70\n\n#define mmDCORE0_TPC0_CFG_CGU_CPE_0 0x400BC74\n\n#define mmDCORE0_TPC0_CFG_CGU_CPE_1 0x400BC78\n\n#define mmDCORE0_TPC0_CFG_CGU_CPE_2 0x400BC7C\n\n#define mmDCORE0_TPC0_CFG_CGU_CPE_3 0x400BC80\n\n#define mmDCORE0_TPC0_CFG_CGU_CPE_4 0x400BC84\n\n#define mmDCORE0_TPC0_CFG_CGU_CPE_5 0x400BC88\n\n#define mmDCORE0_TPC0_CFG_CGU_CPE_6 0x400BC8C\n\n#define mmDCORE0_TPC0_CFG_CGU_CPE_7 0x400BC90\n\n#define mmDCORE0_TPC0_CFG_FP16_FTZ_IN 0x400BC94\n\n#define mmDCORE0_TPC0_CFG_DCACHE_CFG 0x400BC98\n\n#define mmDCORE0_TPC0_CFG_E2E_CRDT_TOP 0x400BC9C\n\n#define mmDCORE0_TPC0_CFG_TPC_DCACHE_L0CD 0x400BCA0\n\n#define mmDCORE0_TPC0_CFG_TPC_SB_L0CD 0x400BCA4\n\n#define mmDCORE0_TPC0_CFG_CONV_ROUND_CSR 0x400BCA8\n\n#define mmDCORE0_TPC0_CFG_TSB_OCCUPANCY 0x400BCAC\n\n#define mmDCORE0_TPC0_CFG_ARB_QNT_HBW_WEIGHT 0x400BCB0\n\n#define mmDCORE0_TPC0_CFG_ARB_QNT_LBW_WEIGHT 0x400BCB4\n\n#define mmDCORE0_TPC0_CFG_ARB_CNT_HBW_WEIGHT 0x400BCB8\n\n#define mmDCORE0_TPC0_CFG_ARB_CNT_LBW_WEIGHT 0x400BCBC\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_LO 0x400BCC0\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC32_BASE2_ADDR_HI 0x400BCC4\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_LO 0x400BCC8\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC64_BASE2_ADDR_HI 0x400BCCC\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_LO 0x400BCD0\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC128_BASE2_ADDR_HI 0x400BCD4\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_LO 0x400BCD8\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC256_BASE2_ADDR_HI 0x400BCDC\n\n#define mmDCORE0_TPC0_CFG_SPE_LFSR_POLYNOM 0x400BCE0\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_GLBL 0x400BCE4\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_0 0x400BCE8\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_1 0x400BCEC\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_2 0x400BCF0\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_3 0x400BCF4\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_0 0x400BCF8\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_1 0x400BCFC\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_2 0x400BD00\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_LO_3 0x400BD04\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_0 0x400BD08\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_1 0x400BD0C\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_2 0x400BD10\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MTRR_MASK_HI_3 0x400BD14\n\n#define mmDCORE0_TPC0_CFG_FP8_143_BIAS 0x400BD64\n\n#define mmDCORE0_TPC0_CFG_ROUND_CSR 0x400BD68\n\n#define mmDCORE0_TPC0_CFG_HB_PROT 0x400BD6C\n\n#define mmDCORE0_TPC0_CFG_LB_PROT 0x400BD70\n\n#define mmDCORE0_TPC0_CFG_SEMAPHORE 0x400BD74\n\n#define mmDCORE0_TPC0_CFG_VFLAGS 0x400BD78\n\n#define mmDCORE0_TPC0_CFG_SFLAGS 0x400BD7C\n\n#define mmDCORE0_TPC0_CFG_LFSR_POLYNOM 0x400BD80\n\n#define mmDCORE0_TPC0_CFG_STATUS 0x400BD84\n\n#define mmDCORE0_TPC0_CFG_CFG_BASE_ADDRESS_HIGH 0x400BD88\n\n#define mmDCORE0_TPC0_CFG_CFG_SUBTRACT_VALUE 0x400BD8C\n\n#define mmDCORE0_TPC0_CFG_SM_BASE_ADDRESS_HIGH 0x400BD90\n\n#define mmDCORE0_TPC0_CFG_TPC_CMD 0x400BD94\n\n#define mmDCORE0_TPC0_CFG_TPC_EXECUTE 0x400BD98\n\n#define mmDCORE0_TPC0_CFG_TPC_STALL 0x400BD9C\n\n#define mmDCORE0_TPC0_CFG_ICACHE_BASE_ADDERESS_LOW 0x400BDA0\n\n#define mmDCORE0_TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH 0x400BDA4\n\n#define mmDCORE0_TPC0_CFG_RD_RATE_LIMIT 0x400BDA8\n\n#define mmDCORE0_TPC0_CFG_WR_RATE_LIMIT 0x400BDAC\n\n#define mmDCORE0_TPC0_CFG_MSS_CONFIG 0x400BDB0\n\n#define mmDCORE0_TPC0_CFG_TPC_INTR_CAUSE 0x400BDB4\n\n#define mmDCORE0_TPC0_CFG_TPC_INTR_MASK 0x400BDB8\n\n#define mmDCORE0_TPC0_CFG_WQ_CREDITS 0x400BDBC\n\n#define mmDCORE0_TPC0_CFG_OPCODE_EXEC 0x400BDC0\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC32_BASE_ADDR_LO 0x400BDC4\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC32_BASE_ADDR_HI 0x400BDC8\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC64_BASE_ADDR_LO 0x400BDCC\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC64_BASE_ADDR_HI 0x400BDD0\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC128_BASE_ADDR_LO 0x400BDD4\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC128_BASE_ADDR_HI 0x400BDD8\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC256_BASE_ADDR_LO 0x400BDDC\n\n#define mmDCORE0_TPC0_CFG_LUT_FUNC256_BASE_ADDR_HI 0x400BDE0\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG_MAX_SIZE 0x400BDE4\n\n#define mmDCORE0_TPC0_CFG_TSB_CFG 0x400BDE8\n\n#define mmDCORE0_TPC0_CFG_TSB_INFLIGHT_CNTR 0x400BDEC\n\n#define mmDCORE0_TPC0_CFG_WQ_INFLIGHT_CNTR 0x400BDF0\n\n#define mmDCORE0_TPC0_CFG_WQ_LBW_TOTAL_CNTR 0x400BDF4\n\n#define mmDCORE0_TPC0_CFG_WQ_HBW_TOTAL_CNTR 0x400BDF8\n\n#define mmDCORE0_TPC0_CFG_IRQ_OCCOUPY_CNTR 0x400BDFC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}