<def f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='341' ll='343' type='uint64_t llvm::EVT::getFixedSizeInBits() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='339'>/// Return the size of the specified fixed width value type in bits. The
    /// function will assert if the type is scalable.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='197' u='c' c='_ZNK4llvm7SDValue24getScalarValueSizeInBitsEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='398' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='398' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='434' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='434' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='5769' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitANDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15287' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner29ForwardStoreValueToDirectLoadEPN4llvm10LoadSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17619' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner10visitSTOREEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17620' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner10visitSTOREEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18716' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner21createBuildVecShuffleERKN4llvm5SDLocEPNS1_6SDNodeENS1_8ArrayRefIiEENS1_7SDValueES9_jb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18717' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner21createBuildVecShuffleERKN4llvm5SDLocEPNS1_6SDNodeENS1_8ArrayRefIiEENS1_7SDValueES9_jb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18718' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner21createBuildVecShuffleERKN4llvm5SDLocEPNS1_6SDNodeENS1_8ArrayRefIiEENS1_7SDValueES9_jb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1596' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecRes_INSERT_VECTOR_ELTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2444' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecOp_EXTRACT_VECTOR_ELTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='5125' u='c' c='_ZL11FindMemTypeRN4llvm12SelectionDAGERKNS_14TargetLoweringEjNS_3EVTEjj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='5390' u='c' c='_ZN4llvm16DAGTypeLegalizer20GenWidenVectorStoresERNS_15SmallVectorImplINS_7SDValueEEEPNS_11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='672' u='c' c='_ZL20getCopyToPartsVectorRN4llvm12SelectionDAGERKNS_5SDLocENS_7SDValueEPS5_jNS_3MVTEPKNS_5ValueENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='6399' u='c' c='_ZN4llvm19SelectionDAGBuilder18visitIntrinsicCallERKNS_8CallInstEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='6399' u='c' c='_ZN4llvm19SelectionDAGBuilder18visitIntrinsicCallERKNS_8CallInstEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7456' u='c' c='_ZNK4llvm14TargetLowering20expandUnalignedStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7514' u='c' c='_ZNK4llvm14TargetLowering22IncrementMemoryAddressENS_7SDValueES1_RKNS_5SDLocENS_3EVTERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7533' u='c' c='_ZL23clampDynamicVectorIndexRN4llvm12SelectionDAGENS_7SDValueENS_3EVTERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='7562' u='c' c='_ZNK4llvm14TargetLowering23getVectorElementPointerERNS_12SelectionDAGENS_7SDValueENS_3EVTES3_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='8194' u='c' c='_ZNK4llvm14TargetLowering10expandMULOEPNS_6SDNodeERNS_7SDValueES4_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/TypePromotion.cpp' l='985' u='c' c='_ZN12_GLOBAL__N_113TypePromotion13runOnFunctionERN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TypePromotion.cpp' l='991' u='c' c='_ZN12_GLOBAL__N_113TypePromotion13runOnFunctionERN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3141' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerVectorFP_TO_INTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3142' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerVectorFP_TO_INTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3215' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerVectorINT_TO_FPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3216' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerVectorINT_TO_FPENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4485' u='c' c='_ZNK4llvm21AArch64TargetLowering28useSVEForFixedLengthVectorVTENS_3EVTEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4489' u='c' c='_ZNK4llvm21AArch64TargetLowering28useSVEForFixedLengthVectorVTENS_3EVTEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='6287' u='c' c='_Z24lookThroughSignExtensionN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='6292' u='c' c='_Z24lookThroughSignExtensionN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8050' u='c' c='_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8051' u='c' c='_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8052' u='c' c='_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8061' u='c' c='_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8068' u='c' c='_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8138' u='c' c='_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8138' u='c' c='_ZNK4llvm21AArch64TargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8912' u='c' c='_ZNK4llvm21AArch64TargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10747' u='c' c='_ZNK4llvm21AArch64TargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10748' u='c' c='_ZNK4llvm21AArch64TargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11713' u='c' c='_ZL17performABSCombinePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoEPKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='489' u='c' c='_ZN4llvm14AArch64TTIImpl24getExtractWithExtendCostEjPNS_4TypeEPNS_10VectorTypeEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp' l='489' u='c' c='_ZN4llvm14AArch64TTIImpl24getExtractWithExtendCostEjPNS_4TypeEPNS_10VectorTypeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3219' u='c' c='_ZNK4llvm20AMDGPUTargetLowering22performTruncateCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3219' u='c' c='_ZNK4llvm20AMDGPUTargetLowering22performTruncateCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7753' u='c' c='_ZNK4llvm17ARMTargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7754' u='c' c='_ZNK4llvm17ARMTargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7761' u='c' c='_ZNK4llvm17ARMTargetLowering18ReconstructShuffleENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='1400' u='c' c='_ZNK4llvm20MSP430TargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='1400' u='c' c='_ZNK4llvm20MSP430TargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='350' u='c' c='_ZL16determineLocInfoN4llvm3MVTENS_3EVTERKNS_3ISD10ArgFlagsTyE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='137' u='c' c='_ZNK4llvm18MipsTargetLowering36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2592' u='c' c='_ZNK4llvm19NVPTXTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4566' u='c' c='_ZL25IsMulWideOperandDemotableN4llvm7SDValueEjR17OperandSignedness'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4572' u='c' c='_ZL25IsMulWideOperandDemotableN4llvm7SDValueEjR17OperandSignedness'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6659' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6951' u='c' c='_ZNK4llvm17PPCTargetLowering13LowerCall_AIXENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputArgE3866095'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2547' u='c' c='_ZL10LowerVAARGN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2547' u='c' c='_ZL10LowerVAARGN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='996' u='c' c='_ZNK4llvm21SystemZTargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='997' u='c' c='_ZNK4llvm21SystemZTargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7581' u='c' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERKNS_5APIntERNS_15SmallVectorImplIiEERNS4_IS0_EERKNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='44833' u='c' c='_ZL16detectAVGPatternN4llvm7SDValueENS_3EVTERNS_12SelectionDAGERKNS_12X86SubtargetERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='44833' u='c' c='_ZL16detectAVGPatternN4llvm7SDValueENS_3EVTERNS_12SelectionDAGERKNS_12X86SubtargetERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45040' u='c' c='_ZL11combineLoadPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50201' u='c' c='_ZL21combineBROADCAST_LOADPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='155' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='155' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='156' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='156' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='157' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='157' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='158' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='158' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='166' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='166' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='167' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/ScalableVectorMVTsTest.cpp' l='167' u='c' c='_ZN12_GLOBAL__N_139ScalableVectorMVTsTest_SizeQueries_Test8TestBodyEv'/>
