

================================================================
== Vitis HLS Report for 'forward_Pipeline_19'
================================================================
* Date:           Tue Jan  4 08:07:32 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.139 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    77762|    77762|  0.259 ms|  0.259 ms|  77762|  77762|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    77760|    77760|        31|         30|          1|  2592|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    33|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|   221|    -|
|Register         |        -|   -|     74|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     74|   254|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     3|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_30_no_dsp_1_U38  |fdiv_32ns_32ns_32_30_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                              |                               |        0|   0|  0|   0|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |indvar_flatten_next453_fu_81_p2  |         +|   0|  0|  19|          12|           1|
    |exitcond_flatten454_fu_75_p2     |      icmp|   0|  0|  12|          12|          12|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  33|          25|          15|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  145|         31|    1|         31|
    |ap_done_int                              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten452_load  |    9|          2|   12|         24|
    |ap_sig_allocacmp_p_load2                 |   13|          3|    8|         24|
    |empty_fu_30                              |    9|          2|    8|         16|
    |indvar_flatten452_fu_34                  |    9|          2|   12|         24|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  221|         48|   45|        127|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |  30|   0|   30|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |empty_85_reg_151                |   8|   0|    8|          0|
    |empty_fu_30                     |   8|   0|    8|          0|
    |exitcond_flatten454_reg_136     |   1|   0|    1|          0|
    |indvar_flatten452_fu_34         |  12|   0|   12|          0|
    |indvar_flatten_next453_reg_140  |  12|   0|   12|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  74|   0|   74|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------+-----+-----+------------+---------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  forward_Pipeline_19|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  forward_Pipeline_19|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  forward_Pipeline_19|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  forward_Pipeline_19|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  forward_Pipeline_19|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_19|  return value|
|p_reload1131  |   in|    8|     ap_none|         p_reload1131|        scalar|
|arg_3         |  out|    8|      ap_vld|                arg_3|       pointer|
|arg_3_ap_vld  |  out|    1|      ap_vld|                arg_3|       pointer|
|p_out         |  out|    8|      ap_vld|                p_out|       pointer|
|p_out_ap_vld  |  out|    1|      ap_vld|                p_out|       pointer|
+--------------+-----+-----+------------+---------------------+--------------+

