Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 30 18:11:56 2022
| Host         : ECE-PHO115-12 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Synthesizer_control_sets_placed.rpt
| Design       : Synthesizer
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           15 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  kcd/clkout_reg_0     |                                   |                                   |                1 |              1 |
|  kcd/clkout_reg_0     | keyboard/debounce/O1_i_1_n_0      |                                   |                1 |              1 |
|  kcd/clkout_reg_0     | keyboard/debounce/O0_i_1_n_0      |                                   |                1 |              1 |
|  kcd/clkout_reg_0     | keyboard/debounce/clear           |                                   |                1 |              1 |
|  kcd/clkout_reg_0     | keyboard/debounce/Iv1_i_1_n_0     |                                   |                1 |              1 |
|  sin/DC/I22           |                                   |                                   |                1 |              1 |
|  clk_IBUF_BUFG        |                                   |                                   |                2 |              3 |
|  kcd/clkout_reg_0     |                                   | keyboard/debounce/clear           |                1 |              4 |
| ~keyboard/debounce/O0 | keyboard/cnt                      | keyboard/cnt[3]_i_1_n_0           |                1 |              4 |
|  sin/CD/clk_div       |                                   |                                   |                1 |              4 |
|  sin/CD/clk_div       |                                   | sin/sine_count[3]_i_1_n_0         |                1 |              4 |
|  sin/CD/clk_div       |                                   | sin/sine_count_inferred__0/i__n_0 |                1 |              4 |
|  clk_IBUF_BUFG        |                                   | sin/CD/count[3]_i_1__0_n_0        |                1 |              4 |
|  clk_IBUF_BUFG        |                                   | sin/DC/count[3]_i_1_n_0           |                1 |              4 |
|  kcd/clkout_reg_0     | keyboard/debounce/cnt1[4]_i_1_n_0 | keyboard/debounce/Iv1_i_1_n_0     |                2 |              5 |
| ~keyboard/debounce/O0 |                                   |                                   |                3 |              9 |
|  clk_IBUF_BUFG        |                                   | keyboard/SR[0]                    |                5 |             13 |
|  keyboard/flag        |                                   |                                   |                3 |             16 |
|  sin/DC/I22           |                                   | ANCD1/speaker0_carry__0_n_1       |                5 |             20 |
+-----------------------+-----------------------------------+-----------------------------------+------------------+----------------+


