Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 22:24:47 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.809     -586.387                    261                  286        1.511        0.000                       0                  1283  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.809     -586.387                    261                  286        1.511        0.000                       0                   611  
clk_wrapper                                                                             498.562        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          261  Failing Endpoints,  Worst Slack       -2.809ns,  Total Violation     -586.387ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[94]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[208]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 2.839ns (42.411%)  route 3.855ns (57.589%))
  Logic Levels:           29  (LUT3=1 LUT4=1 LUT5=11 LUT6=16)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 7.143 - 3.572 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.605ns (routing 1.491ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.362ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.605     3.746    shift_reg_tap_i/clk_c
    SLICE_X90Y487        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y487        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     3.841 r  shift_reg_tap_i/sr_p.sr_1_fast[94]/Q
                         net (fo=11, routed)          0.227     4.068    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/sr_1_fast_14
    SLICE_X90Y487        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     4.218 r  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_d_0/O
                         net (fo=9, routed)           0.065     4.283    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X90Y487        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.400 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m17/O
                         net (fo=5, routed)           0.195     4.595    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/N_18_0
    SLICE_X90Y488        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     4.633 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     4.682    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X90Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.720 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=32, routed)          0.133     4.853    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_78
    SLICE_X91Y488        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     4.968 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m291/O
                         net (fo=5, routed)           0.057     5.025    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/N_292_0
    SLICE_X91Y488        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.141 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     5.185    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X91Y488        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.248 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.230     5.478    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_54
    SLICE_X92Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     5.591 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m295/O
                         net (fo=3, routed)           0.105     5.696    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/N_296_0
    SLICE_X92Y490        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.736 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.263     5.999    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_34
    SLICE_X93Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.097 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m1321/O
                         net (fo=4, routed)           0.108     6.205    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/N_1322
    SLICE_X93Y490        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     6.303 r  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2/O
                         net (fo=1, routed)           0.109     6.412    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2_1
    SLICE_X93Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.478 r  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c4/O
                         net (fo=21, routed)          0.150     6.628    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_s1_3
    SLICE_X93Y488        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     6.805 f  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.110     6.915    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/pt_22_0
    SLICE_X94Y488        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     7.015 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.051     7.066    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_0
    SLICE_X94Y488        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.182 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=36, routed)          0.129     7.311    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X94Y487        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     7.409 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy/O
                         net (fo=1, routed)           0.177     7.586    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy
    SLICE_X95Y487        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     7.737 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.054     7.791    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X95Y487        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     7.855 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.111     7.966    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X95Y488        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     8.028 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m525/O
                         net (fo=4, routed)           0.180     8.208    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/N_526
    SLICE_X95Y490        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     8.356 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.251     8.607    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X96Y490        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     8.669 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.239     8.908    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X97Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.974 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.183     9.157    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_65_0
    SLICE_X97Y490        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     9.196 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050     9.246    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X97Y490        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039     9.285 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.053     9.338    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     9.436 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.136     9.572    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X98Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     9.685 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.119     9.804    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_64_0
    SLICE_X97Y490        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     9.952 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050    10.002    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_2
    SLICE_X97Y490        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064    10.066 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.150    10.216    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X97Y491        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147    10.363 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=1, routed)           0.077    10.440    shift_reg_tap_o/pt[0]
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.741     7.143    shift_reg_tap_o/clk_c
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/C
                         clock pessimism              0.496     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X97Y491        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.631    shift_reg_tap_o/sr_p.sr_1[208]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                 -2.809    

Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[94]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[208]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 2.839ns (42.411%)  route 3.855ns (57.589%))
  Logic Levels:           29  (LUT3=1 LUT4=1 LUT5=11 LUT6=16)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 7.143 - 3.572 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.605ns (routing 1.491ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.362ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.605     3.746    shift_reg_tap_i/clk_c
    SLICE_X90Y487        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y487        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     3.841 f  shift_reg_tap_i/sr_p.sr_1_fast[94]/Q
                         net (fo=11, routed)          0.227     4.068    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/sr_1_fast_14
    SLICE_X90Y487        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     4.218 r  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_d_0/O
                         net (fo=9, routed)           0.065     4.283    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X90Y487        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.400 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m17/O
                         net (fo=5, routed)           0.195     4.595    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/N_18_0
    SLICE_X90Y488        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     4.633 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     4.682    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X90Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.720 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=32, routed)          0.133     4.853    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_78
    SLICE_X91Y488        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     4.968 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m291/O
                         net (fo=5, routed)           0.057     5.025    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/N_292_0
    SLICE_X91Y488        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.141 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     5.185    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X91Y488        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.248 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.230     5.478    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_54
    SLICE_X92Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     5.591 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m295/O
                         net (fo=3, routed)           0.105     5.696    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/N_296_0
    SLICE_X92Y490        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.736 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.263     5.999    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_34
    SLICE_X93Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.097 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m1321/O
                         net (fo=4, routed)           0.108     6.205    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/N_1322
    SLICE_X93Y490        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     6.303 r  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2/O
                         net (fo=1, routed)           0.109     6.412    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2_1
    SLICE_X93Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.478 r  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c4/O
                         net (fo=21, routed)          0.150     6.628    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_s1_3
    SLICE_X93Y488        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     6.805 f  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.110     6.915    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/pt_22_0
    SLICE_X94Y488        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     7.015 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.051     7.066    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_0
    SLICE_X94Y488        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.182 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=36, routed)          0.129     7.311    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X94Y487        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     7.409 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy/O
                         net (fo=1, routed)           0.177     7.586    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy
    SLICE_X95Y487        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     7.737 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.054     7.791    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X95Y487        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     7.855 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.111     7.966    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X95Y488        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     8.028 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m525/O
                         net (fo=4, routed)           0.180     8.208    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/N_526
    SLICE_X95Y490        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     8.356 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.251     8.607    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X96Y490        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     8.669 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.239     8.908    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X97Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.974 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.183     9.157    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_65_0
    SLICE_X97Y490        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     9.196 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050     9.246    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X97Y490        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039     9.285 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.053     9.338    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     9.436 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.136     9.572    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X98Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     9.685 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.119     9.804    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_64_0
    SLICE_X97Y490        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     9.952 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050    10.002    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_2
    SLICE_X97Y490        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064    10.066 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.150    10.216    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X97Y491        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147    10.363 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=1, routed)           0.077    10.440    shift_reg_tap_o/pt[0]
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.741     7.143    shift_reg_tap_o/clk_c
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/C
                         clock pessimism              0.496     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X97Y491        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.631    shift_reg_tap_o/sr_p.sr_1[208]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                 -2.809    

Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[94]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[208]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 2.839ns (42.411%)  route 3.855ns (57.589%))
  Logic Levels:           29  (LUT3=1 LUT4=1 LUT5=11 LUT6=16)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 7.143 - 3.572 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.605ns (routing 1.491ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.362ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.605     3.746    shift_reg_tap_i/clk_c
    SLICE_X90Y487        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y487        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     3.841 r  shift_reg_tap_i/sr_p.sr_1_fast[94]/Q
                         net (fo=11, routed)          0.227     4.068    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/sr_1_fast_14
    SLICE_X90Y487        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     4.218 r  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_d_0/O
                         net (fo=9, routed)           0.065     4.283    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X90Y487        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.400 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m17/O
                         net (fo=5, routed)           0.195     4.595    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/N_18_0
    SLICE_X90Y488        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     4.633 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     4.682    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X90Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.720 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=32, routed)          0.133     4.853    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_78
    SLICE_X91Y488        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     4.968 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m291/O
                         net (fo=5, routed)           0.057     5.025    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/N_292_0
    SLICE_X91Y488        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.141 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     5.185    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X91Y488        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.248 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.230     5.478    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_54
    SLICE_X92Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     5.591 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m295/O
                         net (fo=3, routed)           0.105     5.696    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/N_296_0
    SLICE_X92Y490        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.736 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.263     5.999    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_34
    SLICE_X93Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.097 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m1321/O
                         net (fo=4, routed)           0.108     6.205    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/N_1322
    SLICE_X93Y490        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     6.303 f  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2/O
                         net (fo=1, routed)           0.109     6.412    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2_1
    SLICE_X93Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.478 f  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c4/O
                         net (fo=21, routed)          0.150     6.628    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_s1_3
    SLICE_X93Y488        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     6.805 f  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.110     6.915    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/pt_22_0
    SLICE_X94Y488        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     7.015 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.051     7.066    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_0
    SLICE_X94Y488        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.182 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=36, routed)          0.129     7.311    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X94Y487        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     7.409 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy/O
                         net (fo=1, routed)           0.177     7.586    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy
    SLICE_X95Y487        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     7.737 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.054     7.791    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X95Y487        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     7.855 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.111     7.966    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X95Y488        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     8.028 f  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m525/O
                         net (fo=4, routed)           0.180     8.208    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/N_526
    SLICE_X95Y490        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     8.356 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.251     8.607    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X96Y490        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     8.669 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.239     8.908    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X97Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.974 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.183     9.157    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_65_0
    SLICE_X97Y490        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     9.196 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050     9.246    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X97Y490        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039     9.285 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.053     9.338    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     9.436 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.136     9.572    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X98Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     9.685 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.119     9.804    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_64_0
    SLICE_X97Y490        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     9.952 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050    10.002    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_2
    SLICE_X97Y490        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064    10.066 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.150    10.216    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X97Y491        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147    10.363 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=1, routed)           0.077    10.440    shift_reg_tap_o/pt[0]
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.741     7.143    shift_reg_tap_o/clk_c
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/C
                         clock pessimism              0.496     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X97Y491        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.631    shift_reg_tap_o/sr_p.sr_1[208]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                 -2.809    

Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[94]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[208]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 2.839ns (42.411%)  route 3.855ns (57.589%))
  Logic Levels:           29  (LUT3=1 LUT4=1 LUT5=11 LUT6=16)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 7.143 - 3.572 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.605ns (routing 1.491ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.362ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.605     3.746    shift_reg_tap_i/clk_c
    SLICE_X90Y487        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y487        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     3.841 r  shift_reg_tap_i/sr_p.sr_1_fast[94]/Q
                         net (fo=11, routed)          0.227     4.068    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/sr_1_fast_14
    SLICE_X90Y487        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     4.218 r  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_d_0/O
                         net (fo=9, routed)           0.065     4.283    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X90Y487        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.400 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m17/O
                         net (fo=5, routed)           0.195     4.595    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/N_18_0
    SLICE_X90Y488        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     4.633 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     4.682    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X90Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.720 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=32, routed)          0.133     4.853    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_78
    SLICE_X91Y488        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     4.968 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m291/O
                         net (fo=5, routed)           0.057     5.025    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/N_292_0
    SLICE_X91Y488        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.141 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     5.185    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X91Y488        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.248 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.230     5.478    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_54
    SLICE_X92Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     5.591 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m295/O
                         net (fo=3, routed)           0.105     5.696    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/N_296_0
    SLICE_X92Y490        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.736 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.263     5.999    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_34
    SLICE_X93Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.097 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m1321/O
                         net (fo=4, routed)           0.108     6.205    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/N_1322
    SLICE_X93Y490        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     6.303 r  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2/O
                         net (fo=1, routed)           0.109     6.412    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2_1
    SLICE_X93Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.478 r  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c4/O
                         net (fo=21, routed)          0.150     6.628    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_s1_3
    SLICE_X93Y488        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     6.805 f  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.110     6.915    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/pt_22_0
    SLICE_X94Y488        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     7.015 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.051     7.066    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_0
    SLICE_X94Y488        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.182 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=36, routed)          0.129     7.311    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X94Y487        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     7.409 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy/O
                         net (fo=1, routed)           0.177     7.586    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy
    SLICE_X95Y487        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     7.737 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.054     7.791    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X95Y487        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     7.855 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.111     7.966    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X95Y488        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     8.028 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m525/O
                         net (fo=4, routed)           0.180     8.208    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/N_526
    SLICE_X95Y490        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     8.356 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.251     8.607    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X96Y490        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     8.669 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.239     8.908    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X97Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.974 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.183     9.157    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_65_0
    SLICE_X97Y490        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     9.196 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050     9.246    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X97Y490        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039     9.285 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.053     9.338    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     9.436 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.136     9.572    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X98Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     9.685 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.119     9.804    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_64_0
    SLICE_X97Y490        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     9.952 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050    10.002    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_2
    SLICE_X97Y490        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064    10.066 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.150    10.216    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X97Y491        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147    10.363 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=1, routed)           0.077    10.440    shift_reg_tap_o/pt[0]
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.741     7.143    shift_reg_tap_o/clk_c
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/C
                         clock pessimism              0.496     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X97Y491        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.631    shift_reg_tap_o/sr_p.sr_1[208]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                 -2.809    

Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1_fast[94]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[208]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 2.839ns (42.411%)  route 3.855ns (57.589%))
  Logic Levels:           29  (LUT3=1 LUT4=1 LUT5=11 LUT6=16)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.571ns = ( 7.143 - 3.572 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.605ns (routing 1.491ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.362ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.605     3.746    shift_reg_tap_i/clk_c
    SLICE_X90Y487        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1_fast[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y487        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     3.841 f  shift_reg_tap_i/sr_p.sr_1_fast[94]/Q
                         net (fo=11, routed)          0.227     4.068    dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/sr_1_fast_14
    SLICE_X90Y487        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.150     4.218 r  dut_inst/stage_g.0.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_d_0/O
                         net (fo=9, routed)           0.065     4.283    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X90Y487        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.400 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m17/O
                         net (fo=5, routed)           0.195     4.595    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/N_18_0
    SLICE_X90Y488        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     4.633 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     4.682    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X90Y488        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.720 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=32, routed)          0.133     4.853    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_78
    SLICE_X91Y488        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     4.968 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m291/O
                         net (fo=5, routed)           0.057     5.025    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/N_292_0
    SLICE_X91Y488        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.141 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     5.185    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_c2_7
    SLICE_X91Y488        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.248 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.230     5.478    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_ac0_5_0_54
    SLICE_X92Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     5.591 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m295/O
                         net (fo=3, routed)           0.105     5.696    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/N_296_0
    SLICE_X92Y490        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     5.736 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=6, routed)           0.263     5.999    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_34
    SLICE_X93Y489        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.097 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/m1321/O
                         net (fo=4, routed)           0.108     6.205    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/N_1322
    SLICE_X93Y490        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     6.303 r  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2/O
                         net (fo=1, routed)           0.109     6.412    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c2_1
    SLICE_X93Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     6.478 r  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_d1_c4/O
                         net (fo=21, routed)          0.150     6.628    dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/un1_b_i_s1_3
    SLICE_X93Y488        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     6.805 f  dut_inst/stage_g.5.pair_g.0.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=4, routed)           0.110     6.915    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/pt_22_0
    SLICE_X94Y488        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     7.015 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.051     7.066    dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_0
    SLICE_X94Y488        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     7.182 r  dut_inst/stage_g.6.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474/O
                         net (fo=36, routed)          0.129     7.311    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_d0_c3_RNI6B474
    SLICE_X94Y487        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.098     7.409 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy/O
                         net (fo=1, routed)           0.177     7.586    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_axb1_yy
    SLICE_X95Y487        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     7.737 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1/O
                         net (fo=2, routed)           0.054     7.791    dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X95Y487        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     7.855 r  dut_inst/stage_g.7.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=6, routed)           0.111     7.966    dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X95Y488        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     8.028 r  dut_inst/stage_g.8.pair_g.0.csn_cmp_inst/m525/O
                         net (fo=4, routed)           0.180     8.208    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/N_526
    SLICE_X95Y490        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     8.356 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3/O
                         net (fo=1, routed)           0.251     8.607    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_1
    SLICE_X96Y490        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     8.669 f  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D/O
                         net (fo=36, routed)          0.239     8.908    dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNIBVD4D_1z
    SLICE_X97Y489        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     8.974 r  dut_inst/stage_g.9.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.183     9.157    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/pt_65_0
    SLICE_X97Y490        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     9.196 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050     9.246    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3
    SLICE_X97Y490        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039     9.285 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4/O
                         net (fo=1, routed)           0.053     9.338    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d0_c4
    SLICE_X97Y490        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     9.436 r  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/un1_b_i_d1_c3_RNIEEA2I/O
                         net (fo=24, routed)          0.136     9.572    dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/N_199
    SLICE_X98Y490        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     9.685 f  dut_inst/stage_g.10.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=4, routed)           0.119     9.804    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/pt_64_0
    SLICE_X97Y490        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     9.952 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3/O
                         net (fo=1, routed)           0.050    10.002    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_2
    SLICE_X97Y490        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064    10.066 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/un1_b_i_d0_c3_RNI36NUH/O
                         net (fo=24, routed)          0.150    10.216    dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/N_208
    SLICE_X97Y491        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147    10.363 r  dut_inst/stage_g.11.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=1, routed)           0.077    10.440    shift_reg_tap_o/pt[0]
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=610, routed)         2.741     7.143    shift_reg_tap_o/clk_c
    SLICE_X97Y491        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[208]/C
                         clock pessimism              0.496     7.639    
                         clock uncertainty           -0.035     7.604    
    SLICE_X97Y491        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.631    shift_reg_tap_o/sr_p.sr_1[208]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                 -2.809    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X88Y493   shift_reg_tap_i/sr_p.sr_1[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X90Y497   shift_reg_tap_i/sr_p.sr_1[275]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X89Y495   shift_reg_tap_i/sr_p.sr_1[276]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X90Y504   shift_reg_tap_i/sr_p.sr_1[277]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X89Y495   shift_reg_tap_i/sr_p.sr_1[276]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X102Y490  shift_reg_tap_o/sr_p.sr_1[180]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y489   shift_reg_tap_o/sr_p.sr_1[182]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X98Y489   shift_reg_tap_o/sr_p.sr_1[183]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X96Y489   shift_reg_tap_o/sr_p.sr_1[184]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y493   shift_reg_tap_i/sr_p.sr_1[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X88Y493   shift_reg_tap_i/sr_p.sr_1[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X90Y497   shift_reg_tap_i/sr_p.sr_1[275]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X90Y497   shift_reg_tap_i/sr_p.sr_1[275]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X89Y495   shift_reg_tap_i/sr_p.sr_1[276]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X87Y487          lsfr_1/shiftreg_vector[160]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X90Y498          lsfr_1/shiftreg_vector[161]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X90Y498          lsfr_1/shiftreg_vector[162]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X87Y493          lsfr_1/shiftreg_vector[16]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X88Y487          lsfr_1/shiftreg_vector[171]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X88Y487          lsfr_1/shiftreg_vector[172]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X87Y487          lsfr_1/shiftreg_vector[160]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X90Y498          lsfr_1/shiftreg_vector[161]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X90Y498          lsfr_1/shiftreg_vector[162]/C



