

================================================================
== Vivado HLS Report for 'calcHaarPattern_x_y'
================================================================
* Date:           Tue Aug 18 14:33:09 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   22|   22|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 3, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.59>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%box_0_3_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_3_read)"   --->   Operation 24 'read' 'box_0_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%box_0_2_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_2_read)"   --->   Operation 25 'read' 'box_0_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%box_0_1_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_1_read)"   --->   Operation 26 'read' 'box_0_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%box_0_0_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_0_read)"   --->   Operation 27 'read' 'box_0_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (7.59ns)   --->   "%tmp_79 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_2_read_2)" [mSURF.cpp:113]   --->   Operation 28 'call' 'tmp_79' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (7.59ns)   --->   "%tmp_82 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_3_read_2)" [mSURF.cpp:114]   --->   Operation 29 'call' 'tmp_82' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_400 = trunc i32 %tmp_82 to i29" [mSURF.cpp:114]   --->   Operation 30 'trunc' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (7.59ns)   --->   "%tmp_89 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_0_read_2)" [mSURF.cpp:114]   --->   Operation 31 'call' 'tmp_89' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (7.59ns)   --->   "%tmp_92 = call fastcc i32 @__hls_fptosi_float_i(float %box_0_1_read_2)" [mSURF.cpp:116]   --->   Operation 32 'call' 'tmp_92' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_419 = trunc i32 %tmp_92 to i29" [mSURF.cpp:116]   --->   Operation 33 'trunc' 'tmp_419' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.59>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%cOffset_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %cOffset)"   --->   Operation 34 'read' 'cOffset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%rOffset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %rOffset)"   --->   Operation 35 'read' 'rOffset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%box_1_3_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_3_read)"   --->   Operation 36 'read' 'box_1_3_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%box_1_2_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_2_read)"   --->   Operation 37 'read' 'box_1_2_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%box_1_1_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_1_read)"   --->   Operation 38 'read' 'box_1_1_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%box_1_0_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_0_read)"   --->   Operation 39 'read' 'box_1_0_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%rOffset_cast = sext i5 %rOffset_read to i10"   --->   Operation 40 'sext' 'rOffset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cOffset_cast = zext i11 %cOffset_read to i32"   --->   Operation 41 'zext' 'cOffset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = zext i10 %rOffset_cast to i29"   --->   Operation 42 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %rOffset_cast to i11" [mSURF.cpp:113]   --->   Operation 43 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.89ns)   --->   "%tmp_80 = add nsw i32 %cOffset_cast, %tmp_79" [mSURF.cpp:113]   --->   Operation 44 'add' 'tmp_80' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_81 = sext i32 %tmp_80 to i64" [mSURF.cpp:113]   --->   Operation 45 'sext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.41ns)   --->   "%tmp_84 = add i11 %tmp_cast, 1" [mSURF.cpp:113]   --->   Operation 46 'add' 'tmp_84' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_179_cast = zext i11 %tmp_84 to i29" [mSURF.cpp:113]   --->   Operation 47 'zext' 'tmp_179_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%tmp_s = add i29 %tmp_400, %tmp_179_cast" [mSURF.cpp:114]   --->   Operation 48 'add' 'tmp_s' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_s, i3 0)" [mSURF.cpp:114]   --->   Operation 49 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.89ns)   --->   "%Hi_assign = add nsw i32 %tmp_86, -1" [mSURF.cpp:114]   --->   Operation 50 'add' 'Hi_assign' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%tmp_87 = add i29 %tmp, %tmp_400" [mSURF.cpp:114]   --->   Operation 51 'add' 'tmp_87' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_401 = trunc i29 %tmp_87 to i5" [mSURF.cpp:114]   --->   Operation 52 'trunc' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%Lo_assign = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_87, i3 0)" [mSURF.cpp:114]   --->   Operation 53 'bitconcatenate' 'Lo_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.96ns)   --->   "%tmp_402 = icmp ugt i32 %Lo_assign, %Hi_assign" [mSURF.cpp:114]   --->   Operation 54 'icmp' 'tmp_402' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_403 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_401, i3 0)" [mSURF.cpp:114]   --->   Operation 55 'bitconcatenate' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_404 = trunc i32 %Hi_assign to i8" [mSURF.cpp:114]   --->   Operation 56 'trunc' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.30ns)   --->   "%tmp_407 = sub i8 -81, %tmp_403" [mSURF.cpp:114]   --->   Operation 57 'sub' 'tmp_407' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sumBuf_0_addr = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 58 'getelementptr' 'sumBuf_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.77ns)   --->   "%sumBuf_0_load = load i32* %sumBuf_0_addr, align 4" [mSURF.cpp:114]   --->   Operation 59 'load' 'sumBuf_0_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sumBuf_1_addr = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 60 'getelementptr' 'sumBuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.77ns)   --->   "%sumBuf_1_load = load i32* %sumBuf_1_addr, align 4" [mSURF.cpp:114]   --->   Operation 61 'load' 'sumBuf_1_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sumBuf_2_addr = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 62 'getelementptr' 'sumBuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.77ns)   --->   "%sumBuf_2_load = load i32* %sumBuf_2_addr, align 4" [mSURF.cpp:114]   --->   Operation 63 'load' 'sumBuf_2_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sumBuf_3_addr = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 64 'getelementptr' 'sumBuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (2.77ns)   --->   "%sumBuf_3_load = load i32* %sumBuf_3_addr, align 4" [mSURF.cpp:114]   --->   Operation 65 'load' 'sumBuf_3_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sumBuf_4_addr = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 66 'getelementptr' 'sumBuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (2.77ns)   --->   "%sumBuf_4_load = load i32* %sumBuf_4_addr, align 4" [mSURF.cpp:114]   --->   Operation 67 'load' 'sumBuf_4_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sumBuf_5_addr = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 68 'getelementptr' 'sumBuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.77ns)   --->   "%sumBuf_5_load = load i32* %sumBuf_5_addr, align 4" [mSURF.cpp:114]   --->   Operation 69 'load' 'sumBuf_5_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sumBuf_6_addr = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 70 'getelementptr' 'sumBuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (2.77ns)   --->   "%sumBuf_6_load = load i32* %sumBuf_6_addr, align 4" [mSURF.cpp:114]   --->   Operation 71 'load' 'sumBuf_6_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sumBuf_7_addr = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 72 'getelementptr' 'sumBuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (2.77ns)   --->   "%sumBuf_7_load = load i32* %sumBuf_7_addr, align 4" [mSURF.cpp:114]   --->   Operation 73 'load' 'sumBuf_7_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sumBuf_8_addr = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 74 'getelementptr' 'sumBuf_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (2.77ns)   --->   "%sumBuf_8_load = load i32* %sumBuf_8_addr, align 4" [mSURF.cpp:114]   --->   Operation 75 'load' 'sumBuf_8_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sumBuf_9_addr = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 76 'getelementptr' 'sumBuf_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.77ns)   --->   "%sumBuf_9_load = load i32* %sumBuf_9_addr, align 4" [mSURF.cpp:114]   --->   Operation 77 'load' 'sumBuf_9_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sumBuf_10_addr = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 78 'getelementptr' 'sumBuf_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.77ns)   --->   "%sumBuf_10_load = load i32* %sumBuf_10_addr, align 4" [mSURF.cpp:114]   --->   Operation 79 'load' 'sumBuf_10_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sumBuf_11_addr = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 80 'getelementptr' 'sumBuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (2.77ns)   --->   "%sumBuf_11_load = load i32* %sumBuf_11_addr, align 4" [mSURF.cpp:114]   --->   Operation 81 'load' 'sumBuf_11_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sumBuf_12_addr = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 82 'getelementptr' 'sumBuf_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (2.77ns)   --->   "%sumBuf_12_load = load i32* %sumBuf_12_addr, align 4" [mSURF.cpp:114]   --->   Operation 83 'load' 'sumBuf_12_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sumBuf_13_addr = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 84 'getelementptr' 'sumBuf_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (2.77ns)   --->   "%sumBuf_13_load = load i32* %sumBuf_13_addr, align 4" [mSURF.cpp:114]   --->   Operation 85 'load' 'sumBuf_13_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sumBuf_14_addr = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 86 'getelementptr' 'sumBuf_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (2.77ns)   --->   "%sumBuf_14_load = load i32* %sumBuf_14_addr, align 4" [mSURF.cpp:114]   --->   Operation 87 'load' 'sumBuf_14_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sumBuf_15_addr = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 88 'getelementptr' 'sumBuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (2.77ns)   --->   "%sumBuf_15_load = load i32* %sumBuf_15_addr, align 4" [mSURF.cpp:114]   --->   Operation 89 'load' 'sumBuf_15_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sumBuf_16_addr = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 90 'getelementptr' 'sumBuf_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (2.77ns)   --->   "%sumBuf_16_load = load i32* %sumBuf_16_addr, align 4" [mSURF.cpp:114]   --->   Operation 91 'load' 'sumBuf_16_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sumBuf_17_addr = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 92 'getelementptr' 'sumBuf_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (2.77ns)   --->   "%sumBuf_17_load = load i32* %sumBuf_17_addr, align 4" [mSURF.cpp:114]   --->   Operation 93 'load' 'sumBuf_17_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sumBuf_18_addr = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 94 'getelementptr' 'sumBuf_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (2.77ns)   --->   "%sumBuf_18_load = load i32* %sumBuf_18_addr, align 4" [mSURF.cpp:114]   --->   Operation 95 'load' 'sumBuf_18_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sumBuf_19_addr = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 96 'getelementptr' 'sumBuf_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (2.77ns)   --->   "%sumBuf_19_load = load i32* %sumBuf_19_addr, align 4" [mSURF.cpp:114]   --->   Operation 97 'load' 'sumBuf_19_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sumBuf_20_addr = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 98 'getelementptr' 'sumBuf_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (2.77ns)   --->   "%sumBuf_20_load = load i32* %sumBuf_20_addr, align 4" [mSURF.cpp:114]   --->   Operation 99 'load' 'sumBuf_20_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sumBuf_21_addr = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_81" [mSURF.cpp:114]   --->   Operation 100 'getelementptr' 'sumBuf_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (2.77ns)   --->   "%sumBuf_21_load = load i32* %sumBuf_21_addr, align 4" [mSURF.cpp:114]   --->   Operation 101 'load' 'sumBuf_21_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 102 [1/1] (1.89ns)   --->   "%tmp_90 = add nsw i32 %cOffset_cast, %tmp_89" [mSURF.cpp:114]   --->   Operation 102 'add' 'tmp_90' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_91 = sext i32 %tmp_90 to i64" [mSURF.cpp:114]   --->   Operation 103 'sext' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_8 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 104 'getelementptr' 'sumBuf_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (2.77ns)   --->   "%sumBuf_0_load_8 = load i32* %sumBuf_0_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 105 'load' 'sumBuf_0_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_8 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 106 'getelementptr' 'sumBuf_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (2.77ns)   --->   "%sumBuf_1_load_8 = load i32* %sumBuf_1_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 107 'load' 'sumBuf_1_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_8 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 108 'getelementptr' 'sumBuf_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.77ns)   --->   "%sumBuf_2_load_8 = load i32* %sumBuf_2_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 109 'load' 'sumBuf_2_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_8 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 110 'getelementptr' 'sumBuf_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.77ns)   --->   "%sumBuf_3_load_8 = load i32* %sumBuf_3_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 111 'load' 'sumBuf_3_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_8 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 112 'getelementptr' 'sumBuf_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (2.77ns)   --->   "%sumBuf_4_load_8 = load i32* %sumBuf_4_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 113 'load' 'sumBuf_4_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_8 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 114 'getelementptr' 'sumBuf_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (2.77ns)   --->   "%sumBuf_5_load_8 = load i32* %sumBuf_5_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 115 'load' 'sumBuf_5_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_8 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 116 'getelementptr' 'sumBuf_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (2.77ns)   --->   "%sumBuf_6_load_8 = load i32* %sumBuf_6_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 117 'load' 'sumBuf_6_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_8 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 118 'getelementptr' 'sumBuf_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (2.77ns)   --->   "%sumBuf_7_load_8 = load i32* %sumBuf_7_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 119 'load' 'sumBuf_7_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_8 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 120 'getelementptr' 'sumBuf_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (2.77ns)   --->   "%sumBuf_8_load_8 = load i32* %sumBuf_8_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 121 'load' 'sumBuf_8_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_8 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 122 'getelementptr' 'sumBuf_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.77ns)   --->   "%sumBuf_9_load_8 = load i32* %sumBuf_9_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 123 'load' 'sumBuf_9_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_8 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 124 'getelementptr' 'sumBuf_10_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.77ns)   --->   "%sumBuf_10_load_8 = load i32* %sumBuf_10_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 125 'load' 'sumBuf_10_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_8 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 126 'getelementptr' 'sumBuf_11_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (2.77ns)   --->   "%sumBuf_11_load_8 = load i32* %sumBuf_11_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 127 'load' 'sumBuf_11_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_8 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 128 'getelementptr' 'sumBuf_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.77ns)   --->   "%sumBuf_12_load_8 = load i32* %sumBuf_12_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 129 'load' 'sumBuf_12_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_8 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 130 'getelementptr' 'sumBuf_13_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (2.77ns)   --->   "%sumBuf_13_load_8 = load i32* %sumBuf_13_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 131 'load' 'sumBuf_13_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_8 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 132 'getelementptr' 'sumBuf_14_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (2.77ns)   --->   "%sumBuf_14_load_8 = load i32* %sumBuf_14_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 133 'load' 'sumBuf_14_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_8 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 134 'getelementptr' 'sumBuf_15_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (2.77ns)   --->   "%sumBuf_15_load_8 = load i32* %sumBuf_15_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 135 'load' 'sumBuf_15_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_8 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 136 'getelementptr' 'sumBuf_16_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (2.77ns)   --->   "%sumBuf_16_load_8 = load i32* %sumBuf_16_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 137 'load' 'sumBuf_16_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_8 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 138 'getelementptr' 'sumBuf_17_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (2.77ns)   --->   "%sumBuf_17_load_8 = load i32* %sumBuf_17_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 139 'load' 'sumBuf_17_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_8 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 140 'getelementptr' 'sumBuf_18_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (2.77ns)   --->   "%sumBuf_18_load_8 = load i32* %sumBuf_18_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 141 'load' 'sumBuf_18_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_8 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 142 'getelementptr' 'sumBuf_19_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [2/2] (2.77ns)   --->   "%sumBuf_19_load_8 = load i32* %sumBuf_19_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 143 'load' 'sumBuf_19_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_8 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 144 'getelementptr' 'sumBuf_20_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [2/2] (2.77ns)   --->   "%sumBuf_20_load_8 = load i32* %sumBuf_20_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 145 'load' 'sumBuf_20_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_8 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_91" [mSURF.cpp:115]   --->   Operation 146 'getelementptr' 'sumBuf_21_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (2.77ns)   --->   "%sumBuf_21_load_8 = load i32* %sumBuf_21_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 147 'load' 'sumBuf_21_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_2 : Operation 148 [1/1] (1.82ns)   --->   "%tmp_94 = add i29 %tmp_419, %tmp_179_cast" [mSURF.cpp:116]   --->   Operation 148 'add' 'tmp_94' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_94, i3 0)" [mSURF.cpp:116]   --->   Operation 149 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.89ns)   --->   "%Hi_assign_5 = add nsw i32 %tmp_96, -1" [mSURF.cpp:116]   --->   Operation 150 'add' 'Hi_assign_5' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.82ns)   --->   "%tmp_97 = add i29 %tmp, %tmp_419" [mSURF.cpp:116]   --->   Operation 151 'add' 'tmp_97' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_420 = trunc i29 %tmp_97 to i5" [mSURF.cpp:116]   --->   Operation 152 'trunc' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%Lo_assign_5 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_97, i3 0)" [mSURF.cpp:116]   --->   Operation 153 'bitconcatenate' 'Lo_assign_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.96ns)   --->   "%tmp_421 = icmp ugt i32 %Lo_assign_5, %Hi_assign_5" [mSURF.cpp:116]   --->   Operation 154 'icmp' 'tmp_421' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_422 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_420, i3 0)" [mSURF.cpp:116]   --->   Operation 155 'bitconcatenate' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_423 = trunc i32 %Hi_assign_5 to i8" [mSURF.cpp:116]   --->   Operation 156 'trunc' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.30ns)   --->   "%tmp_426 = sub i8 -81, %tmp_422" [mSURF.cpp:116]   --->   Operation 157 'sub' 'tmp_426' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (7.59ns)   --->   "%tmp_151_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_2_read_2)" [mSURF.cpp:113]   --->   Operation 158 'call' 'tmp_151_1' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 159 [1/1] (7.59ns)   --->   "%tmp_154_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_3_read_2)" [mSURF.cpp:114]   --->   Operation 159 'call' 'tmp_154_1' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_438 = trunc i32 %tmp_154_1 to i29" [mSURF.cpp:114]   --->   Operation 160 'trunc' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (7.59ns)   --->   "%tmp_160_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_0_read_2)" [mSURF.cpp:114]   --->   Operation 161 'call' 'tmp_160_1' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 162 [1/1] (7.59ns)   --->   "%tmp_172_1 = call fastcc i32 @__hls_fptosi_float_i(float %box_1_1_read_2)" [mSURF.cpp:116]   --->   Operation 162 'call' 'tmp_172_1' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_457 = trunc i32 %tmp_172_1 to i29" [mSURF.cpp:116]   --->   Operation 163 'trunc' 'tmp_457' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.64>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sumBufIndex_V_read = call i176 @_ssdm_op_Read.ap_auto.i176(i176 %sumBufIndex_V)"   --->   Operation 164 'read' 'sumBufIndex_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%box_2_4_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_4_read)"   --->   Operation 165 'read' 'box_2_4_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%box_2_3_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_3_read)"   --->   Operation 166 'read' 'box_2_3_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%box_2_2_read801 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_2_read)"   --->   Operation 167 'read' 'box_2_2_read801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%box_2_1_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_1_read)"   --->   Operation 168 'read' 'box_2_1_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%box_2_0_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_2_0_read)"   --->   Operation 169 'read' 'box_2_0_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%box_1_4_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_1_4_read)"   --->   Operation 170 'read' 'box_1_4_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%box_0_4_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %box_0_4_read)"   --->   Operation 171 'read' 'box_0_4_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_415)   --->   "%tmp_405 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:114]   --->   Operation 172 'partselect' 'tmp_405' <Predicate = (tmp_402)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (1.30ns)   --->   "%tmp_406 = sub i8 %tmp_403, %tmp_404" [mSURF.cpp:114]   --->   Operation 173 'sub' 'tmp_406' <Predicate = (tmp_402)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (1.30ns)   --->   "%tmp_408 = sub i8 %tmp_404, %tmp_403" [mSURF.cpp:114]   --->   Operation 174 'sub' 'tmp_408' <Predicate = (!tmp_402)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_412)   --->   "%tmp_409 = select i1 %tmp_402, i8 %tmp_406, i8 %tmp_408" [mSURF.cpp:114]   --->   Operation 175 'select' 'tmp_409' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_415)   --->   "%tmp_410 = select i1 %tmp_402, i176 %tmp_405, i176 %sumBufIndex_V_read" [mSURF.cpp:114]   --->   Operation 176 'select' 'tmp_410' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp_415)   --->   "%tmp_411 = select i1 %tmp_402, i8 %tmp_407, i8 %tmp_403" [mSURF.cpp:114]   --->   Operation 177 'select' 'tmp_411' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_412 = sub i8 -81, %tmp_409" [mSURF.cpp:114]   --->   Operation 178 'sub' 'tmp_412' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_415)   --->   "%tmp_413 = zext i8 %tmp_411 to i176" [mSURF.cpp:114]   --->   Operation 179 'zext' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_417)   --->   "%tmp_414 = zext i8 %tmp_412 to i176" [mSURF.cpp:114]   --->   Operation 180 'zext' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_415 = lshr i176 %tmp_410, %tmp_413" [mSURF.cpp:114]   --->   Operation 181 'lshr' 'tmp_415' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_417)   --->   "%tmp_416 = lshr i176 -1, %tmp_414" [mSURF.cpp:114]   --->   Operation 182 'lshr' 'tmp_416' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_417 = and i176 %tmp_415, %tmp_416" [mSURF.cpp:114]   --->   Operation 183 'and' 'tmp_417' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_418 = trunc i176 %tmp_417 to i5" [mSURF.cpp:114]   --->   Operation 184 'trunc' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/2] (2.77ns)   --->   "%sumBuf_0_load = load i32* %sumBuf_0_addr, align 4" [mSURF.cpp:114]   --->   Operation 185 'load' 'sumBuf_0_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 186 [1/2] (2.77ns)   --->   "%sumBuf_1_load = load i32* %sumBuf_1_addr, align 4" [mSURF.cpp:114]   --->   Operation 186 'load' 'sumBuf_1_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 187 [1/2] (2.77ns)   --->   "%sumBuf_2_load = load i32* %sumBuf_2_addr, align 4" [mSURF.cpp:114]   --->   Operation 187 'load' 'sumBuf_2_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 188 [1/2] (2.77ns)   --->   "%sumBuf_3_load = load i32* %sumBuf_3_addr, align 4" [mSURF.cpp:114]   --->   Operation 188 'load' 'sumBuf_3_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 189 [1/2] (2.77ns)   --->   "%sumBuf_4_load = load i32* %sumBuf_4_addr, align 4" [mSURF.cpp:114]   --->   Operation 189 'load' 'sumBuf_4_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 190 [1/2] (2.77ns)   --->   "%sumBuf_5_load = load i32* %sumBuf_5_addr, align 4" [mSURF.cpp:114]   --->   Operation 190 'load' 'sumBuf_5_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 191 [1/2] (2.77ns)   --->   "%sumBuf_6_load = load i32* %sumBuf_6_addr, align 4" [mSURF.cpp:114]   --->   Operation 191 'load' 'sumBuf_6_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 192 [1/2] (2.77ns)   --->   "%sumBuf_7_load = load i32* %sumBuf_7_addr, align 4" [mSURF.cpp:114]   --->   Operation 192 'load' 'sumBuf_7_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 193 [1/2] (2.77ns)   --->   "%sumBuf_8_load = load i32* %sumBuf_8_addr, align 4" [mSURF.cpp:114]   --->   Operation 193 'load' 'sumBuf_8_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 194 [1/2] (2.77ns)   --->   "%sumBuf_9_load = load i32* %sumBuf_9_addr, align 4" [mSURF.cpp:114]   --->   Operation 194 'load' 'sumBuf_9_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 195 [1/2] (2.77ns)   --->   "%sumBuf_10_load = load i32* %sumBuf_10_addr, align 4" [mSURF.cpp:114]   --->   Operation 195 'load' 'sumBuf_10_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 196 [1/2] (2.77ns)   --->   "%sumBuf_11_load = load i32* %sumBuf_11_addr, align 4" [mSURF.cpp:114]   --->   Operation 196 'load' 'sumBuf_11_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 197 [1/2] (2.77ns)   --->   "%sumBuf_12_load = load i32* %sumBuf_12_addr, align 4" [mSURF.cpp:114]   --->   Operation 197 'load' 'sumBuf_12_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 198 [1/2] (2.77ns)   --->   "%sumBuf_13_load = load i32* %sumBuf_13_addr, align 4" [mSURF.cpp:114]   --->   Operation 198 'load' 'sumBuf_13_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 199 [1/2] (2.77ns)   --->   "%sumBuf_14_load = load i32* %sumBuf_14_addr, align 4" [mSURF.cpp:114]   --->   Operation 199 'load' 'sumBuf_14_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 200 [1/2] (2.77ns)   --->   "%sumBuf_15_load = load i32* %sumBuf_15_addr, align 4" [mSURF.cpp:114]   --->   Operation 200 'load' 'sumBuf_15_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 201 [1/2] (2.77ns)   --->   "%sumBuf_16_load = load i32* %sumBuf_16_addr, align 4" [mSURF.cpp:114]   --->   Operation 201 'load' 'sumBuf_16_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 202 [1/2] (2.77ns)   --->   "%sumBuf_17_load = load i32* %sumBuf_17_addr, align 4" [mSURF.cpp:114]   --->   Operation 202 'load' 'sumBuf_17_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 203 [1/2] (2.77ns)   --->   "%sumBuf_18_load = load i32* %sumBuf_18_addr, align 4" [mSURF.cpp:114]   --->   Operation 203 'load' 'sumBuf_18_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 204 [1/2] (2.77ns)   --->   "%sumBuf_19_load = load i32* %sumBuf_19_addr, align 4" [mSURF.cpp:114]   --->   Operation 204 'load' 'sumBuf_19_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 205 [1/2] (2.77ns)   --->   "%sumBuf_20_load = load i32* %sumBuf_20_addr, align 4" [mSURF.cpp:114]   --->   Operation 205 'load' 'sumBuf_20_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 206 [1/2] (2.77ns)   --->   "%sumBuf_21_load = load i32* %sumBuf_21_addr, align 4" [mSURF.cpp:114]   --->   Operation 206 'load' 'sumBuf_21_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 207 [1/1] (2.45ns)   --->   "%tmp_219 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load, i32 %sumBuf_1_load, i32 %sumBuf_2_load, i32 %sumBuf_3_load, i32 %sumBuf_4_load, i32 %sumBuf_5_load, i32 %sumBuf_6_load, i32 %sumBuf_7_load, i32 %sumBuf_8_load, i32 %sumBuf_9_load, i32 %sumBuf_10_load, i32 %sumBuf_11_load, i32 %sumBuf_12_load, i32 %sumBuf_13_load, i32 %sumBuf_14_load, i32 %sumBuf_15_load, i32 %sumBuf_16_load, i32 %sumBuf_17_load, i32 %sumBuf_18_load, i32 %sumBuf_19_load, i32 %sumBuf_20_load, i32 %sumBuf_21_load, i5 %tmp_418)" [mSURF.cpp:114]   --->   Operation 207 'mux' 'tmp_219' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/2] (2.77ns)   --->   "%sumBuf_0_load_8 = load i32* %sumBuf_0_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 208 'load' 'sumBuf_0_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 209 [1/2] (2.77ns)   --->   "%sumBuf_1_load_8 = load i32* %sumBuf_1_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 209 'load' 'sumBuf_1_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 210 [1/2] (2.77ns)   --->   "%sumBuf_2_load_8 = load i32* %sumBuf_2_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 210 'load' 'sumBuf_2_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 211 [1/2] (2.77ns)   --->   "%sumBuf_3_load_8 = load i32* %sumBuf_3_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 211 'load' 'sumBuf_3_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 212 [1/2] (2.77ns)   --->   "%sumBuf_4_load_8 = load i32* %sumBuf_4_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 212 'load' 'sumBuf_4_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 213 [1/2] (2.77ns)   --->   "%sumBuf_5_load_8 = load i32* %sumBuf_5_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 213 'load' 'sumBuf_5_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 214 [1/2] (2.77ns)   --->   "%sumBuf_6_load_8 = load i32* %sumBuf_6_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 214 'load' 'sumBuf_6_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 215 [1/2] (2.77ns)   --->   "%sumBuf_7_load_8 = load i32* %sumBuf_7_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 215 'load' 'sumBuf_7_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 216 [1/2] (2.77ns)   --->   "%sumBuf_8_load_8 = load i32* %sumBuf_8_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 216 'load' 'sumBuf_8_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 217 [1/2] (2.77ns)   --->   "%sumBuf_9_load_8 = load i32* %sumBuf_9_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 217 'load' 'sumBuf_9_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 218 [1/2] (2.77ns)   --->   "%sumBuf_10_load_8 = load i32* %sumBuf_10_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 218 'load' 'sumBuf_10_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 219 [1/2] (2.77ns)   --->   "%sumBuf_11_load_8 = load i32* %sumBuf_11_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 219 'load' 'sumBuf_11_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 220 [1/2] (2.77ns)   --->   "%sumBuf_12_load_8 = load i32* %sumBuf_12_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 220 'load' 'sumBuf_12_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 221 [1/2] (2.77ns)   --->   "%sumBuf_13_load_8 = load i32* %sumBuf_13_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 221 'load' 'sumBuf_13_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 222 [1/2] (2.77ns)   --->   "%sumBuf_14_load_8 = load i32* %sumBuf_14_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 222 'load' 'sumBuf_14_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 223 [1/2] (2.77ns)   --->   "%sumBuf_15_load_8 = load i32* %sumBuf_15_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 223 'load' 'sumBuf_15_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 224 [1/2] (2.77ns)   --->   "%sumBuf_16_load_8 = load i32* %sumBuf_16_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 224 'load' 'sumBuf_16_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 225 [1/2] (2.77ns)   --->   "%sumBuf_17_load_8 = load i32* %sumBuf_17_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 225 'load' 'sumBuf_17_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 226 [1/2] (2.77ns)   --->   "%sumBuf_18_load_8 = load i32* %sumBuf_18_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 226 'load' 'sumBuf_18_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 227 [1/2] (2.77ns)   --->   "%sumBuf_19_load_8 = load i32* %sumBuf_19_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 227 'load' 'sumBuf_19_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 228 [1/2] (2.77ns)   --->   "%sumBuf_20_load_8 = load i32* %sumBuf_20_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 228 'load' 'sumBuf_20_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 229 [1/2] (2.77ns)   --->   "%sumBuf_21_load_8 = load i32* %sumBuf_21_addr_8, align 4" [mSURF.cpp:115]   --->   Operation 229 'load' 'sumBuf_21_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 230 [1/1] (2.45ns)   --->   "%tmp_220 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_8, i32 %sumBuf_1_load_8, i32 %sumBuf_2_load_8, i32 %sumBuf_3_load_8, i32 %sumBuf_4_load_8, i32 %sumBuf_5_load_8, i32 %sumBuf_6_load_8, i32 %sumBuf_7_load_8, i32 %sumBuf_8_load_8, i32 %sumBuf_9_load_8, i32 %sumBuf_10_load_8, i32 %sumBuf_11_load_8, i32 %sumBuf_12_load_8, i32 %sumBuf_13_load_8, i32 %sumBuf_14_load_8, i32 %sumBuf_15_load_8, i32 %sumBuf_16_load_8, i32 %sumBuf_17_load_8, i32 %sumBuf_18_load_8, i32 %sumBuf_19_load_8, i32 %sumBuf_20_load_8, i32 %sumBuf_21_load_8, i5 %tmp_418)" [mSURF.cpp:115]   --->   Operation 230 'mux' 'tmp_220' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_434)   --->   "%tmp_424 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:116]   --->   Operation 231 'partselect' 'tmp_424' <Predicate = (tmp_421)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.30ns)   --->   "%tmp_425 = sub i8 %tmp_422, %tmp_423" [mSURF.cpp:116]   --->   Operation 232 'sub' 'tmp_425' <Predicate = (tmp_421)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (1.30ns)   --->   "%tmp_427 = sub i8 %tmp_423, %tmp_422" [mSURF.cpp:116]   --->   Operation 233 'sub' 'tmp_427' <Predicate = (!tmp_421)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_431)   --->   "%tmp_428 = select i1 %tmp_421, i8 %tmp_425, i8 %tmp_427" [mSURF.cpp:116]   --->   Operation 234 'select' 'tmp_428' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp_434)   --->   "%tmp_429 = select i1 %tmp_421, i176 %tmp_424, i176 %sumBufIndex_V_read" [mSURF.cpp:116]   --->   Operation 235 'select' 'tmp_429' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp_434)   --->   "%tmp_430 = select i1 %tmp_421, i8 %tmp_426, i8 %tmp_422" [mSURF.cpp:116]   --->   Operation 236 'select' 'tmp_430' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_431 = sub i8 -81, %tmp_428" [mSURF.cpp:116]   --->   Operation 237 'sub' 'tmp_431' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp_434)   --->   "%tmp_432 = zext i8 %tmp_430 to i176" [mSURF.cpp:116]   --->   Operation 238 'zext' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node tmp_436)   --->   "%tmp_433 = zext i8 %tmp_431 to i176" [mSURF.cpp:116]   --->   Operation 239 'zext' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_434 = lshr i176 %tmp_429, %tmp_432" [mSURF.cpp:116]   --->   Operation 240 'lshr' 'tmp_434' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp_436)   --->   "%tmp_435 = lshr i176 -1, %tmp_433" [mSURF.cpp:116]   --->   Operation 241 'lshr' 'tmp_435' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_436 = and i176 %tmp_434, %tmp_435" [mSURF.cpp:116]   --->   Operation 242 'and' 'tmp_436' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_437 = trunc i176 %tmp_436 to i5" [mSURF.cpp:116]   --->   Operation 243 'trunc' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (2.45ns)   --->   "%tmp_221 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load, i32 %sumBuf_1_load, i32 %sumBuf_2_load, i32 %sumBuf_3_load, i32 %sumBuf_4_load, i32 %sumBuf_5_load, i32 %sumBuf_6_load, i32 %sumBuf_7_load, i32 %sumBuf_8_load, i32 %sumBuf_9_load, i32 %sumBuf_10_load, i32 %sumBuf_11_load, i32 %sumBuf_12_load, i32 %sumBuf_13_load, i32 %sumBuf_14_load, i32 %sumBuf_15_load, i32 %sumBuf_16_load, i32 %sumBuf_17_load, i32 %sumBuf_18_load, i32 %sumBuf_19_load, i32 %sumBuf_20_load, i32 %sumBuf_21_load, i5 %tmp_437)" [mSURF.cpp:116]   --->   Operation 244 'mux' 'tmp_221' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (2.45ns)   --->   "%tmp_222 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_8, i32 %sumBuf_1_load_8, i32 %sumBuf_2_load_8, i32 %sumBuf_3_load_8, i32 %sumBuf_4_load_8, i32 %sumBuf_5_load_8, i32 %sumBuf_6_load_8, i32 %sumBuf_7_load_8, i32 %sumBuf_8_load_8, i32 %sumBuf_9_load_8, i32 %sumBuf_10_load_8, i32 %sumBuf_11_load_8, i32 %sumBuf_12_load_8, i32 %sumBuf_13_load_8, i32 %sumBuf_14_load_8, i32 %sumBuf_15_load_8, i32 %sumBuf_16_load_8, i32 %sumBuf_17_load_8, i32 %sumBuf_18_load_8, i32 %sumBuf_19_load_8, i32 %sumBuf_20_load_8, i32 %sumBuf_21_load_8, i5 %tmp_437)" [mSURF.cpp:117]   --->   Operation 245 'mux' 'tmp_222' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (1.89ns)   --->   "%tmp_152_1 = add nsw i32 %cOffset_cast, %tmp_151_1" [mSURF.cpp:113]   --->   Operation 246 'add' 'tmp_152_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_153_1 = sext i32 %tmp_152_1 to i64" [mSURF.cpp:113]   --->   Operation 247 'sext' 'tmp_153_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.82ns)   --->   "%tmp_15525_1 = add i29 %tmp_438, %tmp_179_cast" [mSURF.cpp:114]   --->   Operation 248 'add' 'tmp_15525_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_156_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_15525_1, i3 0)" [mSURF.cpp:114]   --->   Operation 249 'bitconcatenate' 'tmp_156_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.89ns)   --->   "%Hi_assign_1 = add nsw i32 %tmp_156_1, -1" [mSURF.cpp:114]   --->   Operation 250 'add' 'Hi_assign_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (1.82ns)   --->   "%tmp_15823_1 = add i29 %tmp, %tmp_438" [mSURF.cpp:114]   --->   Operation 251 'add' 'tmp_15823_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_439 = trunc i29 %tmp_15823_1 to i5" [mSURF.cpp:114]   --->   Operation 252 'trunc' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%Lo_assign_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_15823_1, i3 0)" [mSURF.cpp:114]   --->   Operation 253 'bitconcatenate' 'Lo_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.96ns)   --->   "%tmp_440 = icmp ugt i32 %Lo_assign_1, %Hi_assign_1" [mSURF.cpp:114]   --->   Operation 254 'icmp' 'tmp_440' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_441 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_439, i3 0)" [mSURF.cpp:114]   --->   Operation 255 'bitconcatenate' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_442 = trunc i32 %Hi_assign_1 to i8" [mSURF.cpp:114]   --->   Operation 256 'trunc' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (1.30ns)   --->   "%tmp_445 = sub i8 -81, %tmp_441" [mSURF.cpp:114]   --->   Operation 257 'sub' 'tmp_445' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_9 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 258 'getelementptr' 'sumBuf_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [2/2] (2.77ns)   --->   "%sumBuf_0_load_9 = load i32* %sumBuf_0_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 259 'load' 'sumBuf_0_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_9 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 260 'getelementptr' 'sumBuf_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [2/2] (2.77ns)   --->   "%sumBuf_1_load_9 = load i32* %sumBuf_1_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 261 'load' 'sumBuf_1_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_9 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 262 'getelementptr' 'sumBuf_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [2/2] (2.77ns)   --->   "%sumBuf_2_load_9 = load i32* %sumBuf_2_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 263 'load' 'sumBuf_2_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_9 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 264 'getelementptr' 'sumBuf_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [2/2] (2.77ns)   --->   "%sumBuf_3_load_9 = load i32* %sumBuf_3_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 265 'load' 'sumBuf_3_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_9 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 266 'getelementptr' 'sumBuf_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [2/2] (2.77ns)   --->   "%sumBuf_4_load_9 = load i32* %sumBuf_4_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 267 'load' 'sumBuf_4_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_9 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 268 'getelementptr' 'sumBuf_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [2/2] (2.77ns)   --->   "%sumBuf_5_load_9 = load i32* %sumBuf_5_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 269 'load' 'sumBuf_5_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_9 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 270 'getelementptr' 'sumBuf_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [2/2] (2.77ns)   --->   "%sumBuf_6_load_9 = load i32* %sumBuf_6_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 271 'load' 'sumBuf_6_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_9 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 272 'getelementptr' 'sumBuf_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [2/2] (2.77ns)   --->   "%sumBuf_7_load_9 = load i32* %sumBuf_7_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 273 'load' 'sumBuf_7_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_9 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 274 'getelementptr' 'sumBuf_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [2/2] (2.77ns)   --->   "%sumBuf_8_load_9 = load i32* %sumBuf_8_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 275 'load' 'sumBuf_8_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_9 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 276 'getelementptr' 'sumBuf_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [2/2] (2.77ns)   --->   "%sumBuf_9_load_9 = load i32* %sumBuf_9_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 277 'load' 'sumBuf_9_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_9 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 278 'getelementptr' 'sumBuf_10_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [2/2] (2.77ns)   --->   "%sumBuf_10_load_9 = load i32* %sumBuf_10_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 279 'load' 'sumBuf_10_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_9 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 280 'getelementptr' 'sumBuf_11_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [2/2] (2.77ns)   --->   "%sumBuf_11_load_9 = load i32* %sumBuf_11_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 281 'load' 'sumBuf_11_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_9 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 282 'getelementptr' 'sumBuf_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [2/2] (2.77ns)   --->   "%sumBuf_12_load_9 = load i32* %sumBuf_12_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 283 'load' 'sumBuf_12_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_9 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 284 'getelementptr' 'sumBuf_13_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [2/2] (2.77ns)   --->   "%sumBuf_13_load_9 = load i32* %sumBuf_13_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 285 'load' 'sumBuf_13_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_9 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 286 'getelementptr' 'sumBuf_14_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [2/2] (2.77ns)   --->   "%sumBuf_14_load_9 = load i32* %sumBuf_14_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 287 'load' 'sumBuf_14_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_9 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 288 'getelementptr' 'sumBuf_15_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [2/2] (2.77ns)   --->   "%sumBuf_15_load_9 = load i32* %sumBuf_15_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 289 'load' 'sumBuf_15_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_9 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 290 'getelementptr' 'sumBuf_16_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [2/2] (2.77ns)   --->   "%sumBuf_16_load_9 = load i32* %sumBuf_16_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 291 'load' 'sumBuf_16_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_9 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 292 'getelementptr' 'sumBuf_17_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [2/2] (2.77ns)   --->   "%sumBuf_17_load_9 = load i32* %sumBuf_17_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 293 'load' 'sumBuf_17_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_9 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 294 'getelementptr' 'sumBuf_18_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [2/2] (2.77ns)   --->   "%sumBuf_18_load_9 = load i32* %sumBuf_18_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 295 'load' 'sumBuf_18_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_9 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 296 'getelementptr' 'sumBuf_19_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [2/2] (2.77ns)   --->   "%sumBuf_19_load_9 = load i32* %sumBuf_19_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 297 'load' 'sumBuf_19_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_9 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 298 'getelementptr' 'sumBuf_20_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [2/2] (2.77ns)   --->   "%sumBuf_20_load_9 = load i32* %sumBuf_20_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 299 'load' 'sumBuf_20_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_9 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_153_1" [mSURF.cpp:114]   --->   Operation 300 'getelementptr' 'sumBuf_21_addr_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [2/2] (2.77ns)   --->   "%sumBuf_21_load_9 = load i32* %sumBuf_21_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 301 'load' 'sumBuf_21_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 302 [1/1] (1.89ns)   --->   "%tmp_161_1 = add nsw i32 %cOffset_cast, %tmp_160_1" [mSURF.cpp:114]   --->   Operation 302 'add' 'tmp_161_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_162_1 = sext i32 %tmp_161_1 to i64" [mSURF.cpp:114]   --->   Operation 303 'sext' 'tmp_162_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_10 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 304 'getelementptr' 'sumBuf_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [2/2] (2.77ns)   --->   "%sumBuf_0_load_10 = load i32* %sumBuf_0_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 305 'load' 'sumBuf_0_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_10 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 306 'getelementptr' 'sumBuf_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [2/2] (2.77ns)   --->   "%sumBuf_1_load_10 = load i32* %sumBuf_1_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 307 'load' 'sumBuf_1_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_10 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 308 'getelementptr' 'sumBuf_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [2/2] (2.77ns)   --->   "%sumBuf_2_load_10 = load i32* %sumBuf_2_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 309 'load' 'sumBuf_2_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_10 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 310 'getelementptr' 'sumBuf_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [2/2] (2.77ns)   --->   "%sumBuf_3_load_10 = load i32* %sumBuf_3_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 311 'load' 'sumBuf_3_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_10 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 312 'getelementptr' 'sumBuf_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [2/2] (2.77ns)   --->   "%sumBuf_4_load_10 = load i32* %sumBuf_4_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 313 'load' 'sumBuf_4_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_10 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 314 'getelementptr' 'sumBuf_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [2/2] (2.77ns)   --->   "%sumBuf_5_load_10 = load i32* %sumBuf_5_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 315 'load' 'sumBuf_5_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_10 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 316 'getelementptr' 'sumBuf_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [2/2] (2.77ns)   --->   "%sumBuf_6_load_10 = load i32* %sumBuf_6_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 317 'load' 'sumBuf_6_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_10 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 318 'getelementptr' 'sumBuf_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [2/2] (2.77ns)   --->   "%sumBuf_7_load_10 = load i32* %sumBuf_7_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 319 'load' 'sumBuf_7_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_10 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 320 'getelementptr' 'sumBuf_8_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [2/2] (2.77ns)   --->   "%sumBuf_8_load_10 = load i32* %sumBuf_8_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 321 'load' 'sumBuf_8_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_10 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 322 'getelementptr' 'sumBuf_9_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [2/2] (2.77ns)   --->   "%sumBuf_9_load_10 = load i32* %sumBuf_9_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 323 'load' 'sumBuf_9_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_10 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 324 'getelementptr' 'sumBuf_10_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [2/2] (2.77ns)   --->   "%sumBuf_10_load_10 = load i32* %sumBuf_10_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 325 'load' 'sumBuf_10_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_10 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 326 'getelementptr' 'sumBuf_11_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [2/2] (2.77ns)   --->   "%sumBuf_11_load_10 = load i32* %sumBuf_11_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 327 'load' 'sumBuf_11_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_10 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 328 'getelementptr' 'sumBuf_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [2/2] (2.77ns)   --->   "%sumBuf_12_load_10 = load i32* %sumBuf_12_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 329 'load' 'sumBuf_12_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_10 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 330 'getelementptr' 'sumBuf_13_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [2/2] (2.77ns)   --->   "%sumBuf_13_load_10 = load i32* %sumBuf_13_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 331 'load' 'sumBuf_13_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_10 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 332 'getelementptr' 'sumBuf_14_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [2/2] (2.77ns)   --->   "%sumBuf_14_load_10 = load i32* %sumBuf_14_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 333 'load' 'sumBuf_14_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_10 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 334 'getelementptr' 'sumBuf_15_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [2/2] (2.77ns)   --->   "%sumBuf_15_load_10 = load i32* %sumBuf_15_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 335 'load' 'sumBuf_15_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_10 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 336 'getelementptr' 'sumBuf_16_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [2/2] (2.77ns)   --->   "%sumBuf_16_load_10 = load i32* %sumBuf_16_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 337 'load' 'sumBuf_16_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_10 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 338 'getelementptr' 'sumBuf_17_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [2/2] (2.77ns)   --->   "%sumBuf_17_load_10 = load i32* %sumBuf_17_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 339 'load' 'sumBuf_17_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_10 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 340 'getelementptr' 'sumBuf_18_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [2/2] (2.77ns)   --->   "%sumBuf_18_load_10 = load i32* %sumBuf_18_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 341 'load' 'sumBuf_18_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_10 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 342 'getelementptr' 'sumBuf_19_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [2/2] (2.77ns)   --->   "%sumBuf_19_load_10 = load i32* %sumBuf_19_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 343 'load' 'sumBuf_19_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_10 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 344 'getelementptr' 'sumBuf_20_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [2/2] (2.77ns)   --->   "%sumBuf_20_load_10 = load i32* %sumBuf_20_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 345 'load' 'sumBuf_20_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_10 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_162_1" [mSURF.cpp:115]   --->   Operation 346 'getelementptr' 'sumBuf_21_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [2/2] (2.77ns)   --->   "%sumBuf_21_load_10 = load i32* %sumBuf_21_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 347 'load' 'sumBuf_21_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_3 : Operation 348 [1/1] (1.82ns)   --->   "%tmp_17317_1 = add i29 %tmp_457, %tmp_179_cast" [mSURF.cpp:116]   --->   Operation 348 'add' 'tmp_17317_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_174_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_17317_1, i3 0)" [mSURF.cpp:116]   --->   Operation 349 'bitconcatenate' 'tmp_174_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (1.89ns)   --->   "%Hi_assign_5_1 = add nsw i32 %tmp_174_1, -1" [mSURF.cpp:116]   --->   Operation 350 'add' 'Hi_assign_5_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (1.82ns)   --->   "%tmp_17615_1 = add i29 %tmp, %tmp_457" [mSURF.cpp:116]   --->   Operation 351 'add' 'tmp_17615_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_458 = trunc i29 %tmp_17615_1 to i5" [mSURF.cpp:116]   --->   Operation 352 'trunc' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%Lo_assign_5_1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_17615_1, i3 0)" [mSURF.cpp:116]   --->   Operation 353 'bitconcatenate' 'Lo_assign_5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (1.96ns)   --->   "%tmp_459 = icmp ugt i32 %Lo_assign_5_1, %Hi_assign_5_1" [mSURF.cpp:116]   --->   Operation 354 'icmp' 'tmp_459' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_460 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_458, i3 0)" [mSURF.cpp:116]   --->   Operation 355 'bitconcatenate' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_461 = trunc i32 %Hi_assign_5_1 to i8" [mSURF.cpp:116]   --->   Operation 356 'trunc' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (1.30ns)   --->   "%tmp_464 = sub i8 -81, %tmp_460" [mSURF.cpp:116]   --->   Operation 357 'sub' 'tmp_464' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (7.59ns)   --->   "%tmp_151_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_2_read801)" [mSURF.cpp:113]   --->   Operation 358 'call' 'tmp_151_2' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 359 [1/1] (7.59ns)   --->   "%tmp_154_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_3_read_2)" [mSURF.cpp:114]   --->   Operation 359 'call' 'tmp_154_2' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_476 = trunc i32 %tmp_154_2 to i29" [mSURF.cpp:114]   --->   Operation 360 'trunc' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (7.59ns)   --->   "%tmp_160_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_0_read_2)" [mSURF.cpp:114]   --->   Operation 361 'call' 'tmp_160_2' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 362 [1/1] (7.59ns)   --->   "%tmp_172_2 = call fastcc i32 @__hls_fptosi_float_i(float %box_2_1_read_2)" [mSURF.cpp:116]   --->   Operation 362 'call' 'tmp_172_2' <Predicate = true> <Delay = 7.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_495 = trunc i32 %tmp_172_2 to i29" [mSURF.cpp:116]   --->   Operation 363 'trunc' 'tmp_495' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.64>
ST_4 : Operation 364 [1/1] (1.89ns)   --->   "%tmp_99 = sub i32 %tmp_219, %tmp_220" [mSURF.cpp:115]   --->   Operation 364 'sub' 'tmp_99' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_100 = sub i32 %tmp_99, %tmp_221" [mSURF.cpp:116]   --->   Operation 365 'sub' 'tmp_100' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 366 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_101 = add i32 %tmp_222, %tmp_100" [mSURF.cpp:117]   --->   Operation 366 'add' 'tmp_101' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node tmp_453)   --->   "%tmp_443 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:114]   --->   Operation 367 'partselect' 'tmp_443' <Predicate = (tmp_440)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (1.30ns)   --->   "%tmp_444 = sub i8 %tmp_441, %tmp_442" [mSURF.cpp:114]   --->   Operation 368 'sub' 'tmp_444' <Predicate = (tmp_440)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (1.30ns)   --->   "%tmp_446 = sub i8 %tmp_442, %tmp_441" [mSURF.cpp:114]   --->   Operation 369 'sub' 'tmp_446' <Predicate = (!tmp_440)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node tmp_450)   --->   "%tmp_447 = select i1 %tmp_440, i8 %tmp_444, i8 %tmp_446" [mSURF.cpp:114]   --->   Operation 370 'select' 'tmp_447' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node tmp_453)   --->   "%tmp_448 = select i1 %tmp_440, i176 %tmp_443, i176 %sumBufIndex_V_read" [mSURF.cpp:114]   --->   Operation 371 'select' 'tmp_448' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node tmp_453)   --->   "%tmp_449 = select i1 %tmp_440, i8 %tmp_445, i8 %tmp_441" [mSURF.cpp:114]   --->   Operation 372 'select' 'tmp_449' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_450 = sub i8 -81, %tmp_447" [mSURF.cpp:114]   --->   Operation 373 'sub' 'tmp_450' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node tmp_453)   --->   "%tmp_451 = zext i8 %tmp_449 to i176" [mSURF.cpp:114]   --->   Operation 374 'zext' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node tmp_455)   --->   "%tmp_452 = zext i8 %tmp_450 to i176" [mSURF.cpp:114]   --->   Operation 375 'zext' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_453 = lshr i176 %tmp_448, %tmp_451" [mSURF.cpp:114]   --->   Operation 376 'lshr' 'tmp_453' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node tmp_455)   --->   "%tmp_454 = lshr i176 -1, %tmp_452" [mSURF.cpp:114]   --->   Operation 377 'lshr' 'tmp_454' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_455 = and i176 %tmp_453, %tmp_454" [mSURF.cpp:114]   --->   Operation 378 'and' 'tmp_455' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_456 = trunc i176 %tmp_455 to i5" [mSURF.cpp:114]   --->   Operation 379 'trunc' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/2] (2.77ns)   --->   "%sumBuf_0_load_9 = load i32* %sumBuf_0_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 380 'load' 'sumBuf_0_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 381 [1/2] (2.77ns)   --->   "%sumBuf_1_load_9 = load i32* %sumBuf_1_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 381 'load' 'sumBuf_1_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 382 [1/2] (2.77ns)   --->   "%sumBuf_2_load_9 = load i32* %sumBuf_2_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 382 'load' 'sumBuf_2_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 383 [1/2] (2.77ns)   --->   "%sumBuf_3_load_9 = load i32* %sumBuf_3_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 383 'load' 'sumBuf_3_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 384 [1/2] (2.77ns)   --->   "%sumBuf_4_load_9 = load i32* %sumBuf_4_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 384 'load' 'sumBuf_4_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 385 [1/2] (2.77ns)   --->   "%sumBuf_5_load_9 = load i32* %sumBuf_5_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 385 'load' 'sumBuf_5_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 386 [1/2] (2.77ns)   --->   "%sumBuf_6_load_9 = load i32* %sumBuf_6_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 386 'load' 'sumBuf_6_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 387 [1/2] (2.77ns)   --->   "%sumBuf_7_load_9 = load i32* %sumBuf_7_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 387 'load' 'sumBuf_7_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 388 [1/2] (2.77ns)   --->   "%sumBuf_8_load_9 = load i32* %sumBuf_8_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 388 'load' 'sumBuf_8_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 389 [1/2] (2.77ns)   --->   "%sumBuf_9_load_9 = load i32* %sumBuf_9_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 389 'load' 'sumBuf_9_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 390 [1/2] (2.77ns)   --->   "%sumBuf_10_load_9 = load i32* %sumBuf_10_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 390 'load' 'sumBuf_10_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 391 [1/2] (2.77ns)   --->   "%sumBuf_11_load_9 = load i32* %sumBuf_11_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 391 'load' 'sumBuf_11_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 392 [1/2] (2.77ns)   --->   "%sumBuf_12_load_9 = load i32* %sumBuf_12_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 392 'load' 'sumBuf_12_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 393 [1/2] (2.77ns)   --->   "%sumBuf_13_load_9 = load i32* %sumBuf_13_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 393 'load' 'sumBuf_13_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 394 [1/2] (2.77ns)   --->   "%sumBuf_14_load_9 = load i32* %sumBuf_14_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 394 'load' 'sumBuf_14_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 395 [1/2] (2.77ns)   --->   "%sumBuf_15_load_9 = load i32* %sumBuf_15_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 395 'load' 'sumBuf_15_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 396 [1/2] (2.77ns)   --->   "%sumBuf_16_load_9 = load i32* %sumBuf_16_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 396 'load' 'sumBuf_16_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 397 [1/2] (2.77ns)   --->   "%sumBuf_17_load_9 = load i32* %sumBuf_17_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 397 'load' 'sumBuf_17_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 398 [1/2] (2.77ns)   --->   "%sumBuf_18_load_9 = load i32* %sumBuf_18_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 398 'load' 'sumBuf_18_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 399 [1/2] (2.77ns)   --->   "%sumBuf_19_load_9 = load i32* %sumBuf_19_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 399 'load' 'sumBuf_19_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 400 [1/2] (2.77ns)   --->   "%sumBuf_20_load_9 = load i32* %sumBuf_20_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 400 'load' 'sumBuf_20_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 401 [1/2] (2.77ns)   --->   "%sumBuf_21_load_9 = load i32* %sumBuf_21_addr_9, align 4" [mSURF.cpp:114]   --->   Operation 401 'load' 'sumBuf_21_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 402 [1/1] (2.45ns)   --->   "%tmp_223 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_9, i32 %sumBuf_1_load_9, i32 %sumBuf_2_load_9, i32 %sumBuf_3_load_9, i32 %sumBuf_4_load_9, i32 %sumBuf_5_load_9, i32 %sumBuf_6_load_9, i32 %sumBuf_7_load_9, i32 %sumBuf_8_load_9, i32 %sumBuf_9_load_9, i32 %sumBuf_10_load_9, i32 %sumBuf_11_load_9, i32 %sumBuf_12_load_9, i32 %sumBuf_13_load_9, i32 %sumBuf_14_load_9, i32 %sumBuf_15_load_9, i32 %sumBuf_16_load_9, i32 %sumBuf_17_load_9, i32 %sumBuf_18_load_9, i32 %sumBuf_19_load_9, i32 %sumBuf_20_load_9, i32 %sumBuf_21_load_9, i5 %tmp_456)" [mSURF.cpp:114]   --->   Operation 402 'mux' 'tmp_223' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/2] (2.77ns)   --->   "%sumBuf_0_load_10 = load i32* %sumBuf_0_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 403 'load' 'sumBuf_0_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 404 [1/2] (2.77ns)   --->   "%sumBuf_1_load_10 = load i32* %sumBuf_1_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 404 'load' 'sumBuf_1_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 405 [1/2] (2.77ns)   --->   "%sumBuf_2_load_10 = load i32* %sumBuf_2_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 405 'load' 'sumBuf_2_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 406 [1/2] (2.77ns)   --->   "%sumBuf_3_load_10 = load i32* %sumBuf_3_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 406 'load' 'sumBuf_3_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 407 [1/2] (2.77ns)   --->   "%sumBuf_4_load_10 = load i32* %sumBuf_4_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 407 'load' 'sumBuf_4_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 408 [1/2] (2.77ns)   --->   "%sumBuf_5_load_10 = load i32* %sumBuf_5_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 408 'load' 'sumBuf_5_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 409 [1/2] (2.77ns)   --->   "%sumBuf_6_load_10 = load i32* %sumBuf_6_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 409 'load' 'sumBuf_6_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 410 [1/2] (2.77ns)   --->   "%sumBuf_7_load_10 = load i32* %sumBuf_7_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 410 'load' 'sumBuf_7_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 411 [1/2] (2.77ns)   --->   "%sumBuf_8_load_10 = load i32* %sumBuf_8_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 411 'load' 'sumBuf_8_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 412 [1/2] (2.77ns)   --->   "%sumBuf_9_load_10 = load i32* %sumBuf_9_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 412 'load' 'sumBuf_9_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 413 [1/2] (2.77ns)   --->   "%sumBuf_10_load_10 = load i32* %sumBuf_10_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 413 'load' 'sumBuf_10_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 414 [1/2] (2.77ns)   --->   "%sumBuf_11_load_10 = load i32* %sumBuf_11_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 414 'load' 'sumBuf_11_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 415 [1/2] (2.77ns)   --->   "%sumBuf_12_load_10 = load i32* %sumBuf_12_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 415 'load' 'sumBuf_12_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 416 [1/2] (2.77ns)   --->   "%sumBuf_13_load_10 = load i32* %sumBuf_13_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 416 'load' 'sumBuf_13_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 417 [1/2] (2.77ns)   --->   "%sumBuf_14_load_10 = load i32* %sumBuf_14_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 417 'load' 'sumBuf_14_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 418 [1/2] (2.77ns)   --->   "%sumBuf_15_load_10 = load i32* %sumBuf_15_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 418 'load' 'sumBuf_15_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 419 [1/2] (2.77ns)   --->   "%sumBuf_16_load_10 = load i32* %sumBuf_16_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 419 'load' 'sumBuf_16_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 420 [1/2] (2.77ns)   --->   "%sumBuf_17_load_10 = load i32* %sumBuf_17_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 420 'load' 'sumBuf_17_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 421 [1/2] (2.77ns)   --->   "%sumBuf_18_load_10 = load i32* %sumBuf_18_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 421 'load' 'sumBuf_18_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 422 [1/2] (2.77ns)   --->   "%sumBuf_19_load_10 = load i32* %sumBuf_19_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 422 'load' 'sumBuf_19_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 423 [1/2] (2.77ns)   --->   "%sumBuf_20_load_10 = load i32* %sumBuf_20_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 423 'load' 'sumBuf_20_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 424 [1/2] (2.77ns)   --->   "%sumBuf_21_load_10 = load i32* %sumBuf_21_addr_10, align 4" [mSURF.cpp:115]   --->   Operation 424 'load' 'sumBuf_21_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 425 [1/1] (2.45ns)   --->   "%tmp_224 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_10, i32 %sumBuf_1_load_10, i32 %sumBuf_2_load_10, i32 %sumBuf_3_load_10, i32 %sumBuf_4_load_10, i32 %sumBuf_5_load_10, i32 %sumBuf_6_load_10, i32 %sumBuf_7_load_10, i32 %sumBuf_8_load_10, i32 %sumBuf_9_load_10, i32 %sumBuf_10_load_10, i32 %sumBuf_11_load_10, i32 %sumBuf_12_load_10, i32 %sumBuf_13_load_10, i32 %sumBuf_14_load_10, i32 %sumBuf_15_load_10, i32 %sumBuf_16_load_10, i32 %sumBuf_17_load_10, i32 %sumBuf_18_load_10, i32 %sumBuf_19_load_10, i32 %sumBuf_20_load_10, i32 %sumBuf_21_load_10, i5 %tmp_456)" [mSURF.cpp:115]   --->   Operation 425 'mux' 'tmp_224' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node tmp_472)   --->   "%tmp_462 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:116]   --->   Operation 426 'partselect' 'tmp_462' <Predicate = (tmp_459)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (1.30ns)   --->   "%tmp_463 = sub i8 %tmp_460, %tmp_461" [mSURF.cpp:116]   --->   Operation 427 'sub' 'tmp_463' <Predicate = (tmp_459)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (1.30ns)   --->   "%tmp_465 = sub i8 %tmp_461, %tmp_460" [mSURF.cpp:116]   --->   Operation 428 'sub' 'tmp_465' <Predicate = (!tmp_459)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node tmp_469)   --->   "%tmp_466 = select i1 %tmp_459, i8 %tmp_463, i8 %tmp_465" [mSURF.cpp:116]   --->   Operation 429 'select' 'tmp_466' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node tmp_472)   --->   "%tmp_467 = select i1 %tmp_459, i176 %tmp_462, i176 %sumBufIndex_V_read" [mSURF.cpp:116]   --->   Operation 430 'select' 'tmp_467' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node tmp_472)   --->   "%tmp_468 = select i1 %tmp_459, i8 %tmp_464, i8 %tmp_460" [mSURF.cpp:116]   --->   Operation 431 'select' 'tmp_468' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_469 = sub i8 -81, %tmp_466" [mSURF.cpp:116]   --->   Operation 432 'sub' 'tmp_469' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node tmp_472)   --->   "%tmp_470 = zext i8 %tmp_468 to i176" [mSURF.cpp:116]   --->   Operation 433 'zext' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node tmp_474)   --->   "%tmp_471 = zext i8 %tmp_469 to i176" [mSURF.cpp:116]   --->   Operation 434 'zext' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_472 = lshr i176 %tmp_467, %tmp_470" [mSURF.cpp:116]   --->   Operation 435 'lshr' 'tmp_472' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node tmp_474)   --->   "%tmp_473 = lshr i176 -1, %tmp_471" [mSURF.cpp:116]   --->   Operation 436 'lshr' 'tmp_473' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_474 = and i176 %tmp_472, %tmp_473" [mSURF.cpp:116]   --->   Operation 437 'and' 'tmp_474' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_475 = trunc i176 %tmp_474 to i5" [mSURF.cpp:116]   --->   Operation 438 'trunc' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (2.45ns)   --->   "%tmp_225 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_9, i32 %sumBuf_1_load_9, i32 %sumBuf_2_load_9, i32 %sumBuf_3_load_9, i32 %sumBuf_4_load_9, i32 %sumBuf_5_load_9, i32 %sumBuf_6_load_9, i32 %sumBuf_7_load_9, i32 %sumBuf_8_load_9, i32 %sumBuf_9_load_9, i32 %sumBuf_10_load_9, i32 %sumBuf_11_load_9, i32 %sumBuf_12_load_9, i32 %sumBuf_13_load_9, i32 %sumBuf_14_load_9, i32 %sumBuf_15_load_9, i32 %sumBuf_16_load_9, i32 %sumBuf_17_load_9, i32 %sumBuf_18_load_9, i32 %sumBuf_19_load_9, i32 %sumBuf_20_load_9, i32 %sumBuf_21_load_9, i5 %tmp_475)" [mSURF.cpp:116]   --->   Operation 439 'mux' 'tmp_225' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (2.45ns)   --->   "%tmp_226 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_10, i32 %sumBuf_1_load_10, i32 %sumBuf_2_load_10, i32 %sumBuf_3_load_10, i32 %sumBuf_4_load_10, i32 %sumBuf_5_load_10, i32 %sumBuf_6_load_10, i32 %sumBuf_7_load_10, i32 %sumBuf_8_load_10, i32 %sumBuf_9_load_10, i32 %sumBuf_10_load_10, i32 %sumBuf_11_load_10, i32 %sumBuf_12_load_10, i32 %sumBuf_13_load_10, i32 %sumBuf_14_load_10, i32 %sumBuf_15_load_10, i32 %sumBuf_16_load_10, i32 %sumBuf_17_load_10, i32 %sumBuf_18_load_10, i32 %sumBuf_19_load_10, i32 %sumBuf_20_load_10, i32 %sumBuf_21_load_10, i5 %tmp_475)" [mSURF.cpp:117]   --->   Operation 440 'mux' 'tmp_226' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (1.89ns)   --->   "%tmp_152_2 = add nsw i32 %cOffset_cast, %tmp_151_2" [mSURF.cpp:113]   --->   Operation 441 'add' 'tmp_152_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_153_2 = sext i32 %tmp_152_2 to i64" [mSURF.cpp:113]   --->   Operation 442 'sext' 'tmp_153_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (1.82ns)   --->   "%tmp_15525_2 = add i29 %tmp_476, %tmp_179_cast" [mSURF.cpp:114]   --->   Operation 443 'add' 'tmp_15525_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_156_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_15525_2, i3 0)" [mSURF.cpp:114]   --->   Operation 444 'bitconcatenate' 'tmp_156_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (1.89ns)   --->   "%Hi_assign_2 = add nsw i32 %tmp_156_2, -1" [mSURF.cpp:114]   --->   Operation 445 'add' 'Hi_assign_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (1.82ns)   --->   "%tmp_15823_2 = add i29 %tmp, %tmp_476" [mSURF.cpp:114]   --->   Operation 446 'add' 'tmp_15823_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_477 = trunc i29 %tmp_15823_2 to i5" [mSURF.cpp:114]   --->   Operation 447 'trunc' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%Lo_assign_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_15823_2, i3 0)" [mSURF.cpp:114]   --->   Operation 448 'bitconcatenate' 'Lo_assign_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (1.96ns)   --->   "%tmp_478 = icmp ugt i32 %Lo_assign_2, %Hi_assign_2" [mSURF.cpp:114]   --->   Operation 449 'icmp' 'tmp_478' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_479 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_477, i3 0)" [mSURF.cpp:114]   --->   Operation 450 'bitconcatenate' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_480 = trunc i32 %Hi_assign_2 to i8" [mSURF.cpp:114]   --->   Operation 451 'trunc' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (1.30ns)   --->   "%tmp_483 = sub i8 -81, %tmp_479" [mSURF.cpp:114]   --->   Operation 452 'sub' 'tmp_483' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_11 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 453 'getelementptr' 'sumBuf_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 454 [2/2] (2.77ns)   --->   "%sumBuf_0_load_11 = load i32* %sumBuf_0_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 454 'load' 'sumBuf_0_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_11 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 455 'getelementptr' 'sumBuf_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [2/2] (2.77ns)   --->   "%sumBuf_1_load_11 = load i32* %sumBuf_1_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 456 'load' 'sumBuf_1_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_11 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 457 'getelementptr' 'sumBuf_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [2/2] (2.77ns)   --->   "%sumBuf_2_load_11 = load i32* %sumBuf_2_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 458 'load' 'sumBuf_2_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_11 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 459 'getelementptr' 'sumBuf_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 460 [2/2] (2.77ns)   --->   "%sumBuf_3_load_11 = load i32* %sumBuf_3_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 460 'load' 'sumBuf_3_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_11 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 461 'getelementptr' 'sumBuf_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 462 [2/2] (2.77ns)   --->   "%sumBuf_4_load_11 = load i32* %sumBuf_4_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 462 'load' 'sumBuf_4_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_11 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 463 'getelementptr' 'sumBuf_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [2/2] (2.77ns)   --->   "%sumBuf_5_load_11 = load i32* %sumBuf_5_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 464 'load' 'sumBuf_5_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_11 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 465 'getelementptr' 'sumBuf_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 466 [2/2] (2.77ns)   --->   "%sumBuf_6_load_11 = load i32* %sumBuf_6_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 466 'load' 'sumBuf_6_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_11 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 467 'getelementptr' 'sumBuf_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [2/2] (2.77ns)   --->   "%sumBuf_7_load_11 = load i32* %sumBuf_7_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 468 'load' 'sumBuf_7_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_11 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 469 'getelementptr' 'sumBuf_8_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [2/2] (2.77ns)   --->   "%sumBuf_8_load_11 = load i32* %sumBuf_8_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 470 'load' 'sumBuf_8_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_11 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 471 'getelementptr' 'sumBuf_9_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [2/2] (2.77ns)   --->   "%sumBuf_9_load_11 = load i32* %sumBuf_9_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 472 'load' 'sumBuf_9_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_11 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 473 'getelementptr' 'sumBuf_10_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 474 [2/2] (2.77ns)   --->   "%sumBuf_10_load_11 = load i32* %sumBuf_10_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 474 'load' 'sumBuf_10_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_11 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 475 'getelementptr' 'sumBuf_11_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [2/2] (2.77ns)   --->   "%sumBuf_11_load_11 = load i32* %sumBuf_11_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 476 'load' 'sumBuf_11_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_11 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 477 'getelementptr' 'sumBuf_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 478 [2/2] (2.77ns)   --->   "%sumBuf_12_load_11 = load i32* %sumBuf_12_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 478 'load' 'sumBuf_12_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_11 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 479 'getelementptr' 'sumBuf_13_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 480 [2/2] (2.77ns)   --->   "%sumBuf_13_load_11 = load i32* %sumBuf_13_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 480 'load' 'sumBuf_13_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_11 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 481 'getelementptr' 'sumBuf_14_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [2/2] (2.77ns)   --->   "%sumBuf_14_load_11 = load i32* %sumBuf_14_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 482 'load' 'sumBuf_14_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_11 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 483 'getelementptr' 'sumBuf_15_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [2/2] (2.77ns)   --->   "%sumBuf_15_load_11 = load i32* %sumBuf_15_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 484 'load' 'sumBuf_15_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_11 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 485 'getelementptr' 'sumBuf_16_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [2/2] (2.77ns)   --->   "%sumBuf_16_load_11 = load i32* %sumBuf_16_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 486 'load' 'sumBuf_16_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_11 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 487 'getelementptr' 'sumBuf_17_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [2/2] (2.77ns)   --->   "%sumBuf_17_load_11 = load i32* %sumBuf_17_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 488 'load' 'sumBuf_17_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_11 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 489 'getelementptr' 'sumBuf_18_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [2/2] (2.77ns)   --->   "%sumBuf_18_load_11 = load i32* %sumBuf_18_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 490 'load' 'sumBuf_18_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_11 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 491 'getelementptr' 'sumBuf_19_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 492 [2/2] (2.77ns)   --->   "%sumBuf_19_load_11 = load i32* %sumBuf_19_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 492 'load' 'sumBuf_19_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_11 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 493 'getelementptr' 'sumBuf_20_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [2/2] (2.77ns)   --->   "%sumBuf_20_load_11 = load i32* %sumBuf_20_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 494 'load' 'sumBuf_20_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_11 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_153_2" [mSURF.cpp:114]   --->   Operation 495 'getelementptr' 'sumBuf_21_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [2/2] (2.77ns)   --->   "%sumBuf_21_load_11 = load i32* %sumBuf_21_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 496 'load' 'sumBuf_21_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 497 [1/1] (1.89ns)   --->   "%tmp_161_2 = add nsw i32 %cOffset_cast, %tmp_160_2" [mSURF.cpp:114]   --->   Operation 497 'add' 'tmp_161_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_162_2 = sext i32 %tmp_161_2 to i64" [mSURF.cpp:114]   --->   Operation 498 'sext' 'tmp_162_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%sumBuf_0_addr_12 = getelementptr [801 x i32]* %sumBuf_0, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 499 'getelementptr' 'sumBuf_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [2/2] (2.77ns)   --->   "%sumBuf_0_load_12 = load i32* %sumBuf_0_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 500 'load' 'sumBuf_0_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%sumBuf_1_addr_12 = getelementptr [801 x i32]* %sumBuf_1, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 501 'getelementptr' 'sumBuf_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 502 [2/2] (2.77ns)   --->   "%sumBuf_1_load_12 = load i32* %sumBuf_1_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 502 'load' 'sumBuf_1_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%sumBuf_2_addr_12 = getelementptr [801 x i32]* %sumBuf_2, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 503 'getelementptr' 'sumBuf_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 504 [2/2] (2.77ns)   --->   "%sumBuf_2_load_12 = load i32* %sumBuf_2_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 504 'load' 'sumBuf_2_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%sumBuf_3_addr_12 = getelementptr [801 x i32]* %sumBuf_3, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 505 'getelementptr' 'sumBuf_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [2/2] (2.77ns)   --->   "%sumBuf_3_load_12 = load i32* %sumBuf_3_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 506 'load' 'sumBuf_3_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%sumBuf_4_addr_12 = getelementptr [801 x i32]* %sumBuf_4, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 507 'getelementptr' 'sumBuf_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 508 [2/2] (2.77ns)   --->   "%sumBuf_4_load_12 = load i32* %sumBuf_4_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 508 'load' 'sumBuf_4_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%sumBuf_5_addr_12 = getelementptr [801 x i32]* %sumBuf_5, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 509 'getelementptr' 'sumBuf_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 510 [2/2] (2.77ns)   --->   "%sumBuf_5_load_12 = load i32* %sumBuf_5_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 510 'load' 'sumBuf_5_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%sumBuf_6_addr_12 = getelementptr [801 x i32]* %sumBuf_6, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 511 'getelementptr' 'sumBuf_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [2/2] (2.77ns)   --->   "%sumBuf_6_load_12 = load i32* %sumBuf_6_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 512 'load' 'sumBuf_6_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%sumBuf_7_addr_12 = getelementptr [801 x i32]* %sumBuf_7, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 513 'getelementptr' 'sumBuf_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 514 [2/2] (2.77ns)   --->   "%sumBuf_7_load_12 = load i32* %sumBuf_7_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 514 'load' 'sumBuf_7_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%sumBuf_8_addr_12 = getelementptr [801 x i32]* %sumBuf_8, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 515 'getelementptr' 'sumBuf_8_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 516 [2/2] (2.77ns)   --->   "%sumBuf_8_load_12 = load i32* %sumBuf_8_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 516 'load' 'sumBuf_8_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%sumBuf_9_addr_12 = getelementptr [801 x i32]* %sumBuf_9, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 517 'getelementptr' 'sumBuf_9_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [2/2] (2.77ns)   --->   "%sumBuf_9_load_12 = load i32* %sumBuf_9_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 518 'load' 'sumBuf_9_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%sumBuf_10_addr_12 = getelementptr [801 x i32]* %sumBuf_10, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 519 'getelementptr' 'sumBuf_10_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [2/2] (2.77ns)   --->   "%sumBuf_10_load_12 = load i32* %sumBuf_10_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 520 'load' 'sumBuf_10_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%sumBuf_11_addr_12 = getelementptr [801 x i32]* %sumBuf_11, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 521 'getelementptr' 'sumBuf_11_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 522 [2/2] (2.77ns)   --->   "%sumBuf_11_load_12 = load i32* %sumBuf_11_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 522 'load' 'sumBuf_11_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%sumBuf_12_addr_12 = getelementptr [801 x i32]* %sumBuf_12, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 523 'getelementptr' 'sumBuf_12_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [2/2] (2.77ns)   --->   "%sumBuf_12_load_12 = load i32* %sumBuf_12_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 524 'load' 'sumBuf_12_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%sumBuf_13_addr_12 = getelementptr [801 x i32]* %sumBuf_13, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 525 'getelementptr' 'sumBuf_13_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 526 [2/2] (2.77ns)   --->   "%sumBuf_13_load_12 = load i32* %sumBuf_13_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 526 'load' 'sumBuf_13_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%sumBuf_14_addr_12 = getelementptr [801 x i32]* %sumBuf_14, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 527 'getelementptr' 'sumBuf_14_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [2/2] (2.77ns)   --->   "%sumBuf_14_load_12 = load i32* %sumBuf_14_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 528 'load' 'sumBuf_14_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%sumBuf_15_addr_12 = getelementptr [801 x i32]* %sumBuf_15, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 529 'getelementptr' 'sumBuf_15_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [2/2] (2.77ns)   --->   "%sumBuf_15_load_12 = load i32* %sumBuf_15_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 530 'load' 'sumBuf_15_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%sumBuf_16_addr_12 = getelementptr [801 x i32]* %sumBuf_16, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 531 'getelementptr' 'sumBuf_16_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 532 [2/2] (2.77ns)   --->   "%sumBuf_16_load_12 = load i32* %sumBuf_16_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 532 'load' 'sumBuf_16_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%sumBuf_17_addr_12 = getelementptr [801 x i32]* %sumBuf_17, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 533 'getelementptr' 'sumBuf_17_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 534 [2/2] (2.77ns)   --->   "%sumBuf_17_load_12 = load i32* %sumBuf_17_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 534 'load' 'sumBuf_17_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%sumBuf_18_addr_12 = getelementptr [801 x i32]* %sumBuf_18, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 535 'getelementptr' 'sumBuf_18_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [2/2] (2.77ns)   --->   "%sumBuf_18_load_12 = load i32* %sumBuf_18_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 536 'load' 'sumBuf_18_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%sumBuf_19_addr_12 = getelementptr [801 x i32]* %sumBuf_19, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 537 'getelementptr' 'sumBuf_19_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 538 [2/2] (2.77ns)   --->   "%sumBuf_19_load_12 = load i32* %sumBuf_19_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 538 'load' 'sumBuf_19_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%sumBuf_20_addr_12 = getelementptr [801 x i32]* %sumBuf_20, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 539 'getelementptr' 'sumBuf_20_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 540 [2/2] (2.77ns)   --->   "%sumBuf_20_load_12 = load i32* %sumBuf_20_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 540 'load' 'sumBuf_20_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%sumBuf_21_addr_12 = getelementptr [801 x i32]* %sumBuf_21, i64 0, i64 %tmp_162_2" [mSURF.cpp:115]   --->   Operation 541 'getelementptr' 'sumBuf_21_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [2/2] (2.77ns)   --->   "%sumBuf_21_load_12 = load i32* %sumBuf_21_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 542 'load' 'sumBuf_21_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_4 : Operation 543 [1/1] (1.82ns)   --->   "%tmp_17317_2 = add i29 %tmp_495, %tmp_179_cast" [mSURF.cpp:116]   --->   Operation 543 'add' 'tmp_17317_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_174_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_17317_2, i3 0)" [mSURF.cpp:116]   --->   Operation 544 'bitconcatenate' 'tmp_174_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (1.89ns)   --->   "%Hi_assign_5_2 = add nsw i32 %tmp_174_2, -1" [mSURF.cpp:116]   --->   Operation 545 'add' 'Hi_assign_5_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/1] (1.82ns)   --->   "%tmp_17615_2 = add i29 %tmp, %tmp_495" [mSURF.cpp:116]   --->   Operation 546 'add' 'tmp_17615_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_496 = trunc i29 %tmp_17615_2 to i5" [mSURF.cpp:116]   --->   Operation 547 'trunc' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%Lo_assign_5_2 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_17615_2, i3 0)" [mSURF.cpp:116]   --->   Operation 548 'bitconcatenate' 'Lo_assign_5_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (1.96ns)   --->   "%tmp_497 = icmp ugt i32 %Lo_assign_5_2, %Hi_assign_5_2" [mSURF.cpp:116]   --->   Operation 549 'icmp' 'tmp_497' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_498 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_496, i3 0)" [mSURF.cpp:116]   --->   Operation 550 'bitconcatenate' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_499 = trunc i32 %Hi_assign_5_2 to i8" [mSURF.cpp:116]   --->   Operation 551 'trunc' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (1.30ns)   --->   "%tmp_502 = sub i8 -81, %tmp_498" [mSURF.cpp:116]   --->   Operation 552 'sub' 'tmp_502' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.64>
ST_5 : Operation 553 [4/4] (8.08ns)   --->   "%tmp_102 = sitofp i32 %tmp_101 to float" [mSURF.cpp:117]   --->   Operation 553 'sitofp' 'tmp_102' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (1.89ns)   --->   "%tmp_187_1 = sub i32 %tmp_223, %tmp_224" [mSURF.cpp:115]   --->   Operation 554 'sub' 'tmp_187_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_188_1 = sub i32 %tmp_187_1, %tmp_225" [mSURF.cpp:116]   --->   Operation 555 'sub' 'tmp_188_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 556 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_189_1 = add i32 %tmp_226, %tmp_188_1" [mSURF.cpp:117]   --->   Operation 556 'add' 'tmp_189_1' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node tmp_491)   --->   "%tmp_481 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:114]   --->   Operation 557 'partselect' 'tmp_481' <Predicate = (tmp_478)> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (1.30ns)   --->   "%tmp_482 = sub i8 %tmp_479, %tmp_480" [mSURF.cpp:114]   --->   Operation 558 'sub' 'tmp_482' <Predicate = (tmp_478)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (1.30ns)   --->   "%tmp_484 = sub i8 %tmp_480, %tmp_479" [mSURF.cpp:114]   --->   Operation 559 'sub' 'tmp_484' <Predicate = (!tmp_478)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node tmp_488)   --->   "%tmp_485 = select i1 %tmp_478, i8 %tmp_482, i8 %tmp_484" [mSURF.cpp:114]   --->   Operation 560 'select' 'tmp_485' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node tmp_491)   --->   "%tmp_486 = select i1 %tmp_478, i176 %tmp_481, i176 %sumBufIndex_V_read" [mSURF.cpp:114]   --->   Operation 561 'select' 'tmp_486' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node tmp_491)   --->   "%tmp_487 = select i1 %tmp_478, i8 %tmp_483, i8 %tmp_479" [mSURF.cpp:114]   --->   Operation 562 'select' 'tmp_487' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_488 = sub i8 -81, %tmp_485" [mSURF.cpp:114]   --->   Operation 563 'sub' 'tmp_488' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node tmp_491)   --->   "%tmp_489 = zext i8 %tmp_487 to i176" [mSURF.cpp:114]   --->   Operation 564 'zext' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node tmp_493)   --->   "%tmp_490 = zext i8 %tmp_488 to i176" [mSURF.cpp:114]   --->   Operation 565 'zext' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_491 = lshr i176 %tmp_486, %tmp_489" [mSURF.cpp:114]   --->   Operation 566 'lshr' 'tmp_491' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node tmp_493)   --->   "%tmp_492 = lshr i176 -1, %tmp_490" [mSURF.cpp:114]   --->   Operation 567 'lshr' 'tmp_492' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_493 = and i176 %tmp_491, %tmp_492" [mSURF.cpp:114]   --->   Operation 568 'and' 'tmp_493' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_494 = trunc i176 %tmp_493 to i5" [mSURF.cpp:114]   --->   Operation 569 'trunc' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [1/2] (2.77ns)   --->   "%sumBuf_0_load_11 = load i32* %sumBuf_0_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 570 'load' 'sumBuf_0_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 571 [1/2] (2.77ns)   --->   "%sumBuf_1_load_11 = load i32* %sumBuf_1_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 571 'load' 'sumBuf_1_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 572 [1/2] (2.77ns)   --->   "%sumBuf_2_load_11 = load i32* %sumBuf_2_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 572 'load' 'sumBuf_2_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 573 [1/2] (2.77ns)   --->   "%sumBuf_3_load_11 = load i32* %sumBuf_3_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 573 'load' 'sumBuf_3_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 574 [1/2] (2.77ns)   --->   "%sumBuf_4_load_11 = load i32* %sumBuf_4_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 574 'load' 'sumBuf_4_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 575 [1/2] (2.77ns)   --->   "%sumBuf_5_load_11 = load i32* %sumBuf_5_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 575 'load' 'sumBuf_5_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 576 [1/2] (2.77ns)   --->   "%sumBuf_6_load_11 = load i32* %sumBuf_6_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 576 'load' 'sumBuf_6_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 577 [1/2] (2.77ns)   --->   "%sumBuf_7_load_11 = load i32* %sumBuf_7_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 577 'load' 'sumBuf_7_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 578 [1/2] (2.77ns)   --->   "%sumBuf_8_load_11 = load i32* %sumBuf_8_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 578 'load' 'sumBuf_8_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 579 [1/2] (2.77ns)   --->   "%sumBuf_9_load_11 = load i32* %sumBuf_9_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 579 'load' 'sumBuf_9_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 580 [1/2] (2.77ns)   --->   "%sumBuf_10_load_11 = load i32* %sumBuf_10_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 580 'load' 'sumBuf_10_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 581 [1/2] (2.77ns)   --->   "%sumBuf_11_load_11 = load i32* %sumBuf_11_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 581 'load' 'sumBuf_11_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 582 [1/2] (2.77ns)   --->   "%sumBuf_12_load_11 = load i32* %sumBuf_12_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 582 'load' 'sumBuf_12_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 583 [1/2] (2.77ns)   --->   "%sumBuf_13_load_11 = load i32* %sumBuf_13_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 583 'load' 'sumBuf_13_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 584 [1/2] (2.77ns)   --->   "%sumBuf_14_load_11 = load i32* %sumBuf_14_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 584 'load' 'sumBuf_14_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 585 [1/2] (2.77ns)   --->   "%sumBuf_15_load_11 = load i32* %sumBuf_15_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 585 'load' 'sumBuf_15_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 586 [1/2] (2.77ns)   --->   "%sumBuf_16_load_11 = load i32* %sumBuf_16_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 586 'load' 'sumBuf_16_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 587 [1/2] (2.77ns)   --->   "%sumBuf_17_load_11 = load i32* %sumBuf_17_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 587 'load' 'sumBuf_17_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 588 [1/2] (2.77ns)   --->   "%sumBuf_18_load_11 = load i32* %sumBuf_18_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 588 'load' 'sumBuf_18_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 589 [1/2] (2.77ns)   --->   "%sumBuf_19_load_11 = load i32* %sumBuf_19_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 589 'load' 'sumBuf_19_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 590 [1/2] (2.77ns)   --->   "%sumBuf_20_load_11 = load i32* %sumBuf_20_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 590 'load' 'sumBuf_20_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 591 [1/2] (2.77ns)   --->   "%sumBuf_21_load_11 = load i32* %sumBuf_21_addr_11, align 4" [mSURF.cpp:114]   --->   Operation 591 'load' 'sumBuf_21_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 592 [1/1] (2.45ns)   --->   "%tmp_227 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_11, i32 %sumBuf_1_load_11, i32 %sumBuf_2_load_11, i32 %sumBuf_3_load_11, i32 %sumBuf_4_load_11, i32 %sumBuf_5_load_11, i32 %sumBuf_6_load_11, i32 %sumBuf_7_load_11, i32 %sumBuf_8_load_11, i32 %sumBuf_9_load_11, i32 %sumBuf_10_load_11, i32 %sumBuf_11_load_11, i32 %sumBuf_12_load_11, i32 %sumBuf_13_load_11, i32 %sumBuf_14_load_11, i32 %sumBuf_15_load_11, i32 %sumBuf_16_load_11, i32 %sumBuf_17_load_11, i32 %sumBuf_18_load_11, i32 %sumBuf_19_load_11, i32 %sumBuf_20_load_11, i32 %sumBuf_21_load_11, i5 %tmp_494)" [mSURF.cpp:114]   --->   Operation 592 'mux' 'tmp_227' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 593 [1/2] (2.77ns)   --->   "%sumBuf_0_load_12 = load i32* %sumBuf_0_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 593 'load' 'sumBuf_0_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 594 [1/2] (2.77ns)   --->   "%sumBuf_1_load_12 = load i32* %sumBuf_1_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 594 'load' 'sumBuf_1_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 595 [1/2] (2.77ns)   --->   "%sumBuf_2_load_12 = load i32* %sumBuf_2_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 595 'load' 'sumBuf_2_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 596 [1/2] (2.77ns)   --->   "%sumBuf_3_load_12 = load i32* %sumBuf_3_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 596 'load' 'sumBuf_3_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 597 [1/2] (2.77ns)   --->   "%sumBuf_4_load_12 = load i32* %sumBuf_4_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 597 'load' 'sumBuf_4_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 598 [1/2] (2.77ns)   --->   "%sumBuf_5_load_12 = load i32* %sumBuf_5_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 598 'load' 'sumBuf_5_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 599 [1/2] (2.77ns)   --->   "%sumBuf_6_load_12 = load i32* %sumBuf_6_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 599 'load' 'sumBuf_6_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 600 [1/2] (2.77ns)   --->   "%sumBuf_7_load_12 = load i32* %sumBuf_7_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 600 'load' 'sumBuf_7_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 601 [1/2] (2.77ns)   --->   "%sumBuf_8_load_12 = load i32* %sumBuf_8_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 601 'load' 'sumBuf_8_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 602 [1/2] (2.77ns)   --->   "%sumBuf_9_load_12 = load i32* %sumBuf_9_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 602 'load' 'sumBuf_9_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 603 [1/2] (2.77ns)   --->   "%sumBuf_10_load_12 = load i32* %sumBuf_10_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 603 'load' 'sumBuf_10_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 604 [1/2] (2.77ns)   --->   "%sumBuf_11_load_12 = load i32* %sumBuf_11_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 604 'load' 'sumBuf_11_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 605 [1/2] (2.77ns)   --->   "%sumBuf_12_load_12 = load i32* %sumBuf_12_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 605 'load' 'sumBuf_12_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 606 [1/2] (2.77ns)   --->   "%sumBuf_13_load_12 = load i32* %sumBuf_13_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 606 'load' 'sumBuf_13_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 607 [1/2] (2.77ns)   --->   "%sumBuf_14_load_12 = load i32* %sumBuf_14_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 607 'load' 'sumBuf_14_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 608 [1/2] (2.77ns)   --->   "%sumBuf_15_load_12 = load i32* %sumBuf_15_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 608 'load' 'sumBuf_15_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 609 [1/2] (2.77ns)   --->   "%sumBuf_16_load_12 = load i32* %sumBuf_16_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 609 'load' 'sumBuf_16_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 610 [1/2] (2.77ns)   --->   "%sumBuf_17_load_12 = load i32* %sumBuf_17_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 610 'load' 'sumBuf_17_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 611 [1/2] (2.77ns)   --->   "%sumBuf_18_load_12 = load i32* %sumBuf_18_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 611 'load' 'sumBuf_18_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 612 [1/2] (2.77ns)   --->   "%sumBuf_19_load_12 = load i32* %sumBuf_19_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 612 'load' 'sumBuf_19_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 613 [1/2] (2.77ns)   --->   "%sumBuf_20_load_12 = load i32* %sumBuf_20_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 613 'load' 'sumBuf_20_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 614 [1/2] (2.77ns)   --->   "%sumBuf_21_load_12 = load i32* %sumBuf_21_addr_12, align 4" [mSURF.cpp:115]   --->   Operation 614 'load' 'sumBuf_21_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 801> <RAM>
ST_5 : Operation 615 [1/1] (2.45ns)   --->   "%tmp_228 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_12, i32 %sumBuf_1_load_12, i32 %sumBuf_2_load_12, i32 %sumBuf_3_load_12, i32 %sumBuf_4_load_12, i32 %sumBuf_5_load_12, i32 %sumBuf_6_load_12, i32 %sumBuf_7_load_12, i32 %sumBuf_8_load_12, i32 %sumBuf_9_load_12, i32 %sumBuf_10_load_12, i32 %sumBuf_11_load_12, i32 %sumBuf_12_load_12, i32 %sumBuf_13_load_12, i32 %sumBuf_14_load_12, i32 %sumBuf_15_load_12, i32 %sumBuf_16_load_12, i32 %sumBuf_17_load_12, i32 %sumBuf_18_load_12, i32 %sumBuf_19_load_12, i32 %sumBuf_20_load_12, i32 %sumBuf_21_load_12, i5 %tmp_494)" [mSURF.cpp:115]   --->   Operation 615 'mux' 'tmp_228' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node tmp_510)   --->   "%tmp_500 = call i176 @llvm.part.select.i176(i176 %sumBufIndex_V_read, i32 175, i32 0)" [mSURF.cpp:116]   --->   Operation 616 'partselect' 'tmp_500' <Predicate = (tmp_497)> <Delay = 0.00>
ST_5 : Operation 617 [1/1] (1.30ns)   --->   "%tmp_501 = sub i8 %tmp_498, %tmp_499" [mSURF.cpp:116]   --->   Operation 617 'sub' 'tmp_501' <Predicate = (tmp_497)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (1.30ns)   --->   "%tmp_503 = sub i8 %tmp_499, %tmp_498" [mSURF.cpp:116]   --->   Operation 618 'sub' 'tmp_503' <Predicate = (!tmp_497)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node tmp_507)   --->   "%tmp_504 = select i1 %tmp_497, i8 %tmp_501, i8 %tmp_503" [mSURF.cpp:116]   --->   Operation 619 'select' 'tmp_504' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node tmp_510)   --->   "%tmp_505 = select i1 %tmp_497, i176 %tmp_500, i176 %sumBufIndex_V_read" [mSURF.cpp:116]   --->   Operation 620 'select' 'tmp_505' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node tmp_510)   --->   "%tmp_506 = select i1 %tmp_497, i8 %tmp_502, i8 %tmp_498" [mSURF.cpp:116]   --->   Operation 621 'select' 'tmp_506' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 622 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_507 = sub i8 -81, %tmp_504" [mSURF.cpp:116]   --->   Operation 622 'sub' 'tmp_507' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node tmp_510)   --->   "%tmp_508 = zext i8 %tmp_506 to i176" [mSURF.cpp:116]   --->   Operation 623 'zext' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node tmp_512)   --->   "%tmp_509 = zext i8 %tmp_507 to i176" [mSURF.cpp:116]   --->   Operation 624 'zext' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 625 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_510 = lshr i176 %tmp_505, %tmp_508" [mSURF.cpp:116]   --->   Operation 625 'lshr' 'tmp_510' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node tmp_512)   --->   "%tmp_511 = lshr i176 -1, %tmp_509" [mSURF.cpp:116]   --->   Operation 626 'lshr' 'tmp_511' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 627 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_512 = and i176 %tmp_510, %tmp_511" [mSURF.cpp:116]   --->   Operation 627 'and' 'tmp_512' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_513 = trunc i176 %tmp_512 to i5" [mSURF.cpp:116]   --->   Operation 628 'trunc' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 629 [1/1] (2.45ns)   --->   "%tmp_229 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_11, i32 %sumBuf_1_load_11, i32 %sumBuf_2_load_11, i32 %sumBuf_3_load_11, i32 %sumBuf_4_load_11, i32 %sumBuf_5_load_11, i32 %sumBuf_6_load_11, i32 %sumBuf_7_load_11, i32 %sumBuf_8_load_11, i32 %sumBuf_9_load_11, i32 %sumBuf_10_load_11, i32 %sumBuf_11_load_11, i32 %sumBuf_12_load_11, i32 %sumBuf_13_load_11, i32 %sumBuf_14_load_11, i32 %sumBuf_15_load_11, i32 %sumBuf_16_load_11, i32 %sumBuf_17_load_11, i32 %sumBuf_18_load_11, i32 %sumBuf_19_load_11, i32 %sumBuf_20_load_11, i32 %sumBuf_21_load_11, i5 %tmp_513)" [mSURF.cpp:116]   --->   Operation 629 'mux' 'tmp_229' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 630 [1/1] (2.45ns)   --->   "%tmp_230 = call i32 @_ssdm_op_Mux.ap_auto.22i32.i5(i32 %sumBuf_0_load_12, i32 %sumBuf_1_load_12, i32 %sumBuf_2_load_12, i32 %sumBuf_3_load_12, i32 %sumBuf_4_load_12, i32 %sumBuf_5_load_12, i32 %sumBuf_6_load_12, i32 %sumBuf_7_load_12, i32 %sumBuf_8_load_12, i32 %sumBuf_9_load_12, i32 %sumBuf_10_load_12, i32 %sumBuf_11_load_12, i32 %sumBuf_12_load_12, i32 %sumBuf_13_load_12, i32 %sumBuf_14_load_12, i32 %sumBuf_15_load_12, i32 %sumBuf_16_load_12, i32 %sumBuf_17_load_12, i32 %sumBuf_18_load_12, i32 %sumBuf_19_load_12, i32 %sumBuf_20_load_12, i32 %sumBuf_21_load_12, i5 %tmp_513)" [mSURF.cpp:117]   --->   Operation 630 'mux' 'tmp_230' <Predicate = true> <Delay = 2.45> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.08>
ST_6 : Operation 631 [3/4] (8.08ns)   --->   "%tmp_102 = sitofp i32 %tmp_101 to float" [mSURF.cpp:117]   --->   Operation 631 'sitofp' 'tmp_102' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 632 [4/4] (8.08ns)   --->   "%tmp_190_1 = sitofp i32 %tmp_189_1 to float" [mSURF.cpp:117]   --->   Operation 632 'sitofp' 'tmp_190_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (1.89ns)   --->   "%tmp_187_2 = sub i32 %tmp_227, %tmp_228" [mSURF.cpp:115]   --->   Operation 633 'sub' 'tmp_187_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_188_2 = sub i32 %tmp_187_2, %tmp_229" [mSURF.cpp:116]   --->   Operation 634 'sub' 'tmp_188_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 635 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_189_2 = add i32 %tmp_230, %tmp_188_2" [mSURF.cpp:117]   --->   Operation 635 'add' 'tmp_189_2' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.08>
ST_7 : Operation 636 [2/4] (8.08ns)   --->   "%tmp_102 = sitofp i32 %tmp_101 to float" [mSURF.cpp:117]   --->   Operation 636 'sitofp' 'tmp_102' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 637 [3/4] (8.08ns)   --->   "%tmp_190_1 = sitofp i32 %tmp_189_1 to float" [mSURF.cpp:117]   --->   Operation 637 'sitofp' 'tmp_190_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 638 [4/4] (8.08ns)   --->   "%tmp_190_2 = sitofp i32 %tmp_189_2 to float" [mSURF.cpp:117]   --->   Operation 638 'sitofp' 'tmp_190_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.08>
ST_8 : Operation 639 [1/4] (8.08ns)   --->   "%tmp_102 = sitofp i32 %tmp_101 to float" [mSURF.cpp:117]   --->   Operation 639 'sitofp' 'tmp_102' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 640 [2/4] (8.08ns)   --->   "%tmp_190_1 = sitofp i32 %tmp_189_1 to float" [mSURF.cpp:117]   --->   Operation 640 'sitofp' 'tmp_190_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 641 [3/4] (8.08ns)   --->   "%tmp_190_2 = sitofp i32 %tmp_189_2 to float" [mSURF.cpp:117]   --->   Operation 641 'sitofp' 'tmp_190_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.43>
ST_9 : Operation 642 [3/3] (8.43ns)   --->   "%tmp_103 = fmul float %tmp_102, %box_0_4_read_2" [mSURF.cpp:117]   --->   Operation 642 'fmul' 'tmp_103' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 643 [1/4] (8.08ns)   --->   "%tmp_190_1 = sitofp i32 %tmp_189_1 to float" [mSURF.cpp:117]   --->   Operation 643 'sitofp' 'tmp_190_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 644 [2/4] (8.08ns)   --->   "%tmp_190_2 = sitofp i32 %tmp_189_2 to float" [mSURF.cpp:117]   --->   Operation 644 'sitofp' 'tmp_190_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.43>
ST_10 : Operation 645 [2/3] (8.43ns)   --->   "%tmp_103 = fmul float %tmp_102, %box_0_4_read_2" [mSURF.cpp:117]   --->   Operation 645 'fmul' 'tmp_103' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 646 [3/3] (8.43ns)   --->   "%tmp_191_1 = fmul float %tmp_190_1, %box_1_4_read_2" [mSURF.cpp:117]   --->   Operation 646 'fmul' 'tmp_191_1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 647 [1/4] (8.08ns)   --->   "%tmp_190_2 = sitofp i32 %tmp_189_2 to float" [mSURF.cpp:117]   --->   Operation 647 'sitofp' 'tmp_190_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.43>
ST_11 : Operation 648 [1/3] (8.43ns)   --->   "%tmp_103 = fmul float %tmp_102, %box_0_4_read_2" [mSURF.cpp:117]   --->   Operation 648 'fmul' 'tmp_103' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 649 [2/3] (8.43ns)   --->   "%tmp_191_1 = fmul float %tmp_190_1, %box_1_4_read_2" [mSURF.cpp:117]   --->   Operation 649 'fmul' 'tmp_191_1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 650 [3/3] (8.43ns)   --->   "%tmp_191_2 = fmul float %tmp_190_2, %box_2_4_read_2" [mSURF.cpp:117]   --->   Operation 650 'fmul' 'tmp_191_2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.58>
ST_12 : Operation 651 [4/4] (8.58ns)   --->   "%d_2 = fadd float %tmp_103, 0.000000e+00" [mSURF.cpp:117]   --->   Operation 651 'fadd' 'd_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 652 [1/3] (8.43ns)   --->   "%tmp_191_1 = fmul float %tmp_190_1, %box_1_4_read_2" [mSURF.cpp:117]   --->   Operation 652 'fmul' 'tmp_191_1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 653 [2/3] (8.43ns)   --->   "%tmp_191_2 = fmul float %tmp_190_2, %box_2_4_read_2" [mSURF.cpp:117]   --->   Operation 653 'fmul' 'tmp_191_2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.58>
ST_13 : Operation 654 [3/4] (8.58ns)   --->   "%d_2 = fadd float %tmp_103, 0.000000e+00" [mSURF.cpp:117]   --->   Operation 654 'fadd' 'd_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 655 [1/3] (8.43ns)   --->   "%tmp_191_2 = fmul float %tmp_190_2, %box_2_4_read_2" [mSURF.cpp:117]   --->   Operation 655 'fmul' 'tmp_191_2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.58>
ST_14 : Operation 656 [2/4] (8.58ns)   --->   "%d_2 = fadd float %tmp_103, 0.000000e+00" [mSURF.cpp:117]   --->   Operation 656 'fadd' 'd_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.58>
ST_15 : Operation 657 [1/4] (8.58ns)   --->   "%d_2 = fadd float %tmp_103, 0.000000e+00" [mSURF.cpp:117]   --->   Operation 657 'fadd' 'd_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.58>
ST_16 : Operation 658 [4/4] (8.58ns)   --->   "%d_2_1 = fadd float %d_2, %tmp_191_1" [mSURF.cpp:117]   --->   Operation 658 'fadd' 'd_2_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.58>
ST_17 : Operation 659 [3/4] (8.58ns)   --->   "%d_2_1 = fadd float %d_2, %tmp_191_1" [mSURF.cpp:117]   --->   Operation 659 'fadd' 'd_2_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.58>
ST_18 : Operation 660 [2/4] (8.58ns)   --->   "%d_2_1 = fadd float %d_2, %tmp_191_1" [mSURF.cpp:117]   --->   Operation 660 'fadd' 'd_2_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.58>
ST_19 : Operation 661 [1/4] (8.58ns)   --->   "%d_2_1 = fadd float %d_2, %tmp_191_1" [mSURF.cpp:117]   --->   Operation 661 'fadd' 'd_2_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.58>
ST_20 : Operation 662 [4/4] (8.58ns)   --->   "%d_2_2 = fadd float %d_2_1, %tmp_191_2" [mSURF.cpp:117]   --->   Operation 662 'fadd' 'd_2_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.58>
ST_21 : Operation 663 [3/4] (8.58ns)   --->   "%d_2_2 = fadd float %d_2_1, %tmp_191_2" [mSURF.cpp:117]   --->   Operation 663 'fadd' 'd_2_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.58>
ST_22 : Operation 664 [2/4] (8.58ns)   --->   "%d_2_2 = fadd float %d_2_1, %tmp_191_2" [mSURF.cpp:117]   --->   Operation 664 'fadd' 'd_2_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.58>
ST_23 : Operation 665 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [mSURF.cpp:109]   --->   Operation 665 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 666 [1/4] (8.58ns)   --->   "%d_2_2 = fadd float %d_2_1, %tmp_191_2" [mSURF.cpp:117]   --->   Operation 666 'fadd' 'd_2_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 667 [1/1] (0.00ns)   --->   "ret float %d_2_2" [mSURF.cpp:120]   --->   Operation 667 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.6ns
The critical path consists of the following:
	wire read on port 'box_0_3_read' [55]  (0 ns)
	'call' operation ('tmp_82', mSURF.cpp:114) to '__hls_fptosi_float_i' [67]  (7.6 ns)

 <State 2>: 7.6ns
The critical path consists of the following:
	wire read on port 'box_1_3_read' [50]  (0 ns)
	'call' operation ('tmp_154_1', mSURF.cpp:114) to '__hls_fptosi_float_i' [223]  (7.6 ns)

 <State 3>: 8.64ns
The critical path consists of the following:
	wire read on port 'sumBufIndex_V' [43]  (0 ns)
	'select' operation ('tmp_410', mSURF.cpp:114) [85]  (0 ns)
	'lshr' operation ('tmp_415', mSURF.cpp:114) [90]  (3.63 ns)
	'and' operation ('tmp_417', mSURF.cpp:114) [92]  (2.55 ns)
	'mux' operation ('tmp_219', mSURF.cpp:114) [138]  (2.46 ns)

 <State 4>: 8.64ns
The critical path consists of the following:
	'select' operation ('tmp_448', mSURF.cpp:114) [239]  (0 ns)
	'lshr' operation ('tmp_453', mSURF.cpp:114) [244]  (3.63 ns)
	'and' operation ('tmp_455', mSURF.cpp:114) [246]  (2.55 ns)
	'mux' operation ('tmp_223', mSURF.cpp:114) [292]  (2.46 ns)

 <State 5>: 8.64ns
The critical path consists of the following:
	'select' operation ('tmp_486', mSURF.cpp:114) [393]  (0 ns)
	'lshr' operation ('tmp_491', mSURF.cpp:114) [398]  (3.63 ns)
	'and' operation ('tmp_493', mSURF.cpp:114) [400]  (2.55 ns)
	'mux' operation ('tmp_227', mSURF.cpp:114) [446]  (2.46 ns)

 <State 6>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_102', mSURF.cpp:117) [217]  (8.08 ns)

 <State 7>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_102', mSURF.cpp:117) [217]  (8.08 ns)

 <State 8>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_102', mSURF.cpp:117) [217]  (8.08 ns)

 <State 9>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_103', mSURF.cpp:117) [218]  (8.43 ns)

 <State 10>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_103', mSURF.cpp:117) [218]  (8.43 ns)

 <State 11>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_103', mSURF.cpp:117) [218]  (8.43 ns)

 <State 12>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2', mSURF.cpp:117) [219]  (8.59 ns)

 <State 13>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2', mSURF.cpp:117) [219]  (8.59 ns)

 <State 14>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2', mSURF.cpp:117) [219]  (8.59 ns)

 <State 15>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2', mSURF.cpp:117) [219]  (8.59 ns)

 <State 16>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2_1', mSURF.cpp:117) [373]  (8.59 ns)

 <State 17>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2_1', mSURF.cpp:117) [373]  (8.59 ns)

 <State 18>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2_1', mSURF.cpp:117) [373]  (8.59 ns)

 <State 19>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2_1', mSURF.cpp:117) [373]  (8.59 ns)

 <State 20>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2_2', mSURF.cpp:117) [527]  (8.59 ns)

 <State 21>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2_2', mSURF.cpp:117) [527]  (8.59 ns)

 <State 22>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2_2', mSURF.cpp:117) [527]  (8.59 ns)

 <State 23>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('d_2_2', mSURF.cpp:117) [527]  (8.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
