# Simulation results
![image](https://user-images.githubusercontent.com/108848834/179023469-f763e0dd-dc6f-4589-9fad-bb3c7418a614.png)
![image](https://user-images.githubusercontent.com/108848834/179023570-5eafd45f-37e6-4062-a5fa-e97d62096034.png)
# Whole Structure
![image](https://user-images.githubusercontent.com/108848834/179023645-0f272a2b-6771-43a3-8c63-d71e6251589c.png)
# Bit conditioning
![image](https://user-images.githubusercontent.com/108848834/179023735-e5dcc125-808e-472b-a686-14e278035b64.png)
# Bitcell
![image](https://user-images.githubusercontent.com/108848834/179023825-16a9e7df-d230-42d5-8bdc-207db2c02736.png)
# Row decoder
![image](https://user-images.githubusercontent.com/108848834/179024302-4adae33c-67ba-4f00-af05-fdbfc6968c1c.png)
![image](https://user-images.githubusercontent.com/108848834/179023952-72220327-ae35-4f39-ac71-dc3fc1c98405.png)
# Column decoder(4 to 1 tree mux)
Notice: use inout pin
![image](https://user-images.githubusercontent.com/108848834/179024370-1772c17e-dc95-45c6-a86c-7ce6a7b57afc.png)
# Write driver
![image](https://user-images.githubusercontent.com/108848834/179024544-8b55f144-fc24-4c0a-8bfc-27a6e8d7b93a.png)
# Tri Buffer
For switching write and read
![image](https://user-images.githubusercontent.com/108848834/179024870-f55a6dc1-5d5e-423c-8858-fe63b32fdae3.png)
  
