// Seed: 1982444967
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd23,
    parameter id_2 = 32'd67
) (
    output supply1 _id_0,
    output wire id_1,
    input wire _id_2
);
  always @(posedge id_2) begin : LABEL_0
    if (1 == 1) assign id_0 = 1'h0;
    else begin : LABEL_1
      $unsigned(81);
      ;
    end
  end
  assign id_1 = 1;
  logic [id_2  !=  -1 : !  id_0] id_4;
  logic [-1 : -1] id_5;
  localparam id_6 = (1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  tri  id_7 = -1;
  wire id_8;
endmodule
