Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Wed Sep 21 10:58:33 2022
| Host              : c2 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing -max_paths 5 -file ./report/systolic_array_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.212    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.285 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.285    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.894 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.894    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.940 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.940    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.511 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.511    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.633 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.647    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.193 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.193    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     3.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[0])
                                                      0.015     2.980    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          2.980    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.212    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.285 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.285    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.894 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.894    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.940 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.940    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.511 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.511    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.633 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.647    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[10])
                                                      0.546     2.193 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, unplaced)         0.000     2.193    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU.ALU_OUT<10>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     3.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[10])
                                                      0.015     2.980    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          2.980    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.212    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.285 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.285    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.894 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.894    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.940 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.940    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.511 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.511    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.633 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.647    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[11])
                                                      0.546     2.193 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, unplaced)         0.000     2.193    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU.ALU_OUT<11>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     3.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[11])
                                                      0.015     2.980    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          2.980    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.212    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.285 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.285    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.894 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.894    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.940 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.940    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.511 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.511    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.633 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.647    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[12])
                                                      0.546     2.193 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, unplaced)         0.000     2.193    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU.ALU_OUT<12>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     3.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[12])
                                                      0.015     2.980    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          2.980    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_B2_DATA[17])
                                                      0.212     0.212 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, unplaced)         0.000     0.212    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_A_B_DATA.B2_DATA<17>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[17]_B2B1[17])
                                                      0.073     0.285 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, unplaced)         0.000     0.285    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_PREADD_DATA.B2B1<17>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[17]_V[43])
                                                      0.609     0.894 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     0.894    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     0.940 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     0.940    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.511 f  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.511    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.633 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.647    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[13])
                                                      0.546     2.193 r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     2.193    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.000     3.000 r  
                                                      0.000     3.000 r  ap_clk (IN)
                         net (fo=9103, unset)         0.000     3.000    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.000    
                         clock uncertainty           -0.035     2.965    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[13])
                                                      0.015     2.980    bd_0_i/hls_inst/inst/grp_systolic_array_Pipeline_top_outer_loop1_fu_798/mul_32s_32s_32_3_1_U223/buff0_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          2.980    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  0.787    




