{"sha": "b9774a97af284e42882cd30b7ba352e3dea8c9ed", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Yjk3NzRhOTdhZjI4NGU0Mjg4MmNkMzBiN2JhMzUyZTNkZWE4YzllZA==", "commit": {"author": {"name": "Chung-Ju Wu", "email": "jasonwucj@gmail.com", "date": "2018-04-05T03:10:42Z"}, "committer": {"name": "Chung-Ju Wu", "email": "jasonwucj@gcc.gnu.org", "date": "2018-04-05T03:10:42Z"}, "message": "[NDS32] Generate alu-shift instructions only for -Os.\n\ngcc/\n\t* config/nds32/nds32.md: Use optimize_size in the condition for\n\talu-shift instructions.\n\nFrom-SVN: r259120", "tree": {"sha": "6900855552e34f92d7b6834b0c15e0794d06d875", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6900855552e34f92d7b6834b0c15e0794d06d875"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b9774a97af284e42882cd30b7ba352e3dea8c9ed", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b9774a97af284e42882cd30b7ba352e3dea8c9ed", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b9774a97af284e42882cd30b7ba352e3dea8c9ed", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b9774a97af284e42882cd30b7ba352e3dea8c9ed/comments", "author": {"login": "jasonwucj", "id": 5520732, "node_id": "MDQ6VXNlcjU1MjA3MzI=", "avatar_url": "https://avatars.githubusercontent.com/u/5520732?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jasonwucj", "html_url": "https://github.com/jasonwucj", "followers_url": "https://api.github.com/users/jasonwucj/followers", "following_url": "https://api.github.com/users/jasonwucj/following{/other_user}", "gists_url": "https://api.github.com/users/jasonwucj/gists{/gist_id}", "starred_url": "https://api.github.com/users/jasonwucj/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jasonwucj/subscriptions", "organizations_url": "https://api.github.com/users/jasonwucj/orgs", "repos_url": "https://api.github.com/users/jasonwucj/repos", "events_url": "https://api.github.com/users/jasonwucj/events{/privacy}", "received_events_url": "https://api.github.com/users/jasonwucj/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "50ea1e4ad5f0b926799f935115dcdcb128a4764e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/50ea1e4ad5f0b926799f935115dcdcb128a4764e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/50ea1e4ad5f0b926799f935115dcdcb128a4764e"}], "stats": {"total": 25, "additions": 15, "deletions": 10}, "files": [{"sha": "0928418e9eadc60dcf8891b0971ffb45543ec8a1", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b9774a97af284e42882cd30b7ba352e3dea8c9ed/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b9774a97af284e42882cd30b7ba352e3dea8c9ed/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b9774a97af284e42882cd30b7ba352e3dea8c9ed", "patch": "@@ -1,3 +1,8 @@\n+2018-04-05  Chung-Ju Wu  <jasonwucj@gmail.com>\n+\n+\t* config/nds32/nds32.md: Use optimize_size in the condition for\n+\talu-shift instructions.\n+\n 2018-04-05  Chung-Ju Wu  <jasonwucj@gmail.com>\n \n \t* config/nds32/nds32.md (divsi4, udivsi4): New patterns."}, {"sha": "b64e1c20bf9ac3fdaebb62cc4930bb1e4b5aeff7", "filename": "gcc/config/nds32/nds32.md", "status": "modified", "additions": 10, "deletions": 10, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b9774a97af284e42882cd30b7ba352e3dea8c9ed/gcc%2Fconfig%2Fnds32%2Fnds32.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b9774a97af284e42882cd30b7ba352e3dea8c9ed/gcc%2Fconfig%2Fnds32%2Fnds32.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fnds32%2Fnds32.md?ref=b9774a97af284e42882cd30b7ba352e3dea8c9ed", "patch": "@@ -385,7 +385,7 @@\n \t(plus:SI (mult:SI (match_operand:SI 1 \"register_operand\"  \" r\")\n \t\t\t  (match_operand:SI 2 \"immediate_operand\" \" i\"))\n \t\t (match_operand:SI 3 \"register_operand\"           \" r\")))]\n-  \"TARGET_ISA_V3\n+  \"TARGET_ISA_V3 && optimize_size\n    && (exact_log2 (INTVAL (operands[2])) != -1)\n    && (exact_log2 (INTVAL (operands[2])) <= 31)\"\n {\n@@ -404,7 +404,7 @@\n \t(plus:SI (lshiftrt:SI (match_operand:SI 1 \"register_operand\"    \"    r\")\n \t\t\t      (match_operand:SI 2 \"nds32_imm5u_operand\" \" Iu05\"))\n \t\t (match_operand:SI 3 \"register_operand\"                 \"    r\")))]\n-  \"TARGET_ISA_V3\"\n+  \"TARGET_ISA_V3 && optimize_size\"\n   \"add_srli\\t%0, %3, %1, %2\"\n   [(set_attr \"type\" \"alu_shift\")\n    (set_attr \"combo\"        \"2\")\n@@ -419,7 +419,7 @@\n \t(minus:SI (match_operand:SI 1 \"register_operand\"           \" r\")\n \t\t  (mult:SI (match_operand:SI 2 \"register_operand\"  \" r\")\n \t\t\t   (match_operand:SI 3 \"immediate_operand\" \" i\"))))]\n-  \"TARGET_ISA_V3\n+  \"TARGET_ISA_V3 && optimize_size\n    && (exact_log2 (INTVAL (operands[3])) != -1)\n    && (exact_log2 (INTVAL (operands[3])) <= 31)\"\n {\n@@ -438,7 +438,7 @@\n \t(minus:SI (match_operand:SI 1 \"register_operand\"                 \"    r\")\n \t\t  (lshiftrt:SI (match_operand:SI 2 \"register_operand\"    \"    r\")\n \t\t\t       (match_operand:SI 3 \"nds32_imm5u_operand\" \" Iu05\"))))]\n-  \"TARGET_ISA_V3\"\n+  \"TARGET_ISA_V3 && optimize_size\"\n   \"sub_srli\\t%0, %1, %2, %3\"\n   [(set_attr \"type\" \"alu_shift\")\n    (set_attr \"combo\"        \"2\")\n@@ -650,7 +650,7 @@\n \t(and:SI (ashift:SI (match_operand:SI 1 \"register_operand\"     \"    r\")\n \t\t\t    (match_operand:SI 2 \"nds32_imm5u_operand\" \" Iu05\"))\n \t\t(match_operand:SI 3 \"register_operand\"                \"    r\")))]\n-  \"TARGET_ISA_V3\"\n+  \"TARGET_ISA_V3 && optimize_size\"\n   \"and_slli\\t%0, %3, %1, %2\"\n   [(set_attr \"type\" \"alu_shift\")\n    (set_attr \"length\"       \"4\")])\n@@ -660,7 +660,7 @@\n \t(and:SI (lshiftrt:SI (match_operand:SI 1 \"register_operand\"    \"    r\")\n \t\t\t     (match_operand:SI 2 \"nds32_imm5u_operand\" \" Iu05\"))\n \t\t(match_operand:SI 3 \"register_operand\"                 \"    r\")))]\n-  \"TARGET_ISA_V3\"\n+  \"TARGET_ISA_V3 && optimize_size\"\n   \"and_srli\\t%0, %3, %1, %2\"\n   [(set_attr \"type\" \"alu_shift\")\n    (set_attr \"length\"       \"4\")])\n@@ -702,7 +702,7 @@\n \t(ior:SI (ashift:SI (match_operand:SI 1 \"register_operand\"    \"    r\")\n \t\t\t   (match_operand:SI 2 \"nds32_imm5u_operand\" \" Iu05\"))\n \t\t(match_operand:SI 3 \"register_operand\"               \"    r\")))]\n-  \"TARGET_ISA_V3\"\n+  \"TARGET_ISA_V3 && optimize_size\"\n   \"or_slli\\t%0, %3, %1, %2\"\n   [(set_attr \"type\" \"alu_shift\")\n    (set_attr \"length\"       \"4\")])\n@@ -712,7 +712,7 @@\n \t(ior:SI (lshiftrt:SI (match_operand:SI 1 \"register_operand\"    \"    r\")\n \t\t\t     (match_operand:SI 2 \"nds32_imm5u_operand\" \" Iu05\"))\n \t\t(match_operand:SI 3 \"register_operand\"                 \"    r\")))]\n-  \"TARGET_ISA_V3\"\n+  \"TARGET_ISA_V3 && optimize_size\"\n   \"or_srli\\t%0, %3, %1, %2\"\n   [(set_attr \"type\" \"alu_shift\")\n    (set_attr \"length\"       \"4\")])\n@@ -754,7 +754,7 @@\n \t(xor:SI (ashift:SI (match_operand:SI 1 \"register_operand\"  \"    r\")\n \t\t\t   (match_operand:SI 2 \"nds32_imm5u_operand\" \" Iu05\"))\n \t\t(match_operand:SI 3 \"register_operand\"             \"    r\")))]\n-  \"TARGET_ISA_V3\"\n+  \"TARGET_ISA_V3 && optimize_size\"\n   \"xor_slli\\t%0, %3, %1, %2\"\n   [(set_attr \"type\" \"alu_shift\")\n    (set_attr \"length\"       \"4\")])\n@@ -764,7 +764,7 @@\n \t(xor:SI (lshiftrt:SI (match_operand:SI 1 \"register_operand\"    \"    r\")\n \t\t\t     (match_operand:SI 2 \"nds32_imm5u_operand\" \" Iu05\"))\n \t\t(match_operand:SI 3 \"register_operand\"                 \"    r\")))]\n-  \"TARGET_ISA_V3\"\n+  \"TARGET_ISA_V3 && optimize_size\"\n   \"xor_srli\\t%0, %3, %1, %2\"\n   [(set_attr \"type\" \"alu_shift\")\n    (set_attr \"length\"       \"4\")])"}]}