// Seed: 1037764101
module module_0 (
    input tri id_0,
    input wire id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wand id_4,
    output tri id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri1 id_8
);
  wire id_10;
  wire id_11;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd27,
    parameter id_5 = 32'd82
) (
    input supply0 _id_0,
    output wand id_1,
    input wor id_2,
    input uwire id_3,
    input supply0 id_4,
    input supply1 _id_5,
    input supply1 id_6
);
  logic [-1 'b0 <->  1 'b0 : id_0] id_8;
  logic [-1 : -1] id_9;
  initial id_8[id_5] <= {-1'd0{id_4}};
  wire id_10;
  ;
  wire [id_5 : 1 'd0] id_11;
  assign id_9[-1] = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
