--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:7.1-25.10" *)
+(* top =  1  *)
 module port_int_types(a, b, c, d, a_ext, b_ext, c_ext, d_ext);
 (* src = "dut.sv:8.29-8.30" *)
 output [7:0] a;
