

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Fri Jan  6 17:11:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mxu
* Solution:       CAT (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      223|      223|  2.230 us|  2.230 us|  224|  224|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mmult_Pipeline_1_fu_130              |mmult_Pipeline_1              |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_mmult_Pipeline_2_fu_138              |mmult_Pipeline_2              |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_mmult_Pipeline_mmult0_mmult1_fu_146  |mmult_Pipeline_mmult0_mmult1  |       71|       71|  0.710 us|  0.710 us|   71|   71|       no|
        |grp_mmult_Pipeline_4_fu_153              |mmult_Pipeline_4              |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      4|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|  24|   4867|   5569|    -|
|Memory           |       29|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      -|    540|    -|
|Register         |        -|   -|    209|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       29|  24|   5076|   6113|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       24|  30|     14|     34|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |A_port_m_axi_U                           |A_port_m_axi                  |        0|   0|   718|  1318|    0|
    |B_port_m_axi_U                           |B_port_m_axi                  |        0|   0|   718|  1318|    0|
    |C_port_m_axi_U                           |C_port_m_axi                  |        0|   0|   718|  1318|    0|
    |control_s_axi_U                          |control_s_axi                 |        0|   0|   240|   424|    0|
    |grp_mmult_Pipeline_1_fu_130              |mmult_Pipeline_1              |        0|   0|    57|    76|    0|
    |grp_mmult_Pipeline_2_fu_138              |mmult_Pipeline_2              |        0|   0|    57|    76|    0|
    |grp_mmult_Pipeline_4_fu_153              |mmult_Pipeline_4              |        0|   0|    45|    74|    0|
    |grp_mmult_Pipeline_mmult0_mmult1_fu_146  |mmult_Pipeline_mmult0_mmult1  |        0|  24|  2314|   965|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                    |                              |        0|  24|  4867|  5569|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |a_buffer_U  |a_buffer_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|    64|   32|     1|         2048|
    |b_buffer_U  |a_buffer_RAM_1WNR_AUTO_1R1W  |       14|  0|   0|    0|    64|   32|     1|         2048|
    |c_buffer_U  |c_buffer_RAM_AUTO_1R1W       |        1|  0|   0|    0|    64|   32|     1|         2048|
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                             |       29|  0|   0|    0|   192|   96|     3|         6144|
    +------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   4|           2|           2|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |A_port_ARADDR      |   14|          3|   64|        192|
    |A_port_ARLEN       |   14|          3|   32|         96|
    |A_port_ARVALID     |   14|          3|    1|          3|
    |A_port_RREADY      |    9|          2|    1|          2|
    |A_port_blk_n_AR    |    9|          2|    1|          2|
    |B_port_ARADDR      |   14|          3|   64|        192|
    |B_port_ARLEN       |   14|          3|   32|         96|
    |B_port_ARVALID     |   14|          3|    1|          3|
    |B_port_RREADY      |    9|          2|    1|          2|
    |B_port_blk_n_AR    |    9|          2|    1|          2|
    |C_port_AWADDR      |   14|          3|   64|        192|
    |C_port_AWLEN       |   14|          3|   32|         96|
    |C_port_AWVALID     |   14|          3|    1|          3|
    |C_port_BREADY      |   14|          3|    1|          3|
    |C_port_WVALID      |    9|          2|    1|          2|
    |C_port_blk_n_AW    |    9|          2|    1|          2|
    |C_port_blk_n_B     |    9|          2|    1|          2|
    |a_buffer_address0  |   14|          3|    6|         18|
    |a_buffer_ce0       |   14|          3|    1|          3|
    |a_buffer_ce1       |    9|          2|    1|          2|
    |a_buffer_ce2       |    9|          2|    1|          2|
    |a_buffer_ce3       |    9|          2|    1|          2|
    |a_buffer_ce4       |    9|          2|    1|          2|
    |a_buffer_ce5       |    9|          2|    1|          2|
    |a_buffer_ce6       |    9|          2|    1|          2|
    |a_buffer_ce7       |    9|          2|    1|          2|
    |a_buffer_we0       |    9|          2|    1|          2|
    |ap_NS_fsm          |  100|         20|    1|         20|
    |b_buffer_address0  |   14|          3|    6|         18|
    |b_buffer_ce0       |   14|          3|    1|          3|
    |b_buffer_ce1       |    9|          2|    1|          2|
    |b_buffer_ce2       |    9|          2|    1|          2|
    |b_buffer_ce3       |    9|          2|    1|          2|
    |b_buffer_ce4       |    9|          2|    1|          2|
    |b_buffer_ce5       |    9|          2|    1|          2|
    |b_buffer_ce6       |    9|          2|    1|          2|
    |b_buffer_ce7       |    9|          2|    1|          2|
    |b_buffer_we0       |    9|          2|    1|          2|
    |c_buffer_address0  |   14|          3|    6|         18|
    |c_buffer_ce0       |   14|          3|    1|          3|
    |c_buffer_we0       |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  540|        116|  338|       1007|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  19|   0|   19|          0|
    |grp_mmult_Pipeline_1_fu_130_ap_start_reg              |   1|   0|    1|          0|
    |grp_mmult_Pipeline_2_fu_138_ap_start_reg              |   1|   0|    1|          0|
    |grp_mmult_Pipeline_4_fu_153_ap_start_reg              |   1|   0|    1|          0|
    |grp_mmult_Pipeline_mmult0_mmult1_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln1_reg_227                                     |  62|   0|   62|          0|
    |trunc_ln2_reg_233                                     |  62|   0|   62|          0|
    |trunc_ln_reg_221                                      |  62|   0|   62|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 209|   0|  209|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         mmult|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         mmult|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         mmult|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         mmult|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         mmult|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         mmult|  return value|
|m_axi_A_port_AWVALID   |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWREADY   |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWADDR    |  out|   64|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWID      |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWLEN     |  out|    8|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWSIZE    |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWBURST   |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWLOCK    |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWCACHE   |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWPROT    |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWQOS     |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWREGION  |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWUSER    |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WVALID    |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WREADY    |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WDATA     |  out|   32|       m_axi|        A_port|       pointer|
|m_axi_A_port_WSTRB     |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_WLAST     |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WID       |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WUSER     |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARVALID   |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARREADY   |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARADDR    |  out|   64|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARID      |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARLEN     |  out|    8|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARSIZE    |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARBURST   |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARLOCK    |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARCACHE   |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARPROT    |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARQOS     |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARREGION  |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARUSER    |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RVALID    |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RREADY    |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RDATA     |   in|   32|       m_axi|        A_port|       pointer|
|m_axi_A_port_RLAST     |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RID       |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RUSER     |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RRESP     |   in|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_BVALID    |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BREADY    |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BRESP     |   in|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_BID       |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BUSER     |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_B_port_AWVALID   |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWREADY   |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWADDR    |  out|   64|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWID      |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWLEN     |  out|    8|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWSIZE    |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWBURST   |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWLOCK    |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWCACHE   |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWPROT    |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWQOS     |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWREGION  |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWUSER    |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WVALID    |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WREADY    |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WDATA     |  out|   32|       m_axi|        B_port|       pointer|
|m_axi_B_port_WSTRB     |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_WLAST     |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WID       |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WUSER     |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARVALID   |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARREADY   |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARADDR    |  out|   64|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARID      |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARLEN     |  out|    8|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARSIZE    |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARBURST   |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARLOCK    |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARCACHE   |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARPROT    |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARQOS     |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARREGION  |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARUSER    |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RVALID    |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RREADY    |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RDATA     |   in|   32|       m_axi|        B_port|       pointer|
|m_axi_B_port_RLAST     |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RID       |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RUSER     |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RRESP     |   in|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_BVALID    |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BREADY    |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BRESP     |   in|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_BID       |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BUSER     |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_C_port_AWVALID   |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWREADY   |   in|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWADDR    |  out|   64|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWID      |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWLEN     |  out|    8|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWSIZE    |  out|    3|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWBURST   |  out|    2|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWLOCK    |  out|    2|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWCACHE   |  out|    4|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWPROT    |  out|    3|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWQOS     |  out|    4|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWREGION  |  out|    4|       m_axi|        C_port|       pointer|
|m_axi_C_port_AWUSER    |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_WVALID    |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_WREADY    |   in|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_WDATA     |  out|   32|       m_axi|        C_port|       pointer|
|m_axi_C_port_WSTRB     |  out|    4|       m_axi|        C_port|       pointer|
|m_axi_C_port_WLAST     |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_WID       |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_WUSER     |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARVALID   |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARREADY   |   in|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARADDR    |  out|   64|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARID      |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARLEN     |  out|    8|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARSIZE    |  out|    3|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARBURST   |  out|    2|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARLOCK    |  out|    2|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARCACHE   |  out|    4|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARPROT    |  out|    3|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARQOS     |  out|    4|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARREGION  |  out|    4|       m_axi|        C_port|       pointer|
|m_axi_C_port_ARUSER    |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_RVALID    |   in|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_RREADY    |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_RDATA     |   in|   32|       m_axi|        C_port|       pointer|
|m_axi_C_port_RLAST     |   in|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_RID       |   in|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_RUSER     |   in|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_RRESP     |   in|    2|       m_axi|        C_port|       pointer|
|m_axi_C_port_BVALID    |   in|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_BREADY    |  out|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_BRESP     |   in|    2|       m_axi|        C_port|       pointer|
|m_axi_C_port_BID       |   in|    1|       m_axi|        C_port|       pointer|
|m_axi_C_port_BUSER     |   in|    1|       m_axi|        C_port|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

