

================================================================
== Vivado HLS Report for 'Conv1DMac_new74'
================================================================
* Date:           Sat Apr 29 23:09:05 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  524293|  524293|  524293|  524293|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  524291|  524291|         5|          1|          1|  524288|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     604|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    1092|
|Memory           |       28|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     380|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       28|      0|     380|    1939|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT |
    +-------------------------+----------------------+---------+-------+---+-----+
    |computeS4_3_mux_6g8j_U6  |computeS4_3_mux_6g8j  |        0|      0|  0|  273|
    |computeS4_3_mux_6g8j_U7  |computeS4_3_mux_6g8j  |        0|      0|  0|  273|
    |computeS4_3_mux_6g8j_U8  |computeS4_3_mux_6g8j  |        0|      0|  0|  273|
    |computeS4_3_mux_6g8j_U9  |computeS4_3_mux_6g8j  |        0|      0|  0|  273|
    +-------------------------+----------------------+---------+-------+---+-----+
    |Total                    |                      |        0|      0|  0| 1092|
    +-------------------------+----------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights23_m_weights_3_U  |Conv1DMac_new74_wcud  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights23_m_weights_2_U  |Conv1DMac_new74_wdEe  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights23_m_weights_1_U  |Conv1DMac_new74_weOg  |        7|  0|   0|  16384|    7|     1|       114688|
    |weights23_m_weights_s_U  |Conv1DMac_new74_wfYi  |        7|  0|   0|  16384|    7|     1|       114688|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       28|  0|   0|  65536|   28|     4|       458752|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_fu_742_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_4_fu_812_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_s_58_fu_672_p2             |     *    |      0|  0|  41|           7|           8|
    |p_Val2_s_fu_602_p2                |     *    |      0|  0|  41|           7|           8|
    |indvar_flatten_next1_fu_441_p2    |     +    |      0|  0|  27|           1|          20|
    |indvar_flatten_op_fu_573_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_904_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_923_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_942_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_961_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_495_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_7_1_fu_1258_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_2_fu_1397_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_3_fu_1536_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_fu_1119_p2               |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_567_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_898_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_917_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_936_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_955_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_9_fu_555_p2                   |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_909_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_928_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_947_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_890_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_8_mid_fu_489_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_435_p2       |   icmp   |      0|  0|  18|          20|          21|
    |exitcond_flatten_fu_447_p2        |   icmp   |      0|  0|  13|          16|          15|
    |tmp_12_fu_662_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |tmp_19_1_fu_732_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_19_2_fu_802_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_19_3_fu_872_p2                |   icmp   |      0|  0|  11|           6|           1|
    |tmp_1_fu_561_p2                   |   icmp   |      0|  0|  13|           9|           8|
    |tmp_4_fu_483_p2                   |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_15_fu_708_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_20_fu_778_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_25_fu_848_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_2_fu_501_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_7_fu_638_p2                   |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_579_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_543_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_453_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_535_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_469_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_507_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_6_mid2_fu_527_p3              |  select  |      0|  0|  14|           1|          14|
    |tmp_6_mid_fu_461_p3               |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_477_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 604|         269|         280|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten1_reg_359    |   9|          2|   20|         40|
    |indvar_flatten_reg_370     |   9|          2|   16|         32|
    |macRegisters_0_V_1_fu_278  |   9|          2|    8|         16|
    |macRegisters_1_V_1_fu_282  |   9|          2|    8|         16|
    |macRegisters_2_V_1_fu_286  |   9|          2|    8|         16|
    |macRegisters_3_V_1_fu_290  |   9|          2|    8|         16|
    |nm_reg_381                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_392                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   91|        184|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1579  |   1|   0|    1|          0|
    |indvar_flatten1_reg_359     |  20|   0|   20|          0|
    |indvar_flatten_reg_370      |  16|   0|   16|          0|
    |macRegisters_0_V_1_fu_278   |   8|   0|    8|          0|
    |macRegisters_1_V_1_fu_282   |   8|   0|    8|          0|
    |macRegisters_2_V_1_fu_286   |   8|   0|    8|          0|
    |macRegisters_3_V_1_fu_290   |   8|   0|    8|          0|
    |nm_reg_381                  |   7|   0|    7|          0|
    |nm_t_mid2_reg_1588          |   6|   0|    6|          0|
    |p_Val2_7_1_reg_1705         |   8|   0|    8|          0|
    |p_Val2_7_2_reg_1710         |   8|   0|    8|          0|
    |p_Val2_7_3_reg_1715         |   8|   0|    8|          0|
    |p_Val2_7_reg_1700           |   8|   0|    8|          0|
    |sf_reg_392                  |   9|   0|    9|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_12_reg_1650             |   1|   0|    1|          0|
    |tmp_14_reg_1655             |   8|   0|    8|          0|
    |tmp_19_1_reg_1665           |   1|   0|    1|          0|
    |tmp_19_2_reg_1680           |   1|   0|    1|          0|
    |tmp_19_3_reg_1695           |   1|   0|    1|          0|
    |tmp_19_reg_1670             |   8|   0|    8|          0|
    |tmp_1_reg_1606              |   1|   0|    1|          0|
    |tmp_21_reg_1645             |   1|   0|    1|          0|
    |tmp_24_reg_1685             |   8|   0|    8|          0|
    |tmp_35_reg_1660             |   1|   0|    1|          0|
    |tmp_38_reg_1675             |   1|   0|    1|          0|
    |tmp_41_reg_1690             |   1|   0|    1|          0|
    |tmp_5_reg_1640              |   8|   0|    8|          0|
    |tmp_9_reg_1601              |  14|   0|   14|          0|
    |exitcond_flatten1_reg_1579  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1588          |  64|  32|    6|          0|
    |tmp_1_reg_1606              |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 380|  96|  196|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new74 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |     out_V_V     |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

