Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2e5e47bd28634a0f8322a812bdba1bac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture ila_arch of entity xil_defaultlib.ila [ila_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100100100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000100100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100110100100110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100110010010010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110011010010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000001110001110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100000100001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100100100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000001001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000110000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111100100110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111100000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010010010010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000001010010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010001000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000010000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011001000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110110011101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010100110100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000101001000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010010010010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000110100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101100010100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001100000011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101011011001011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011010110011100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100000000011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000110000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001001001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100001010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100010001011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000100101110010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001011001011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001001001001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000011010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110001000000111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000010000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000110000010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010000001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010001100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100001100100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010010010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011011010010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110110010010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001001111001110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010010111111011010...]
Compiling architecture structure of entity xil_defaultlib.ROM_dist_mem_gen_v8_0_13_rom [rom_dist_mem_gen_v8_0_13_rom_def...]
Compiling architecture structure of entity xil_defaultlib.ROM_dist_mem_gen_v8_0_13_synth [rom_dist_mem_gen_v8_0_13_synth_d...]
Compiling architecture structure of entity xil_defaultlib.ROM_dist_mem_gen_v8_0_13 [rom_dist_mem_gen_v8_0_13_default]
Compiling architecture structure of entity xil_defaultlib.ROM [rom_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="0000000000000000...]
Compiling architecture structure of entity xil_defaultlib.RAM_spram [ram_spram_default]
Compiling architecture structure of entity xil_defaultlib.RAM_dist_mem_gen_v8_0_13_synth [ram_dist_mem_gen_v8_0_13_synth_d...]
Compiling architecture structure of entity xil_defaultlib.RAM_dist_mem_gen_v8_0_13 [ram_dist_mem_gen_v8_0_13_default]
Compiling architecture structure of entity xil_defaultlib.RAM [ram_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_wiz_clk_wiz_clk_wiz [clk_wiz_clk_wiz_clk_wiz_default]
Compiling architecture structure of entity xil_defaultlib.clk_wiz [clk_wiz_default]
Compiling architecture behave of entity xil_defaultlib.maindec [maindec_default]
Compiling architecture behavioral of entity xil_defaultlib.aludec [aludec_default]
Compiling architecture struct of entity xil_defaultlib.controller [controller_default]
Compiling architecture behavioral of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.adder_simple [adder_simple_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [\mux2(width=32)\]
Compiling architecture behave of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [\mux2(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.signext [signext_default]
Compiling architecture behave of entity xil_defaultlib.alu [alu_default]
Compiling architecture struct of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture struct of entity xil_defaultlib.mips [mips_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_tb
Built simulation snapshot sim_tb_behav
