
---------- Begin Simulation Statistics ----------
simSeconds                                   0.039305                       # Number of seconds simulated (Second)
simTicks                                  39304575500                       # Number of ticks simulated (Tick)
finalTick                                 39304575500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1370.80                       # Real time elapsed on the host (Second)
hostTickRate                                 28672633                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7909076                       # Number of bytes of host memory used (Byte)
simInsts                                    118880809                       # Number of instructions simulated (Count)
simOps                                      212719577                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    86723                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     155179                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       157218303                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       77049481                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1318                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      76939117                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2041                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            24492226                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           768681                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                414                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          156820707                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.490618                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.460390                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                134188099     85.57%     85.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6066828      3.87%     89.44% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4388499      2.80%     92.23% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2324571      1.48%     93.72% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2922918      1.86%     95.58% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  2221287      1.42%     97.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2094397      1.34%     98.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1155775      0.74%     99.07% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1458333      0.93%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            156820707                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  42230      1.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     3      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   110      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    85      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   50      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  12      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           682890     16.15%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                3      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     17.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                376654      8.91%     26.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               876005     20.71%     46.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          1938134     45.83%     92.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          312742      7.40%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2765689      3.59%      3.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     32776393     42.60%     46.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          326      0.00%     46.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         3070      0.00%     46.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3630762      4.72%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          540      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2681      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        32001      0.04%     50.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           68      0.00%     50.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6169      0.01%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4129      0.01%     50.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     50.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1519      0.00%     50.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     50.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     50.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7133960      9.27%     60.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           24      0.00%     60.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3017601      3.92%     64.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1006489      1.31%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      1561728      2.03%     67.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      3187239      4.14%     71.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     14178837     18.43%     90.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      7629875      9.92%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      76939117                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.489378                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            4228918                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.054964                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               234655940                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               52552778                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       35486986                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 80273960                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                48990562                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        38634930                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   36785357                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    41616989                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         76913107                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     15734645                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    26010                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          26550736                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5412772                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    10816091                       # Number of stores executed (Count)
system.cpu0.numRate                          0.489212                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1928                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         397596                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   28720305                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     52558567                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.474117                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.474117                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.182678                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.182678                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  58180249                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23136735                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   42199161                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  27997542                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   33008836                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  19796683                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 37396931                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      15734351                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     10822903                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129453                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128679                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5840719                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5788986                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8991                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2708481                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2704658                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998589                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19345                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                15                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9558                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5614                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3944                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          814                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       21641341                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            904                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9347                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    153932858                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.341438                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.451877                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      142523049     92.59%     92.59% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2663850      1.73%     94.32% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1276991      0.83%     95.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1457996      0.95%     96.10% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         931901      0.61%     96.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         404376      0.26%     96.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          19119      0.01%     96.98% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         142059      0.09%     97.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4513517      2.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    153932858                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            28720305                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              52558567                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   12190827                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9390586                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        444                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4747838                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  28319074                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   35736652                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8137                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         6675      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     25567720     48.65%     48.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          293      0.00%     48.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2811      0.01%     48.66% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3627892      6.90%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2098      0.00%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12504      0.02%     55.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     55.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4504      0.01%     55.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3511      0.01%     55.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          727      0.00%     55.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     55.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7129480     13.56%     69.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     69.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006733      5.72%     74.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1002271      1.91%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       247214      0.47%     77.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       420201      0.80%     78.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9143372     17.40%     95.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2380040      4.53%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     52558567                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4513517                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     12290395                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         12290395                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     13596781                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        13596781                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4582419                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4582419                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4650857                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4650857                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 206774384743                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 206774384743                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 206774384743                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 206774384743                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     16872814                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     16872814                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     18247638                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     18247638                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.271586                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.271586                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.254874                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.254874                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 45123.412927                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 45123.412927                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 44459.415704                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 44459.415704                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      4733238                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         5133                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       126825                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           24                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     37.321017                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   213.875000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       314757                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           314757                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3575967                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3575967                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3575967                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3575967                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1006452                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1006452                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1068947                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1068947                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  76715295493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  76715295493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  81387330243                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  81387330243                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.059649                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.059649                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.058580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.058580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 76223.501462                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 76223.501462                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 76137.853648                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 76137.853648                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1067625                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      1046000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1046000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.184685                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.184685                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 25512.195122                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 25512.195122                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      2557000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2557000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.184685                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.184685                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 62365.853659                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 62365.853659                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     10039305                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       10039305                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4283455                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4283455                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 185345714750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 185345714750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     14322760                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     14322760                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.299066                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.299066                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 43270.144019                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 43270.144019                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3575956                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3575956                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       707499                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       707499                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  55436743750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  55436743750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.049397                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.049397                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 78355.932305                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 78355.932305                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data      1306386                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total      1306386                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data        68438                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total        68438                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data      1374824                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total      1374824                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.049779                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.049779                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data   4672034750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total   4672034750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 74758.536683                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 74758.536683                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2251090                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2251090                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       298964                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       298964                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  21428669993                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  21428669993                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2550054                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2550054                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117238                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117238                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 71676.422556                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 71676.422556                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       298953                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       298953                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  21278551743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  21278551743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117234                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117234                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 71176.913237                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 71176.913237                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.531275                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            14666176                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1068890                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             13.720940                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.531275                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998566                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998566                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          147                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          876                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          37565054                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         37565054                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2230143                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            143789567                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  7945418                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2593395                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                262184                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2451168                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1359                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              79783487                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6492                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           5519508                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      43762100                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5840719                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2729617                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    151022923                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 527044                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1757                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        12777                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          220                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  5340965                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3381                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         156820707                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.572351                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.950360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               143086634     91.24%     91.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  273372      0.17%     91.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  776083      0.49%     91.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1180762      0.75%     92.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  568112      0.36%     93.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  389476      0.25%     93.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 1565518      1.00%     94.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1070338      0.68%     94.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 7910412      5.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           156820707                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.037150                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.278352                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      5337489                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          5337489                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      5337489                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         5337489                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3476                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3476                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3476                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3476                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    220248498                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    220248498                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    220248498                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    220248498                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      5340965                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      5340965                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      5340965                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      5340965                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000651                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000651                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000651                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000651                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 63362.628884                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 63362.628884                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 63362.628884                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 63362.628884                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          845                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     76.818182                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2222                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2222                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          730                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          730                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          730                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          730                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2746                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2746                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2746                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2746                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    176070249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    176070249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    176070249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    176070249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000514                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000514                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000514                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000514                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 64118.808813                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 64118.808813                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 64118.808813                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 64118.808813                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2222                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      5337489                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        5337489                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3476                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3476                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    220248498                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    220248498                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      5340965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      5340965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000651                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000651                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 63362.628884                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 63362.628884                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          730                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          730                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2746                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2746                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    176070249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    176070249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000514                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000514                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 64118.808813                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 64118.808813                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.248041                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             5340235                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2746                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1944.732338                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.248041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.994625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.994625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          114                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           65                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          333                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          10684676                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         10684676                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   262184                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  32892198                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 9216769                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              77050799                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1018                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                15734351                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               10822903                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  576                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     3393                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 9137083                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           331                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2749                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8058                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10807                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                76886373                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               74121916                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 45767617                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 69885347                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.471459                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.654896                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      19778                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                6343765                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  73                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                331                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               8022662                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  37                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 11391                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9265594                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            82.746501                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          140.163482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4775908     51.54%     51.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              152017      1.64%     53.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              803218      8.67%     61.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              548083      5.92%     67.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              404841      4.37%     72.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              208144      2.25%     74.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               91454      0.99%     75.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               61061      0.66%     76.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               20397      0.22%     76.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               12213      0.13%     76.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109              9153      0.10%     76.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              8548      0.09%     76.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129              9914      0.11%     76.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              9423      0.10%     76.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              9488      0.10%     76.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             61254      0.66%     77.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             61543      0.66%     78.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              5633      0.06%     78.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              5485      0.06%     78.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              4510      0.05%     78.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              4568      0.05%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              4433      0.05%     78.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              4662      0.05%     78.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              5216      0.06%     78.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              4300      0.05%     78.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            126010      1.36%     79.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            275389      2.97%     82.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            265166      2.86%     85.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            391395      4.22%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            259719      2.80%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          662449      7.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9265594                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               15718447                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               10816116                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    13036                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5055                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                5342780                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2082                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                262184                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3421455                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               58494478                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8357                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  8780591                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             85853642                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              77245161                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1618484                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3889735                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                752644                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              80394737                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents              4                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           95821655                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  230939179                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                58547317                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 42314170                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             69758535                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                26063111                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    258                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                249                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 19746082                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       220335813                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      151287904                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                28720305                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  52558567                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2384                       # Number of system calls (Count)
system.cpu1.numCycles                       105159926                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       46870955                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     308                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      46883314                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   188                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            23894351                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            31952                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                151                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          105136022                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.445930                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.470164                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 92557879     88.04%     88.04% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3223487      3.07%     91.10% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2276666      2.17%     93.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1018066      0.97%     94.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1200033      1.14%     95.38% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1454649      1.38%     96.76% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1048078      1.00%     97.76% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1166860      1.11%     98.87% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  1190304      1.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            105136022                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  29060      0.81%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            58799      1.64%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                375108     10.45%     12.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               874917     24.38%     37.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          1938411     54.01%     91.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          312529      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2750292      5.87%      5.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     20569960     43.87%     49.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           26      0.00%     49.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          313      0.00%     49.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       625095      1.33%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           41      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          121      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          104      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           38      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1125014      2.40%     53.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1000000      2.13%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1920099      4.10%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      3125610      6.67%     66.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8142028     17.37%     83.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      7624502     16.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      46883314                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.445829                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            3588833                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.076548                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               159121373                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               40013699                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       23614417                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 43370298                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                30751922                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        20499375                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   24868644                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    22853211                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         46882631                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     10062012                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      683                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          20812017                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2324182                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    10750005                       # Number of stores executed (Count)
system.cpu1.numRate                          0.445822                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            147                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          23904                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1204951                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   12936160                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     22976848                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              8.129145                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         8.129145                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.123014                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.123014                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  38529217                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 13924155                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   18000366                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  12874920                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   11620656                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12559422                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 25461491                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      10045167                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     10751207                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125621                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125730                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2701307                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2700101                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              338                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2156381                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2156222                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999926                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    348                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            380                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                43                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             337                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           47                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts       21141993                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              280                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    102320918                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.224557                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.062262                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       95823698     93.65%     93.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2114542      2.07%     95.72% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         753377      0.74%     96.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         671237      0.66%     97.11% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         914518      0.89%     98.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         662721      0.65%     98.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          11412      0.01%     98.66% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         653612      0.64%     99.30% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         715801      0.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    102320918                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            12936160                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              22976848                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6544101                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      3793457                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1697568                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  10250444                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   17684417                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  128                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          125      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     13682094     59.55%     59.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           26      0.00%     59.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          296      0.00%     59.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       625029      2.72%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1125000      4.90%     67.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1000000      4.35%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       668309      2.91%     74.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       375556      1.63%     76.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3125148     13.60%     89.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2375088     10.34%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     22976848                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       715801                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      8604221                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          8604221                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      9905760                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         9905760                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2565975                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2565975                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2639282                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2639282                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  71660737245                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  71660737245                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  71660737245                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  71660737245                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     11170196                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     11170196                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     12545042                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     12545042                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.229716                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.229716                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.210384                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.210384                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 27927.293619                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 27927.293619                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 27151.603067                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 27151.603067                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      5505099                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          772                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       131081                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     41.997688                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    36.761905                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       312443                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           312443                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      1940453                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1940453                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      1940453                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1940453                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       625522                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       625522                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       688016                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       688016                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  46845816244                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  46845816244                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  51571109744                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  51571109744                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.055999                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.055999                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.054844                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.054844                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 74890.757230                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 74890.757230                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 74956.265180                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 74956.265180                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                686856                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       849750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       849750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 20232.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 20232.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      1746000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      1746000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 41571.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 41571.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      6400569                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        6400569                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2269012                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2269012                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  50368370000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  50368370000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      8669581                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      8669581                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.261721                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.261721                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 22198.370921                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 22198.370921                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      1940453                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1940453                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       328559                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       328559                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  25701930500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  25701930500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.037898                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.037898                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 78226.225731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 78226.225731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data      1301539                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total      1301539                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data        73307                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total        73307                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.053320                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.053320                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data   4725293500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total   4725293500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 75611.954748                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 75611.954748                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2203652                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2203652                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       296963                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       296963                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  21292367245                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  21292367245                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2500615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2500615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 71700.404579                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 71700.404579                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       296963                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       296963                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  21143885744                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  21143885744                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 71200.404576                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 71200.404576                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1014.064858                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            10593866                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            688027                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.397457                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          301319000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1014.064858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.990298                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.990298                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          25778291                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         25778291                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1296039                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             96867457                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  5438048                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1284186                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                250292                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1906041                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   59                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              49499266                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  303                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           3289498                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      27575494                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2701307                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2156613                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    101596106                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 500700                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  3218989                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  124                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         105136022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.564777                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.916625                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                95863255     91.18%     91.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  151430      0.14%     91.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  597169      0.57%     91.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  414528      0.39%     92.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  965929      0.92%     93.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  256335      0.24%     93.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 1325955      1.26%     94.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  803446      0.76%     95.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 4757975      4.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           105136022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.025688                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.262224                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      3218808                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          3218808                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      3218808                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         3218808                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          181                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            181                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          181                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           181                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     12947750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     12947750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     12947750                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     12947750                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      3218989                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      3218989                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      3218989                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      3218989                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000056                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000056                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000056                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000056                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 71534.530387                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 71534.530387                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 71534.530387                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 71534.530387                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           31                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           31                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          150                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          150                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          150                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          150                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     10985750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     10985750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     10985750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     10985750                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 73238.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 73238.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 73238.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 73238.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      3218808                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        3218808                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          181                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          181                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     12947750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     12947750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      3218989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      3218989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000056                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000056                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 71534.530387                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 71534.530387                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           31                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          150                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          150                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     10985750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     10985750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 73238.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 73238.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          132.370519                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             3218958                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               150                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          21459.720000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          301305000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   132.370519                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.258536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.258536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          138                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          138                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.269531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           6438128                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          6438128                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   250292                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2633371                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 9122429                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              46871263                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                10045167                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               10751207                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  102                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1623                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 9169949                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           200                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          218                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 418                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                46863793                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               44113792                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 24150883                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 30514607                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.419492                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.791453                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        165                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                6251703                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores               8000563                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 14327                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3668465                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            57.833178                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          102.362052                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1302574     35.51%     35.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               35600      0.97%     36.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              720892     19.65%     56.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              359464      9.80%     65.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              371890     10.14%     76.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              190375      5.19%     81.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               90628      2.47%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               63852      1.74%     85.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               24650      0.67%     86.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               15716      0.43%     86.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             13454      0.37%     86.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             12247      0.33%     87.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             13310      0.36%     87.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             12385      0.34%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             12935      0.35%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             10519      0.29%     88.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              9716      0.26%     88.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              7907      0.22%     89.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              7785      0.21%     89.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              6750      0.18%     89.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              6794      0.19%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              5861      0.16%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              5938      0.16%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              5152      0.14%     90.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              5429      0.15%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              5324      0.15%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             30571      0.83%     91.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             20991      0.57%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289            142549      3.89%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             15199      0.41%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          142008      3.87%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1742                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3668465                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               10044666                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               10750005                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6282                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                3218995                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  12713356250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  12713356250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  12713356250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  26591219250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  12713356250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                250292                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1995746                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               16663496                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           625                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  5863606                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             80362257                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              46998383                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               265884                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1034511                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1994                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              79954410                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           61910420                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  147053843                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                38586106                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 18064923                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             36874013                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                25036280                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 10312900                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       142473893                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       91052980                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                12936160                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  22976848                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       105149555                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       46807680                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     315                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      46815384                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   164                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            23893776                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            33209                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                170                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          105127055                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.445322                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.468933                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 92575141     88.06%     88.06% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3164549      3.01%     91.07% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2335377      2.22%     93.29% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1016300      0.97%     94.26% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1195613      1.14%     95.40% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1436942      1.37%     96.76% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  1048242      1.00%     97.76% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1164561      1.11%     98.87% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  1190330      1.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            105127055                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  29152      0.81%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     1      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            58508      1.63%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                375064     10.45%     12.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               874895     24.38%     37.27% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          1938485     54.02%     91.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          312527      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      2750290      5.87%      5.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     20512431     43.82%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           26      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          296      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       625072      1.34%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           24      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           64      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           58      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           23      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1125000      2.40%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1000001      2.14%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1914650      4.09%     59.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      3125412      6.68%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      8137499     17.38%     83.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      7624491     16.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      46815384                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.445227                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            3588633                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.076655                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               158985712                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               39950895                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       23551283                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 43360908                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                30750881                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        20499096                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   24805147                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    22848580                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         46814707                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     10052026                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      677                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          20801830                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2313766                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    10749804                       # Number of stores executed (Count)
system.cpu2.numRate                          0.445220                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            148                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          22500                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1214547                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   12899854                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     22914213                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              8.151221                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         8.151221                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.122681                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.122681                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  38465464                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 13887042                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   17999969                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  12874672                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   11568049                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  12527854                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 25430580                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      10039741                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     10750998                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125656                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125737                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2690961                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2689755                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              327                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2151301                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2151114                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999913                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    346                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            375                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                41                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             334                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           41                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts       21141507                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              269                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    102312120                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.223964                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.060786                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       95825123     93.66%     93.66% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2120471      2.07%     95.73% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         748746      0.73%     96.46% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         667856      0.65%     97.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         913047      0.89%     98.01% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         660027      0.65%     98.65% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          11511      0.01%     98.67% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         651419      0.64%     99.30% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         713920      0.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    102312120                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            12899854                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              22914213                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6538602                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      3788089                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   1687257                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  10250263                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   17626933                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  117                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          112      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     13625073     59.46%     59.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           26      0.00%     59.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          281      0.00%     59.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       625020      2.73%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1125000      4.91%     67.10% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.10% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.10% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.10% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.10% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.10% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1000000      4.36%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.46% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       662999      2.89%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       375461      1.64%     76.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3125090     13.64%     89.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2375052     10.36%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     22914213                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       713920                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      8611288                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          8611288                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      9913023                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         9913023                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2553268                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2553268                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2626381                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2626381                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  68418793247                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  68418793247                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  68418793247                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  68418793247                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     11164556                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     11164556                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     12539404                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     12539404                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.228694                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.228694                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.209450                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.209450                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 26796.557685                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 26796.557685                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 26050.597094                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 26050.597094                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs      4149506                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets          814                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       125683                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     33.015650                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    38.761905                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       312447                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           312447                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      1927754                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1927754                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      1927754                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1927754                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       625514                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       625514                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       688009                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       688009                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  46455860997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  46455860997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  51181285997                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  51181285997                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.056027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.056027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.054868                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.054868                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 74268.299346                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 74268.299346                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 74390.430935                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 74390.430935                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                686845                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1344750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1344750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 32017.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 32017.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2767250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2767250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 65886.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 65886.904762                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      6407771                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        6407771                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2256300                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2256300                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  47123527250                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  47123527250                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      8664071                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      8664071                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.260420                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.260420                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 20885.311018                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 20885.311018                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      1927754                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1927754                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       328546                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       328546                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  25309079000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  25309079000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.037921                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.037921                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 77033.593469                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 77033.593469                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data      1301735                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total      1301735                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data        73113                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total        73113                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data      1374848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total      1374848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.053179                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.053179                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data   4725425000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total   4725425000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 75612.849028                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 75612.849028                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2203517                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2203517                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       296968                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       296968                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  21295265997                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  21295265997                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2500485                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2500485                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118764                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 71708.958531                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 71708.958531                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       296968                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       296968                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  21146781997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  21146781997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 71208.958531                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 71208.958531                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1014.413880                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            10601123                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            688017                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             15.408228                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          303718000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1014.413880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.990639                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.990639                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          25767001                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         25767001                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1276094                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             96891134                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  5395688                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1313856                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                250283                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1900921                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              49435844                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  317                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           3285199                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      27538541                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2690961                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2151501                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    101591434                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 500682                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           79                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  3214405                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                  126                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         105127055                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.564219                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.917086                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                95866895     91.19%     91.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  149081      0.14%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  628241      0.60%     91.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  412990      0.39%     92.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  932180      0.89%     93.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  256002      0.24%     93.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 1294385      1.23%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  803088      0.76%     95.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 4784193      4.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           105127055                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.025592                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.261899                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      3214223                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          3214223                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      3214223                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         3214223                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          182                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            182                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          182                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           182                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     12316250                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     12316250                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     12316250                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     12316250                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      3214405                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      3214405                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      3214405                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      3214405                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 67671.703297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 67671.703297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 67671.703297                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 67671.703297                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           35                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           35                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           35                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           35                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          147                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          147                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          147                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          147                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     10298250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     10298250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     10298250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     10298250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 70056.122449                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 70056.122449                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 70056.122449                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 70056.122449                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     5                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      3214223                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        3214223                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          182                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          182                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     12316250                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     12316250                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      3214405                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      3214405                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 67671.703297                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 67671.703297                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           35                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           35                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          147                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          147                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     10298250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     10298250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 70056.122449                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 70056.122449                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          129.861743                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             3214370                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               147                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          21866.462585                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          303704000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   129.861743                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.253636                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.253636                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          136                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          136                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.265625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           6428957                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          6428957                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   250283                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   2622360                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 9046759                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              46807995                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                10039741                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               10750998                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   99                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      958                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 9095421                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           189                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          224                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 413                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                46800362                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               44050379                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 24089276                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 30422388                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.418931                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.791827                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                        108                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                6251652                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores               8000485                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 10201                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3663097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            54.342044                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           97.602392                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1308672     35.73%     35.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               36042      0.98%     36.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              735100     20.07%     56.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              360855      9.85%     66.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              416043     11.36%     77.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              208688      5.70%     83.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               88589      2.42%     86.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               58833      1.61%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               18609      0.51%     88.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                9788      0.27%     88.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109              7284      0.20%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119              6478      0.18%     88.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129              7491      0.20%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139              7237      0.20%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149              6860      0.19%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              5845      0.16%     89.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              5581      0.15%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              4495      0.12%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              4200      0.11%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              3371      0.09%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              3360      0.09%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              2981      0.08%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              3030      0.08%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              2764      0.08%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              2984      0.08%     90.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              3339      0.09%     90.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             30109      0.82%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             19523      0.53%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289            145477      3.97%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             15480      0.42%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          133989      3.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1665                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3663097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               10039075                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               10749804                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     6280                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                3214415                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       35                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  12713550000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  12713550000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  12713550000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  26591025500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  12713550000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                250283                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1960456                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               16583354                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           446                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  5835859                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             80496657                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              46935034                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               250255                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                745877                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  2615                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              80078487                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           61784427                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  146831747                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                38527274                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 18064025                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             36749358                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                25035060                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 10392275                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       142403803                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       90926406                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                12899854                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  22914213                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       105143994                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       46759558                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     299                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      46781257                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   147                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            23892752                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            28589                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                154                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          105123369                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.445013                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.467550                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 92548040     88.04%     88.04% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3188529      3.03%     91.07% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2346816      2.23%     93.30% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1017665      0.97%     94.27% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1198198      1.14%     95.41% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1428516      1.36%     96.77% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  1048419      1.00%     97.77% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1157273      1.10%     98.87% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  1189913      1.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            105123369                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  28131      0.78%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     2      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.78% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            59331      1.65%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      2.44% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                375102     10.45%     12.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               874901     24.38%     37.27% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          1938409     54.02%     91.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          312533      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      2750267      5.88%      5.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     20469065     43.75%     49.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           26      0.00%     49.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          300      0.00%     49.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       625071      1.34%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           21      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           50      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           52      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           20      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            4      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     50.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1125014      2.40%     53.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1000000      2.14%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1910776      4.08%     59.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      3125353      6.68%     66.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      8150700     17.42%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      7624522     16.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      46781257                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.444926                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            3588410                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.076706                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               158887738                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               39901722                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       23504033                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 43386702                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                30750893                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        20499132                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   24758209                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    22861191                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         46780632                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     10061360                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      625                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          20811137                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2306006                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    10749777                       # Number of stores executed (Count)
system.cpu3.numRate                          0.444920                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            144                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          20625                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1221099                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   12872328                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     22867041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              8.168219                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         8.168219                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.122426                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.122426                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  38435703                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 13859186                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   17999937                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  12874696                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   11529364                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  12504684                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 25424196                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      10035686                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     10750885                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125613                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125730                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2682978                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2681797                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              313                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2147305                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2147155                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999930                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    344                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            377                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                44                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             333                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           45                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts       21140384                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              256                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    102308542                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.223511                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.060739                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       95843394     93.68%     93.68% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2120485      2.07%     95.75% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         734700      0.72%     96.47% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         661535      0.65%     97.12% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         915202      0.89%     98.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         655514      0.64%     98.65% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          10166      0.01%     98.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         647191      0.63%     99.30% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         720355      0.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    102308542                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            12872328                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              22867041                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    6534649                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3784152                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   1679417                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  10250233                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   17583710                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  117                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          111      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     13581873     59.39%     59.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           26      0.00%     59.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          285      0.00%     59.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       625019      2.73%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1125000      4.92%     67.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1000000      4.37%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       659068      2.88%     74.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       375445      1.64%     75.95% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      3125084     13.67%     89.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2375052     10.39%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     22867041                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       720355                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      8561392                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          8561392                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      9863579                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         9863579                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2599269                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2599269                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2671928                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2671928                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  75403126747                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  75403126747                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  75403126747                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  75403126747                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     11160661                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     11160661                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     12535507                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     12535507                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.232896                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.232896                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.213149                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.213149                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 29009.358688                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 29009.358688                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 28220.493496                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 28220.493496                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      6729228                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets          837                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       141196                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     47.658772                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    39.857143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       312445                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           312445                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      1973771                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1973771                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      1973771                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1973771                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       625498                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       625498                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       687992                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       687992                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  47279200247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  47279200247                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  52005584247                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  52005584247                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.056045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.056045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.054883                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.054883                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 75586.493078                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 75586.493078                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 75590.390945                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 75590.390945                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                686836                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1233750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1233750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data        29375                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total        29375                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      2512500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2512500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 59821.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 59821.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      6357883                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        6357883                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      2302309                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2302309                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  54106507750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  54106507750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      8660192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      8660192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.265850                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.265850                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 23500.975651                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 23500.975651                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      1973771                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1973771                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       328538                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       328538                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  26131061250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  26131061250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.037937                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.037937                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 79537.408915                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 79537.408915                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data      1302187                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total      1302187                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data        72659                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total        72659                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.052849                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.052849                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data   4726384000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total   4726384000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data 75629.404423                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 75629.404423                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2203509                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2203509                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       296960                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       296960                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  21296618997                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  21296618997                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2500469                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2500469                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 71715.446515                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 71715.446515                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       296960                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       296960                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  21148138997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  21148138997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 71215.446515                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 71215.446515                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1014.360447                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            10551660                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            688004                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             15.336626                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          305361000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1014.360447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.990586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.990586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          25759194                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         25759194                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1276900                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             96895074                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  5383332                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1317796                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                250267                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1896987                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              49387540                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  300                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           3284688                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      27510325                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2682978                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2147543                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    101588277                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 500648                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  3213410                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  120                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         105123369                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.563776                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.916432                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                95871842     91.20%     91.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  148577      0.14%     91.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  628908      0.60%     91.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  410755      0.39%     92.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  928440      0.88%     93.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  256594      0.24%     93.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 1295797      1.23%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  803737      0.76%     95.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 4778719      4.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           105123369                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.025517                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.261644                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      3213242                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          3213242                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      3213242                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         3213242                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          168                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            168                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          168                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           168                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     11697750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     11697750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     11697750                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     11697750                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      3213410                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      3213410                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      3213410                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      3213410                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000052                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000052                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000052                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 69629.464286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 69629.464286                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 69629.464286                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 69629.464286                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                4                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           28                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           28                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          140                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          140                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          140                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          140                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      9892000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      9892000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      9892000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      9892000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 70657.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 70657.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 70657.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 70657.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     4                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      3213242                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        3213242                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          168                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          168                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     11697750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     11697750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      3213410                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      3213410                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000052                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 69629.464286                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 69629.464286                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           28                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           28                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          140                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          140                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      9892000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      9892000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 70657.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 70657.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          124.458190                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             3213382                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               140                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          22952.728571                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          305342000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   124.458190                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.243082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.243082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          130                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          130                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.253906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           6426960                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          6426960                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   250267                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   2664475                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 9314400                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              46759857                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                10035686                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               10750885                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   93                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     3024                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 9359561                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           198                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          204                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 402                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                46753145                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               44003165                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 24053974                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 30380766                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.418504                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.791750                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         94                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                6251527                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores               8000388                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 22182                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3659160                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            62.112725                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          107.377111                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1264748     34.56%     34.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               36416      1.00%     35.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              684079     18.69%     54.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              356428      9.74%     63.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              320963      8.77%     72.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              176121      4.81%     77.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69              125847      3.44%     81.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               91246      2.49%     83.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               34976      0.96%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               22193      0.61%     85.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             18371      0.50%     85.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             16906      0.46%     86.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             17403      0.48%     86.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             15257      0.42%     86.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             14698      0.40%     87.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             11974      0.33%     87.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             11776      0.32%     87.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             10549      0.29%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             10112      0.28%     88.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              8668      0.24%     88.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              8608      0.24%     89.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              7672      0.21%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              8236      0.23%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              7375      0.20%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              8060      0.22%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              7909      0.22%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             29253      0.80%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             20700      0.57%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289            136132      3.72%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             14539      0.40%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          161945      4.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1774                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3659160                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               10035190                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               10749777                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     6280                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                3213419                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       34                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  12713302250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  12713302250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  12713302250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  26591273250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  12713302250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                250267                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1960528                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               16956054                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           446                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  5826327                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             80129747                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              46886729                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               250265                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               1296378                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  3861                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              79694165                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           61688594                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  146663706                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                38482774                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 18063839                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             36655029                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                25033438                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 10402028                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       142345547                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       90829869                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                12872328                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  22867041                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       105136550                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       46895733                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     305                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      46912337                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   167                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            23892302                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            29508                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                172                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          105119776                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.446275                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.470158                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 92514160     88.01%     88.01% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3238467      3.08%     91.09% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2290975      2.18%     93.27% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1023759      0.97%     94.24% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1197126      1.14%     95.38% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1445893      1.38%     96.76% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  1053304      1.00%     97.76% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1165886      1.11%     98.87% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  1190206      1.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            105119776                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  28369      0.79%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      0.79% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            58966      1.64%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      2.43% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                375072     10.45%     12.89% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               874887     24.38%     37.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead          1938480     54.02%     91.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          312522      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      2750283      5.86%      5.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     20594491     43.90%     49.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           26      0.00%     49.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          273      0.00%     49.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       625040      1.33%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     51.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1125000      2.40%     53.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1000000      2.13%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      1921992      4.10%     59.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite      3125226      6.66%     66.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      8145616     17.36%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      7624390     16.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      46912337                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.446204                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            3588296                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.076489                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               159156862                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               40038406                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       23640434                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 43376051                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                30749938                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        20498609                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   24894400                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    22855950                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         46911647                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                     10067493                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      690                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                          20816995                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2328879                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                    10749502                       # Number of stores executed (Count)
system.cpu4.numRate                          0.446197                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             94                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          16774                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1227991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   12952249                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     23003672                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              8.117243                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         8.117243                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.123195                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.123195                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  38554257                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 13938394                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   17999395                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                  12874346                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   11643191                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                  12573021                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 25475887                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads      10046918                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     10750743                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125622                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125762                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2705891                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2704642                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              295                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             2158698                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                2158590                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999950                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    369                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            413                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                39                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             374                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           47                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts       21139935                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              254                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    102304974                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.224854                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.062928                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       95792994     93.63%     93.63% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2136920      2.09%     95.72% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         736181      0.72%     96.44% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         674339      0.66%     97.10% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         921866      0.90%     98.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         661259      0.65%     98.65% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          10623      0.01%     98.66% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         652460      0.64%     99.30% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         718332      0.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    102304974                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            12952249                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              23003672                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6545738                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      3795384                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   1702324                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   17708886                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          101      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     13707527     59.59%     59.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           26      0.00%     59.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          270      0.00%     59.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       625010      2.72%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     62.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1125000      4.89%     67.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1000000      4.35%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       670358      2.91%     74.46% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       375338      1.63%     76.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      3125026     13.58%     89.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2375016     10.32%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     23003672                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       718332                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      8578369                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          8578369                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      9879068                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         9879068                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2593269                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2593269                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2667416                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2667416                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data  72767436746                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  72767436746                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data  72767436746                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  72767436746                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data     11171638                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total     11171638                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data     12546484                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total     12546484                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.232130                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.232130                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.212603                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.212603                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 28060.119003                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 28060.119003                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 27280.123065                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 27280.123065                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs      5694789                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets          833                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       136366                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     41.761062                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets    39.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       312429                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           312429                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      1967846                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1967846                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      1967846                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1967846                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       625423                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       625423                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       687917                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       687917                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  46969229494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  46969229494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  51713128244                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  51713128244                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.055983                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.055983                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.054829                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.054829                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 75099.939551                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 75099.939551                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 75173.499483                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 75173.499483                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                686761                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data      1145250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1145250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 27267.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 27267.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      2359500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      2359500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 56178.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 56178.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      6374987                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        6374987                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      2296324                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2296324                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data  51479531750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  51479531750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      8671311                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      8671311                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.264819                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.264819                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 22418.235297                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 22418.235297                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      1967846                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1967846                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       328478                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       328478                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  25829797000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  25829797000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.037881                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.037881                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 78634.785282                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 78634.785282                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::cpu4.data      1300699                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total      1300699                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data        74147                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total        74147                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.053931                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.053931                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::cpu4.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::cpu4.data   4743898750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total   4743898750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::cpu4.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::cpu4.data 75909.667328                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total 75909.667328                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      2203382                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       2203382                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       296945                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       296945                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  21287904996                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  21287904996                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2500327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2500327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 71689.723673                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 71689.723673                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       296945                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       296945                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  21139432494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  21139432494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 71189.723666                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 71189.723666                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1013.927921                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs            10567072                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            687928                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             15.360724                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          307294000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1013.927921                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.990164                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.990164                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          25781068                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         25781068                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1301262                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             96838171                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  5443965                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1286114                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                250264                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1908424                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   42                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              49523764                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  229                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           3292203                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      27590098                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2705891                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           2158998                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    101577191                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 500610                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  3225759                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                  103                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         105119776                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.565090                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.916976                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                95838727     91.17%     91.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  156004      0.15%     91.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  595573      0.57%     91.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  418477      0.40%     92.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  964893      0.92%     93.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  257971      0.25%     93.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 1326310      1.26%     94.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  802306      0.76%     95.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 4759515      4.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           105119776                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.025737                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.262422                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      3225648                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          3225648                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      3225648                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         3225648                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst          111                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total            111                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst          111                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total           111                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      9212000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      9212000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      9212000                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      9212000                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      3225759                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      3225759                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      3225759                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      3225759                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000034                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000034                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000034                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000034                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 82990.990991                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 82990.990991                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 82990.990991                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 82990.990991                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu4.icache.demandMshrHits::cpu4.inst           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           25                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           86                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           86                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           86                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           86                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      7333500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      7333500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      7333500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      7333500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000027                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000027                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 85273.255814                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 85273.255814                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 85273.255814                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 85273.255814                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     2                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      3225648                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        3225648                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst          111                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total          111                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      9212000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      9212000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      3225759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      3225759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000034                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000034                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 82990.990991                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 82990.990991                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           25                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           86                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           86                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      7333500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      7333500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000027                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000027                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 85273.255814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 85273.255814                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           69.932958                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             3225734                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                86                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          37508.534884                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          307280000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    69.932958                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.136588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.136588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           75                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           75                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.146484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           6451604                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          6451604                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                   250264                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   2641641                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 9256744                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              46896038                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                10046918                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               10750743                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   90                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     2104                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 9303233                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           196                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          223                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 419                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                46889055                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               44139043                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 24173331                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 30543065                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.419826                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.791451                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         77                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                6251527                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores               8000389                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 18078                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3670392                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            59.039245                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          103.428480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1278519     34.83%     34.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               37109      1.01%     35.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              708872     19.31%     55.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              364370      9.93%     65.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              353393      9.63%     74.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59              185250      5.05%     79.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69              119230      3.25%     83.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               81317      2.22%     85.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               27729      0.76%     85.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               17141      0.47%     86.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             13781      0.38%     86.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             12728      0.35%     87.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             13208      0.36%     87.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             11803      0.32%     87.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             11780      0.32%     88.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159              9953      0.27%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169              9430      0.26%     88.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              8258      0.22%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189              7898      0.22%     89.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199              6434      0.18%     89.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              6868      0.19%     89.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              6093      0.17%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              6568      0.18%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              5918      0.16%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              6142      0.17%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              6256      0.17%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             28425      0.77%     91.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             19765      0.54%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289            140364      3.82%     95.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             14414      0.39%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          151376      4.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3670392                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               10046317                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               10749502                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     6266                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                3225771                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       29                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  12713440250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  12713440250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  12713440250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  26591135250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  12713440250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                250264                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1999135                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               16803820                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  5873033                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             80193245                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              47022944                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               265755                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               1202186                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  2278                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              79785273                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           61960983                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  147139378                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                38606308                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 18063063                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             36928933                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                25031923                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 10299984                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       142480171                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       91102205                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                12952249                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  23003672                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       105129666                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       46827757                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     291                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      46846806                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   158                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined            23891598                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            27514                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                158                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          105114420                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.445674                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.468573                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 92526885     88.02%     88.02% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3184245      3.03%     91.05% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2350865      2.24%     93.29% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1025055      0.98%     94.27% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1193935      1.14%     95.40% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1429015      1.36%     96.76% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                  1056244      1.00%     97.77% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  1158021      1.10%     98.87% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  1190155      1.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            105114420                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  28772      0.80%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      0.80% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            59046      1.65%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                375098     10.45%     12.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite               874896     24.38%     37.28% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead          1938447     54.01%     91.29% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite          312516      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass      2750266      5.87%      5.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     20532460     43.83%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           26      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          282      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       625059      1.33%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     51.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1125014      2.40%     53.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1000000      2.13%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1916363      4.09%     59.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite      3125195      6.67%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      8147754     17.39%     83.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      7624387     16.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      46846806                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.445610                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            3588775                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.076607                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               159016242                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               39969625                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       23572806                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 43380723                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                30750026                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        20498669                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   24826849                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    22858466                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         46846190                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                     10064012                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      616                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                          20813499                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2317659                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                    10749487                       # Number of stores executed (Count)
system.cpu5.numRate                          0.445604                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             85                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          15246                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1235379                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   12912995                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     22936386                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              8.141385                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         8.141385                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.122829                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.122829                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  38494726                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 13898811                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                   17999446                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                  12874394                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   11587300                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                  12539513                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 25449840                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads      10041165                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores     10750641                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125609                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125731                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2694557                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2693396                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              267                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2153148                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2153043                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999951                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    343                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            388                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                40                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             348                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           43                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts       21139242                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              228                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    102299787                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.224208                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.061440                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       95804117     93.65%     93.65% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2131267      2.08%     95.73% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         739066      0.72%     96.46% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         671036      0.66%     97.11% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         920312      0.90%     98.01% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         656498      0.64%     98.65% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          11077      0.01%     98.66% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         647633      0.63%     99.30% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         718781      0.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    102299787                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            12912995                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              22936386                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    6540125                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3789775                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   1691112                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   17647207                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          102      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     13645853     59.49%     59.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           26      0.00%     59.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          270      0.00%     59.50% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       625010      2.72%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     62.22% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1125000      4.90%     67.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1000000      4.36%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       664749      2.90%     74.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       375334      1.64%     76.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      3125026     13.62%     89.65% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      2375016     10.35%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     22936386                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       718781                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      8579153                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          8579153                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      9881904                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         9881904                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      2586873                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2586873                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      2658968                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2658968                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data  72888071994                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  72888071994                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data  72888071994                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  72888071994                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data     11166026                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total     11166026                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data     12540872                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total     12540872                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.231674                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.231674                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.212024                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.212024                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 28176.130793                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 28176.130793                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 27412.165921                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 27412.165921                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs      5790992                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets          837                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       137364                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     42.158004                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets    39.857143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       312420                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           312420                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      1961455                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1961455                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      1961455                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1961455                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       625418                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       625418                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       687912                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       687912                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  46962262744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  46962262744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  51678020244                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  51678020244                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.056011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.056011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.054854                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.054854                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 75089.400599                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 75089.400599                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 75123.010275                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 75123.010275                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                686756                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1181000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1181000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 28119.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 28119.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      2405500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2405500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 57273.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 57273.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      6375770                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        6375770                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      2289933                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2289933                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data  51598836500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  51598836500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      8665703                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      8665703                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.264252                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.264252                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 22532.902273                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 22532.902273                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      1961455                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1961455                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       328478                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       328478                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  25821497250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  25821497250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.037906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.037906                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 78609.517989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 78609.517989                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::cpu5.data      1302751                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total      1302751                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data        72095                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total        72095                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.052439                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.052439                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::cpu5.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::cpu5.data   4715757500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total   4715757500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::cpu5.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::cpu5.data 75459.364099                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total 75459.364099                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      2203383                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       2203383                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       296940                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       296940                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  21289235494                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  21289235494                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 71695.411511                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 71695.411511                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       296940                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       296940                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  21140765494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  21140765494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 71195.411511                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 71195.411511                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1013.876747                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs            10569903                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            687927                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             15.364861                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          308931000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1013.876747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.990114                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.990114                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          25769843                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         25769843                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1281160                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             96865491                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  5401572                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1315959                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                250238                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1902861                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              49455602                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  221                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           3289158                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      27550097                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2694557                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2153426                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    101574908                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                 500554                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  3223352                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   90                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         105114420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.564468                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.917376                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                95846875     91.18%     91.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  153878      0.15%     91.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  627826      0.60%     91.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  416189      0.40%     92.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  929378      0.88%     93.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  256419      0.24%     93.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 1295716      1.23%     94.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  803389      0.76%     95.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 4784750      4.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           105114420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.025631                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.262058                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      3223253                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          3223253                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      3223253                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         3223253                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           99                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             99                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           99                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            99                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      7859250                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      7859250                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      7859250                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      7859250                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      3223352                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      3223352                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      3223352                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      3223352                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000031                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000031                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 79386.363636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 79386.363636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 79386.363636                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 79386.363636                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu5.icache.demandMshrHits::cpu5.inst           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           20                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           20                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           79                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           79                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           79                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           79                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      6434500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      6434500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      6434500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      6434500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 81449.367089                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 81449.367089                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 81449.367089                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 81449.367089                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     2                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      3223253                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        3223253                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           99                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           99                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      7859250                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      7859250                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      3223352                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      3223352                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 79386.363636                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 79386.363636                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           20                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           20                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           79                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           79                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      6434500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      6434500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 81449.367089                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 81449.367089                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           64.927418                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             3223332                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                79                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          40801.670886                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          308912000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    64.927418                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.126811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.126811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           6446783                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          6446783                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                   250238                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   2645298                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 9081282                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              46828048                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                10041165                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts               10750641                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   85                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     1959                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 9128165                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           196                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          187                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 383                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                46821456                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               44071475                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 24107044                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 30444646                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.419211                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.791832                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         71                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                6251383                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores               8000291                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 19571                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3664783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            59.267132                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          104.147344                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1280830     34.95%     34.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               36817      1.00%     35.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              700624     19.12%     55.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              362234      9.88%     64.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              352238      9.61%     74.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59              187310      5.11%     79.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69              119561      3.26%     82.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               82921      2.26%     85.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               27782      0.76%     85.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               17279      0.47%     86.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             14102      0.38%     86.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             12504      0.34%     87.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             13549      0.37%     87.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             12200      0.33%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             11740      0.32%     88.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              8755      0.24%     88.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              8494      0.23%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              7838      0.21%     88.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              7879      0.21%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              6146      0.17%     89.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209              6290      0.17%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              5784      0.16%     89.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              6269      0.17%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              5485      0.15%     89.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              6493      0.18%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259              6742      0.18%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             29770      0.81%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             21131      0.58%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289            139032      3.79%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             15518      0.42%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          151466      4.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1730                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3664783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses               10040691                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses               10749487                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     6280                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     4671                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                3223364                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       28                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  12713314250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  12713314250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  12713314250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  26591261250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  12713314250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                250238                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1964897                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               16685324                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  5843569                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             80370113                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              46954846                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               250190                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               1011228                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  2863                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              79944578                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           61825711                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                  146902188                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                38544222                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 18063113                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             36794370                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                25031214                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 10404081                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       142406569                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       90966078                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                12912995                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  22936386                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       105122646                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       46680605                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     307                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      46691496                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   147                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined            23892486                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            30683                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                174                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          105106461                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.444231                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.466882                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 92564483     88.07%     88.07% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3184983      3.03%     91.10% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2329606      2.22%     93.31% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1004525      0.96%     94.27% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1207242      1.15%     95.42% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1428111      1.36%     96.78% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                  1039352      0.99%     97.77% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  1157181      1.10%     98.87% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                  1190978      1.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            105106461                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  29229      0.81%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            57386      1.60%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                375060     10.46%     12.87% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite               874895     24.39%     37.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead          1938182     54.03%     91.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          312522      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass      2750261      5.89%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     20396977     43.68%     49.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           26      0.00%     49.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          282      0.00%     49.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       625057      1.34%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1125008      2.41%     53.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1000001      2.14%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1904018      4.08%     59.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite      3125212      6.69%     66.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      8140221     17.43%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      7624433     16.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      46691496                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.444162                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            3587274                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.076829                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               158712664                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               39823365                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       23425015                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 43364210                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                30750038                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        20498757                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   24679057                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    22849452                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         46690844                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                     10044118                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      652                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                          20793663                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2292917                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                    10749545                       # Number of stores executed (Count)
system.cpu6.numRate                          0.444156                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             88                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          16185                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1242063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   12826663                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     22788362                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              8.195635                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         8.195635                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.122016                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.122016                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  38351384                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 13812826                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                   17999470                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                  12874440                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   11463465                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                  12465200                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 25380679                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads      10028996                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     10750745                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125662                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125770                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2670035                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2668830                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              279                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2140913                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2140775                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999936                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    354                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            376                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             334                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts       21140088                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              239                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    102291711                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.222778                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.057659                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       95832709     93.69%     93.69% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2107330      2.06%     95.75% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         764920      0.75%     96.49% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         649787      0.64%     97.13% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         913802      0.89%     98.02% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         656153      0.64%     98.66% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          14775      0.01%     98.68% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         640672      0.63%     99.30% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         711563      0.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    102291711                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            12826663                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              22788362                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    6527813                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3777447                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   1666432                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   17511519                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           98      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     13510145     59.29%     59.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           26      0.00%     59.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          270      0.00%     59.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       625010      2.74%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1125000      4.94%     66.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1000000      4.39%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       652421      2.86%     74.22% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       375350      1.65%     75.86% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      3125026     13.71%     89.58% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      2375016     10.42%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     22788362                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       711563                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      8598856                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          8598856                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      9903160                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         9903160                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2554850                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2554850                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2625392                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2625392                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data  71060405494                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  71060405494                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data  71060405494                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  71060405494                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data     11153706                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total     11153706                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data     12528552                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total     12528552                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.229058                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.229058                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.209553                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.209553                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 27813.924690                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 27813.924690                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 27066.588720                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 27066.588720                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs      5548691                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets          837                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       131168                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     42.302170                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets    39.857143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       312432                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           312432                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      1929421                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1929421                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      1929421                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1929421                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       625429                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       625429                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       687923                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       687923                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  46777727744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  46777727744                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  51462176494                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  51462176494                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.056074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.056074                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.054908                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.054908                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 74793.026457                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 74793.026457                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 74808.047549                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 74808.047549                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                686764                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data       914750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total       914750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 21779.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 21779.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      1902000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      1902000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 45285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 45285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      6395466                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        6395466                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      2257901                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2257901                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data  49759634500                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  49759634500                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      8653367                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      8653367                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.260927                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.260927                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 22038.005431                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 22038.005431                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      1929421                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1929421                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       328480                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       328480                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  25625431250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  25625431250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.037960                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.037960                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 78012.150664                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 78012.150664                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.hits::cpu6.data      1304304                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total      1304304                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data        70542                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total        70542                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.051309                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.051309                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMisses::cpu6.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::cpu6.data   4684448750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::total   4684448750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissRate::cpu6.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::cpu6.data 74958.376004                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::total 74958.376004                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      2203390                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       2203390                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       296949                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       296949                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  21300770994                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  21300770994                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2500339                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2500339                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.118763                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118763                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 71732.085287                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 71732.085287                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       296949                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       296949                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  21152296494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  21152296494                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.118763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 71232.085287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 71232.085287                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1013.915430                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs            10591174                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            687933                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             15.395648                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          310597000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1013.915430                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.990152                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.990152                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          25745209                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         25745209                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1261150                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             96911850                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  5370369                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1312839                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                250253                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1890566                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              49308622                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  229                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           3269549                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      27464599                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2670035                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2141171                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    101586542                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 500586                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  3203618                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   97                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         105106461                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.563117                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.915715                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                95878424     91.22%     91.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  138506      0.13%     91.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  628471      0.60%     91.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  406159      0.39%     92.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  926703      0.88%     93.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  253619      0.24%     93.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 1295590      1.23%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  807062      0.77%     95.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 4771927      4.54%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           105106461                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.025399                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.261262                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      3203514                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          3203514                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      3203514                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         3203514                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst          104                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total            104                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst          104                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total           104                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      8214250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      8214250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      8214250                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      8214250                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      3203618                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      3203618                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      3203618                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      3203618                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000032                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000032                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 78983.173077                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 78983.173077                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 78983.173077                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 78983.173077                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu6.icache.demandMshrHits::cpu6.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           22                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           82                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           82                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           82                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           82                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      6604750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      6604750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      6604750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      6604750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 80545.731707                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 80545.731707                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 80545.731707                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 80545.731707                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     2                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      3203514                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        3203514                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst          104                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total          104                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      8214250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      8214250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      3203618                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      3203618                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 78983.173077                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 78983.173077                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           82                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           82                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      6604750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      6604750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 80545.731707                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 80545.731707                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           67.405192                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             3203596                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                82                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          39068.243902                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          310583000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    67.405192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.131651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.131651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           6407318                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          6407318                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                   250253                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   2652934                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 8941720                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              46680912                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                10028996                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               10750745                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   90                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     2805                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 8987822                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           191                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          195                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 386                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                46673760                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               43923772                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 23988446                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 30296859                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.417834                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.791780                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         72                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                6251542                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores               8000379                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 14311                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3652455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            57.414676                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          102.428014                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1295526     35.47%     35.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               35172      0.96%     36.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              740557     20.28%     56.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              379070     10.38%     67.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              367465     10.06%     77.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59              186004      5.09%     82.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               68778      1.88%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               49568      1.36%     85.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               22843      0.63%     86.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               15111      0.41%     86.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             13479      0.37%     86.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             12459      0.34%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             13816      0.38%     87.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             12563      0.34%     87.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             12639      0.35%     88.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             10204      0.28%     88.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169              9840      0.27%     88.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              7922      0.22%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189              7132      0.20%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199              5954      0.16%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209              6356      0.17%     89.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219              5738      0.16%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              5964      0.16%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239              5169      0.14%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              5530      0.15%     90.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259              5525      0.15%     90.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             32381      0.89%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             20363      0.56%     91.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289            148902      4.08%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             12534      0.34%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          137891      3.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3652455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses               10028349                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               10749545                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     6268                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     4670                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                3203630                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       28                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  12713398250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  12713398250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  12713398250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  26591177250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  12713398250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                250253                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1943025                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               16512132                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  5811298                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             80589474                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              46807841                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               250215                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               1346781                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  1220                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              80164513                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           61530963                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  146386788                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                38409714                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 18063106                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             36498286                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                25032550                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                 10330233                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       142258481                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       90671838                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                12826663                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  22788362                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       105115826                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       46566748                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     333                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      46576729                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   118                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined            23892529                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            32532                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                200                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          105099919                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.443166                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.465627                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 92600563     88.11%     88.11% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3167066      3.01%     91.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2319969      2.21%     93.33% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1002472      0.95%     94.28% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1199957      1.14%     95.42% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1427484      1.36%     96.78% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                  1042942      0.99%     97.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  1148319      1.09%     98.87% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  1191147      1.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            105099919                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  29219      0.81%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      0.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            57515      1.60%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%      2.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                375041     10.45%     12.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite               874904     24.39%     37.26% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead          1938520     54.03%     91.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          312522      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass      2750243      5.90%      5.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     20292207     43.57%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           26      0.00%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          282      0.00%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       625055      1.34%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1125014      2.42%     53.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1000000      2.15%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      1894476      4.07%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite      3125239      6.71%     66.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      8139760     17.48%     83.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      7624427     16.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      46576729                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.443099                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                            3587721                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.077028                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               158477246                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               39709651                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       23310801                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 43363970                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                30749964                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        20498741                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   24564522                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    22849685                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         46576089                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                     10034127                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      640                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                          20783693                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2273809                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                    10749566                       # Number of stores executed (Count)
system.cpu7.numRate                          0.443093                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             98                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          15907                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1249243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   12760255                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     22674488                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              8.237753                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         8.237753                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.121392                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.121392                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  38246056                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 13746306                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                   17999472                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                  12874428                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   11367939                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                  12407844                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 25332553                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads      10019583                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     10750814                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125732                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125834                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2651028                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2649804                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              275                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             2131410                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                2131265                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999932                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    358                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            372                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                43                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             329                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts       21140197                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              234                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    102285144                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.221679                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.055822                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       95864854     93.72%     93.72% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2091680      2.04%     95.77% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         768979      0.75%     96.52% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         636952      0.62%     97.14% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         905130      0.88%     98.03% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         652970      0.64%     98.67% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          15164      0.01%     98.68% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         637680      0.62%     99.30% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         711735      0.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    102285144                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            12760255                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              22674488                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6518348                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      3767964                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   1647442                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   17407135                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           93      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     13405741     59.12%     59.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           26      0.00%     59.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          270      0.00%     59.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       625010      2.76%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     61.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1125000      4.96%     66.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1000000      4.41%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.25% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       642938      2.84%     74.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       375368      1.66%     75.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3125026     13.78%     89.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      2375016     10.47%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     22674488                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       711735                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      8587484                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          8587484                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      9891339                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         9891339                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2556693                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2556693                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2627684                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2627684                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data  70769831497                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  70769831497                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data  70769831497                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  70769831497                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data     11144177                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total     11144177                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data     12519023                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total     12519023                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.229420                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.229420                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.209895                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.209895                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 27680.222654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 27680.222654                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 26932.398073                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 26932.398073                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs      5389541                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets          785                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       129691                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           20                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     41.556785                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets    39.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       312434                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           312434                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      1931246                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1931246                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      1931246                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1931246                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       625447                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       625447                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       687941                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       687941                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  46735205997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  46735205997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  51427516997                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  51427516997                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.056123                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.056123                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.054952                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.054952                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 74722.887786                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 74722.887786                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 74755.708697                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 74755.708697                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                686779                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1421000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1421000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 34658.536585                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 34658.536585                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      2917250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      2917250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 71152.439024                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 71152.439024                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      6384083                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        6384083                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      2259737                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2259737                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data  49462314750                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  49462314750                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      8643820                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      8643820                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.261428                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.261428                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 21888.527183                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 21888.527183                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      1931246                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1931246                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       328491                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       328491                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  25576167250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  25576167250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.038003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.038003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 77859.567690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 77859.567690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.hits::cpu7.data      1303855                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total      1303855                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu7.data        70991                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total        70991                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu7.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu7.data     0.051636                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.051636                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMisses::cpu7.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::cpu7.data   4692311000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::total   4692311000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissRate::cpu7.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::cpu7.data 75084.184082                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::total 75084.184082                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      2203401                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       2203401                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       296956                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       296956                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  21307516747                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  21307516747                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2500357                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2500357                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.118765                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118765                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 71753.110720                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 71753.110720                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       296956                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       296956                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  21159038747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  21159038747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.118765                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118765                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 71253.110720                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 71253.110720                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1013.891114                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs            10579371                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            687947                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             15.378177                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          312392000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1013.891114                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.990128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.990128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          25726165                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         25726165                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1249753                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             96941708                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  5341712                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1316492                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                250254                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1881030                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              49194789                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  229                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           3257706                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      27398254                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2651028                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           2131666                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    101591896                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 500594                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           17                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  3191508                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                  108                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         105099919                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.562071                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.914296                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                95896691     91.24%     91.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  132978      0.13%     91.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  628007      0.60%     91.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  400280      0.38%     92.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  923148      0.88%     93.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  253408      0.24%     93.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 1296176      1.23%     94.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  806714      0.77%     95.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 4762517      4.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           105099919                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.025220                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.260648                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      3191397                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          3191397                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      3191397                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         3191397                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst          111                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total            111                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst          111                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total           111                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      8441000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      8441000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      8441000                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      8441000                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      3191508                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      3191508                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      3191508                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      3191508                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000035                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000035                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000035                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000035                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 76045.045045                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 76045.045045                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 76045.045045                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 76045.045045                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu7.icache.demandMshrHits::cpu7.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           27                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           84                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           84                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           84                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           84                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      6804500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      6804500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      6804500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      6804500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 81005.952381                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 81005.952381                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 81005.952381                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 81005.952381                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     2                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      3191397                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        3191397                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst          111                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total          111                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      8441000                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      8441000                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      3191508                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      3191508                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000035                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000035                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 76045.045045                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 76045.045045                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           84                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           84                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      6804500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      6804500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 81005.952381                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 81005.952381                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           70.947319                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             3191481                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                84                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          37993.821429                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          312378000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    70.947319                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.138569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.138569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           76                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           76                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.148438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           6383100                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          6383100                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                   250254                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   2639445                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 9040976                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              46567081                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   3                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                10019583                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               10750814                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   99                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     2143                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 9087754                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           170                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          193                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 363                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                46559546                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               43809542                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 23914419                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 30199526                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.416774                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.791881                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         95                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                6251612                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores               8000430                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 13099                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3642972                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            57.218242                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          101.927149                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1288979     35.38%     35.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               37042      1.02%     36.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              745596     20.47%     56.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              368677     10.12%     66.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              378770     10.40%     77.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59              184850      5.07%     82.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               67718      1.86%     84.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               47301      1.30%     85.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               22369      0.61%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               14984      0.41%     86.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             13110      0.36%     87.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             11362      0.31%     87.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             12688      0.35%     87.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             12450      0.34%     88.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             12415      0.34%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             10413      0.29%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169              9679      0.27%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              7526      0.21%     89.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189              6723      0.18%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199              5548      0.15%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209              5975      0.16%     89.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              5666      0.16%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              6120      0.17%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              4987      0.14%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              5363      0.15%     90.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259              5086      0.14%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             32544      0.89%     91.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             22945      0.63%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289            146702      4.03%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             13841      0.38%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          135543      3.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            1688                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3642972                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses               10018823                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               10749566                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     6261                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                3191512                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       20                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  12713308250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  12713308250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  12713308250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  26591267250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  12713308250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                250254                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1931193                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               16605533                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           347                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  5786586                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             80526006                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              46694000                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               250224                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               1155370                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  2645                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              80101164                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           61302899                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                  145987948                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                38305669                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 18063077                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             36270504                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                25032268                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                 10366409                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       142137912                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       90444334                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                12760255                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  22674488                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples    312956.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples       293.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    133544.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples     85942.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples     85924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.025697128000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        16528                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        16528                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            1240870                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            296704                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     367858                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    156483                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                   735716                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  312966                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    79                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   10                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     27.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5               735716                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5              312966                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 170566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 174355                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 105699                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 104993                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                  52678                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                  51675                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  25450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  24650                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                   9466                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                   8698                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                  3249                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                  2912                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                   673                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                   508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                    39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                    26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 13853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 14369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 16230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 17010                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 18725                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 23045                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 22102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 17375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 16957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 16793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 16829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 16823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 16805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 16800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 16807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 16840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 16883                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 17147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                  1182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                   193                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                    61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                    45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        16528                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     44.507805                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    37.935726                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   360.499816                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-1023        16527     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        16528                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        16528                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.933628                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.810572                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     2.254007                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16            2138     12.94%     12.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             262      1.59%     14.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18            8020     48.52%     63.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             306      1.85%     64.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            3201     19.37%     84.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             133      0.80%     85.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            1471      8.90%     93.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23              52      0.31%     94.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             580      3.51%     97.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25              19      0.11%     97.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26             215      1.30%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              10      0.06%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28              86      0.52%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29               2      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30              24      0.15%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32               8      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        16528                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   2528                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               23542912                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            10014912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             598986548.01652801                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             254802701.02395585                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  39303637499                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     74958.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst         9376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data      4273408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data      2750144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data      2749568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     10013920                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 238547.290760079573                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 108725458.693734019995                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 16283.091519459356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 69994497.205547988415                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 16283.091519459356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 69970072.568268805742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 16283.091519459356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 69989612.278092145920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 69955417.785901293159                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 69999382.133003830910                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 69999382.133003830910                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 69961931.022509068251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 254777462.232100695372                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst          318                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       133580                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data        85944                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data        85968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data        85934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       312966                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     11602000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data   5528389612                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst      1018000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data   3470717404                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst       760000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data   3412119090                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst       754000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data   3544610692                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst      1029000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data   3504172660                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.inst       421000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data   3483839170                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.inst       404000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data   3447200608                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst       676000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data   3440751764                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 782449603886                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     36484.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     41386.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     46272.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     40370.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     34545.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     39701.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     34272.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     41231.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     85750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     40781.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.inst     42100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     40519.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.inst     33666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     40093.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     48285.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     40039.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   2500110.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        10176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data      4274560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data      2750208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data      2750976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data      2749888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      23542912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        10176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu5.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu6.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        13824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     10007296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     10007296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          159                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data        66790                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data        42972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data        42984                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data        42967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         367858                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       156364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        156364                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst       258901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    108754768                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        17911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data     69994497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst        17911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data     69971701                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst        17911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data     69991241                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data     69957046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data     70001010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data     70001010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data     69963559                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        598986548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst       258901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        17911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst        17911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst        17911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu5.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu6.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       351715                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    254608932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       254608932                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    254608932                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst       258901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    108754768                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        17911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data     69994497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst        17911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data     69971701                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst        17911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data     69991241                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data     69957046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data     70001010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data     70001010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data     69963559                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       853595480                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts              735637                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             312935                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        45760                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        46055                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        46206                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        46242                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        46260                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        46300                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        46218                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        46222                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        46317                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        46248                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        45708                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        45642                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        45601                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        45624                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        45636                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        45598                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        19404                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        19604                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        19675                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        19694                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        19698                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        19736                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        19692                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        19698                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        19688                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        19724                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        19434                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        19380                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        19366                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        19380                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        19398                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        19364                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            15135725000                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           1471274000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       29848465000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               20574.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          40574.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             369053                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            226437                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          72.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       453082                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    74.057906                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    69.678779                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    33.753751                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::32-63         7538      1.66%      1.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-95       396698     87.56%     89.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::96-127         6859      1.51%     90.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-159        10635      2.35%     93.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::160-191         8997      1.99%     95.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-223        19132      4.22%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::224-255         1106      0.24%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-287         2086      0.46%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::288-319            8      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-351           19      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-415            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-479            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       453082                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             23540384                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          10013920                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             598.922230                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             254.777462                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   5.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              56.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  19140610861                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  17938884639                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    312882.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples       298.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    133342.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples     86002.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples     85998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples     85992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples     86012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples     85994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.025711570000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        16502                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        16502                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            1241126                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            296736                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     367865                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    156442                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                   735730                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  312884                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    74                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      3.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     25.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5               735730                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5              312884                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 170505                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 174314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 105761                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 105108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                  52835                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                  51692                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  25394                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  24746                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                   9433                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                   8557                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                  3198                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                  2878                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                   654                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                   493                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                    44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                    34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 13896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 14420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 16232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 16940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 18741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 23123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 22058                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 17321                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 16997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 16799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 16778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 16786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 16803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 16787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 16765                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 16806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 16843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 17113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  1189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                   235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                    87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                    62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        16502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     44.577869                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    37.957219                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   363.419844                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-1023        16501     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        16502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        16502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.958732                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.835662                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     2.254770                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16            2085     12.63%     12.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             210      1.27%     13.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18            8030     48.66%     62.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             292      1.77%     64.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            3276     19.85%     84.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             105      0.64%     84.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            1487      9.01%     93.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23              51      0.31%     94.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24             601      3.64%     97.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25              25      0.15%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             209      1.27%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              11      0.07%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28              82      0.50%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29               5      0.03%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30              25      0.15%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32               8      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        16502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   2368                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               23543360                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            10012288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             598997946.18059158                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             254735940.34872606                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  39303211250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     74962.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst         9536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data      4266944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data      2752064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data      2751936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data      2751744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data      2752384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data      2751808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     10011424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 242618.063639944419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 108560999.469387471676                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 70018921.842827171087                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 14654.782367513420                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 69989612.278092145920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 70015665.224523290992                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 69987983.968940198421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 70010780.297067448497                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 70027063.388586908579                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 70012408.606219395995                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 254713958.175174802542                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst          328                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       133376                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data        86002                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data        85998                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data        85992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data        86012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data        85994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       312884                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     11755000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data   5528425664                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst       707500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data   3478089392                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst      1035000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data   3404060630                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst       689000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data   3548410094                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.inst       579500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data   3487049020                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.inst       415500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data   3486872556                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.inst       516500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data   3467550634                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.inst       666500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data   3454141772                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 819368029662                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     35838.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     41449.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     35375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     40441.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     51750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     39597.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     34450.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     41261.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.inst     57950.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     40564.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.inst     51937.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     40548.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.inst     51650.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     40314.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.inst     66650.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     40167.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   2618759.76                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        10496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data      4268032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data      2752064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data      2751936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data      2751744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data      2752384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data      2751808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      23543360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        10496                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu4.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu6.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu7.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        13632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          164                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data        66688                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data        43001                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data        42999                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data        42996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data        43006                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data        42997                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         367865                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst       267043                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    108588681                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data     70018922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data     69989612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data     70015665                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data     69987984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data     70010780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data     70027063                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data     70012409                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        598997946                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst       267043                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu4.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu5.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu6.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu7.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       346830                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    254532402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       254532402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    254532402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst       267043                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    108588681                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data     70018922                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data     69989612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data     70015665                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data     69987984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data     70010780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data     70027063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data     70012409                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       853530348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts              735656                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             312857                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        45676                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        46100                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        46204                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        46240                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        46242                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        46280                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        46218                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        46212                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        46238                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        46448                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        45702                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        45631                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        45610                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        45628                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        45621                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        45606                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        19390                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        19608                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        19676                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        19696                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        19696                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        19730                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        19690                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        19692                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        19684                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        19692                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        19400                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        19384                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        19386                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        19386                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        19386                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        19361                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            15157844262                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           1471312000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       29870964262                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               20604.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          40604.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             369119                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            226472                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          72.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       452922                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    74.079899                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    69.700099                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    33.755456                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63         7429      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127       403568     89.10%     90.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        19514      4.31%     95.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        20327      4.49%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319         2076      0.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       452922                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             23540992                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          10011424                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             598.937699                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             254.713958                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   5.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              56.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  19154005884                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  17925489616                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_writebacks::samples    313104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu0.inst::samples       266.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu0.data::samples    133671.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu1.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu2.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu2.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu3.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu3.data::samples     85924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu4.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu4.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu5.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu5.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu6.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu6.data::samples     85962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu7.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu7.data::samples     85996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.025702067000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds        16533                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds        16533                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState           1241144                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState           296826                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                    367872                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                   156553                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                  735744                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                 313106                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                   63                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                    26.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5              735744                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5             313106                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                170697                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                174478                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                105620                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                104896                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                 52705                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                 51669                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                 25385                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                 24692                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                  9515                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                  8680                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                 3211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                 2886                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                  665                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                  508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                   44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                   30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                13869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                14419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                16258                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                16974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                18819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                23161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                22059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                17290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                16946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                16781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                16830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                16825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                16808                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                16804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                16811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                16850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                16879                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                17135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                 1153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                  220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                   70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                   48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                   29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                   25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.rdPerTurnAround::samples        16533                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::mean    44.497490                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::gmean    37.924771                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::stdev   363.285484                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::0-1023        16532     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::total        16533                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.wrPerTurnAround::samples        16533                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::mean    18.936975                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::gmean    18.812233                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::stdev     2.273044                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::16           2123     12.84%     12.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::17            251      1.52%     14.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::18           8143     49.25%     63.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::19            258      1.56%     65.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::20           3153     19.07%     84.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::21            120      0.73%     84.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::22           1444      8.73%     93.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::23             68      0.41%     94.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::24            587      3.55%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::25             26      0.16%     97.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::26            218      1.32%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::27              9      0.05%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::28             99      0.60%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::29              2      0.01%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::30             20      0.12%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::31              1      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::32             11      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::total        16533                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.bytesReadWrQ                  2016                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys              23543808                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys           10019392                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            599009344.34465528                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            254916682.66459206                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                 39304490500                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                    74947.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::cpu0.inst         8512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu0.data      4277472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu1.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu1.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu2.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu2.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu3.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu3.data      2749568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu4.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu4.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu5.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu5.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu6.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu6.data      2750784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu7.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu7.data      2751872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorWriteBytes::writebacks     10018720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls10.requestorReadRate::cpu0.inst 216565.117208809446                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu0.data 108828856.324882581830                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu1.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu1.data 69957046.095053225756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu2.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu2.data 69989612.278092145920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu3.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu3.data 69955417.785901293159                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu4.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu4.data 69979842.423180475831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu5.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu5.data 69957046.095053225756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu6.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu6.data 69986355.659788265824                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu7.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu7.data 70014036.915371343493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorWriteRate::writebacks 254899585.418496638536                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::cpu0.inst          282                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu0.data       133706                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu1.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu1.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu2.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu2.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu3.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu3.data        85924                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu4.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu4.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu5.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu5.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu6.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu6.data        85962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu7.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu7.data        85996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::writebacks       313106                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::cpu0.inst     10726000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu0.data   5510741184                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu1.inst       759000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu1.data   3478246304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu2.inst       676500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu2.data   3410538250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu3.inst       699500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu3.data   3558687036                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu4.inst       617000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu4.data   3506034232                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu5.inst       539500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu5.data   3503441072                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu6.inst       508500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu6.data   3486495580                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu7.inst       566500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu7.data   3472216248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorWriteTotalLat::writebacks 959937533927                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::cpu0.inst     38035.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu0.data     41215.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu1.inst     42166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu1.data     40479.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu2.inst     37583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu2.data     39673.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu3.inst     38861.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu3.data     41416.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu4.inst     51416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu4.data     40789.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu5.inst     44958.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu5.data     40772.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu6.inst     42375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu6.data     40558.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu7.inst     47208.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu7.data     40376.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::writebacks   3065854.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::cpu0.inst         9024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu0.data      4278592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu1.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu1.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu2.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu2.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu3.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu3.data      2749568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu4.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu4.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu5.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu5.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu6.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu6.data      2750784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu7.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu7.data      2751872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total     23543808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu0.inst         9024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu1.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu2.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu3.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu4.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu5.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu6.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu7.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::total        12288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::writebacks     10012736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total     10012736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::cpu0.inst          141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu0.data        66853                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu1.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu1.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu2.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu2.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu3.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu3.data        42962                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu4.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu4.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu5.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu5.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu6.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu6.data        42981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu7.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu7.data        42998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total        367872                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::writebacks       156449                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total       156449                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::cpu0.inst       229592                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu0.data    108857352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu1.inst        14655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu1.data     69957046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu2.inst        14655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu2.data     69989612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu3.inst        14655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu3.data     69955418                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu4.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu4.data     69979842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu5.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu5.data     69957046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu6.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu6.data     69986356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu7.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu7.data     70014037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       599009344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu0.inst       229592                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu1.inst        14655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu2.inst        14655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu3.inst        14655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu4.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu5.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu6.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu7.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::total       312635                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::writebacks    254747339                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total      254747339                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::writebacks    254747339                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu0.inst       229592                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu0.data    108857352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu1.inst        14655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu1.data     69957046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu2.inst        14655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu2.data     69989612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu3.inst        14655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu3.data     69955418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu4.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu4.data     69979842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu5.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu5.data     69957046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu6.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu6.data     69986356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu7.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu7.data     70014037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      853756683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts             735681                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts            313085                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0        45730                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1        46126                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2        46226                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3        46246                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4        46250                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5        46295                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6        46308                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7        46208                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8        46260                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9        46247                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10        45676                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11        45701                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12        45576                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13        45616                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14        45628                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15        45588                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0        19426                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1        19658                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2        19682                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3        19690                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4        19700                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5        19738                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6        19762                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7        19686                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8        19684                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9        19732                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10        19402                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11        19446                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12        19358                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13        19384                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14        19387                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15        19350                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat           15227872406                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat          1471362000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat      29941492406                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              20699.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         40699.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits            369201                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits           226602                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate         72.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples       452961                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean    74.090546                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean    69.712741                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev    33.745300                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::32-63         7356      1.62%      1.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::64-95       396642     87.57%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::96-127         6924      1.53%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-159        10659      2.35%     93.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::160-191         8831      1.95%     95.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::192-223        19357      4.27%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::224-255         1162      0.26%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-287         2013      0.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::288-319            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::320-351            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::352-383            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total       452961                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead            23541792                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten         10018720                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            598.958053                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW            254.899585                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  5.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             56.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE  19120100233                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT  17959395267                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_writebacks::samples    313126.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu0.inst::samples       286.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu0.data::samples    133717.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu1.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu1.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu2.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu2.data::samples     86040.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu3.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu3.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu4.data::samples     85992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu5.data::samples     85956.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu6.data::samples     85992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu7.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.025686334000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds        16532                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds        16532                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState           1241780                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState           296836                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                    368052                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                   156571                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                  736104                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                 313142                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                  101                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                  16                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                    26.60                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5              736104                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5             313142                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                170947                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                174742                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                105588                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                104869                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                 52686                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                 51649                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                 25340                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                 24628                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                  9493                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                  8683                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                 3240                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                 2887                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                  661                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                  512                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                   47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                   31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                13877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                14386                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                16200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                16959                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                18785                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                23098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                22036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                17320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                16970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                16794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                16818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                16823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                16818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                16825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                16841                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                16862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                16871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                17174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                 1226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                  218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                   71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                   55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                   25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                   24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                   12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                   11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.rdPerTurnAround::samples        16532                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::mean    44.519054                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::gmean    37.965347                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::stdev   363.100177                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::0-1023        16531     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::total        16532                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.wrPerTurnAround::samples        16532                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::mean    18.939330                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::gmean    18.814880                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::stdev     2.268528                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::16           2151     13.01%     13.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::17            243      1.47%     14.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::18           8052     48.71%     63.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::19            257      1.55%     64.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::20           3226     19.51%     84.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::21            124      0.75%     85.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::22           1456      8.81%     93.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::23             43      0.26%     94.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::24            607      3.67%     97.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::25             24      0.15%     97.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::26            218      1.32%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::27              8      0.05%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::28             82      0.50%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::29              6      0.04%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::30             23      0.14%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::31              2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::32             10      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::total        16532                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.bytesReadWrQ                  3232                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys              23555328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys           10020544                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            599302439.99200547                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            254945992.22932708                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                 39304425500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                    74919.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::cpu0.inst         9152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu0.data      4278944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu1.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu1.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu2.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu2.data      2753280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu3.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu3.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu4.data      2751744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu5.data      2750592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu6.data      2751744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu7.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorWriteBytes::writebacks     10019360                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls11.requestorReadRate::cpu0.inst 232848.208728268801                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu0.data 108866307.435377329588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu1.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu1.data 70035204.934346631169                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu2.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu2.data 70049859.716714143753                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu3.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu3.data 69994497.205547988415                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu4.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu4.data 70010780.297067448497                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu5.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu5.data 69981470.732332423329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu6.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu6.data 70010780.297067448497                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu7.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu7.data 69987983.968940198421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorWriteRate::writebacks 254915868.510016083717                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::cpu0.inst          308                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu0.data       133782                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu1.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu1.data        86030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu2.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu2.data        86040                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu3.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu3.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu4.data        85992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu5.data        85956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu6.data        85992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu7.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::writebacks       313142                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::cpu0.inst     12331000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu0.data   5571718694                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu1.inst       405000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu1.data   3484803854                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu2.inst       363000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu2.data   3431544712                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu3.inst       404000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu3.data   3523650748                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu4.inst       408000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu4.data   3508712562                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu5.inst       425000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu5.data   3494489156                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu6.inst       410000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu6.data   3457432042                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu7.inst       409500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu7.data   3456225140                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorWriteTotalLat::writebacks 973574854375                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::cpu0.inst     40035.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu0.data     41647.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu1.inst     33750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu1.data     40506.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu2.inst     30250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu2.data     39883.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu3.inst     33666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu3.data     40986.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu4.inst     51000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu4.data     40802.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu5.inst     53125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu5.data     40654.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu6.inst     51250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu6.data     40206.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu7.inst     51187.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu7.data     40205.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::writebacks   3109052.30                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::cpu0.inst         9792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu0.data      4281024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu1.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu1.data      2752960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu2.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu2.data      2753280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu3.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu3.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu4.data      2751744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu5.data      2750592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu6.data      2751744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu7.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total     23555264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu0.inst         9792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu1.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu2.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu3.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::total        11968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::writebacks     10013056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total     10013056                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::cpu0.inst          153                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu0.data        66891                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu1.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu1.data        43015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu2.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu2.data        43020                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu3.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu3.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu4.data        42996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu5.data        42978                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu6.data        42996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu7.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total        368051                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::writebacks       156454                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total       156454                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::cpu0.inst       249131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu0.data    108919227                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu1.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu1.data     70041718                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu2.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu2.data     70049860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu3.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu3.data     69994497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu4.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu4.data     70010780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu5.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu5.data     69981471                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu6.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu6.data     70010780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu7.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu7.data     69987984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       599300812                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu0.inst       249131                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu1.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu2.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu3.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu4.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu5.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu6.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu7.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::total       304494                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::writebacks    254755480                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total      254755480                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::writebacks    254755480                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu0.inst       249131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu0.data    108919227                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu1.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu1.data     70041718                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu2.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu2.data     70049860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu3.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu3.data     69994497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu4.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu4.data     70010780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu5.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu5.data     69981471                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu6.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu6.data     70010780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu7.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu7.data     69987984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      854056292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts             736003                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts            313105                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0        45758                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1        46122                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2        46232                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3        46236                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4        46236                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5        46302                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6        46292                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7        46196                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8        46524                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9        46236                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10        45672                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11        45708                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12        45590                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13        45638                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14        45667                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15        45594                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0        19440                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1        19658                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2        19692                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3        19695                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4        19696                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5        19740                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6        19768                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8        19678                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9        19686                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10        19398                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11        19448                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12        19362                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13        19392                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14        19424                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15        19348                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat           15223672408                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat          1472006000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat      29943732408                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              20684.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         40684.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits            369296                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits           226508                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate         72.34                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples       453304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean    74.059474                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean    69.683377                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev    33.747228                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::32-63         7455      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::64-95       397006     87.58%     89.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::96-127         7003      1.54%     90.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-159        10460      2.31%     93.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::160-191         8823      1.95%     95.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::192-223        19317      4.26%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::224-255         1182      0.26%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-287         2038      0.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::288-319            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::320-351           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::352-383            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total       453304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead            23552096                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten         10019360                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            599.220210                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW            254.915869                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  5.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              3.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             56.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE  19161748863                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT  17917746637                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_writebacks::samples    312985.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu0.inst::samples       296.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu0.data::samples    133505.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu1.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu1.data::samples     85992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu2.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu2.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu3.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu3.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu4.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu5.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu6.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu7.data::samples     85962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.025702412000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds        16535                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds        16535                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState           1240933                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState           296660                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                    367819                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                   156498                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                  735638                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                 312996                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                   77                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                  11                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                    24.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5              735638                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5             312996                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                170640                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                174403                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                105542                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                104889                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                 52618                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                 51609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                 25463                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                 24707                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                  9514                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                  8679                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                 3263                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                 2930                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                  694                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                  529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                   47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                   34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                13850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                14403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                16249                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                16936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                18734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                23067                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                22002                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                17304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                16976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                16776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                16806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                16838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                16831                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                16823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                16821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                16850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                16881                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                17138                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                 1206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                  248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                   82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                   60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                   34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                   29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                   10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.rdPerTurnAround::samples        16535                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::mean    44.483036                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::gmean    37.891895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::stdev   363.034950                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::0-1023        16534     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::total        16535                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.wrPerTurnAround::samples        16535                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::mean    18.927003                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::gmean    18.803655                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::stdev     2.258418                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::16           2156     13.04%     13.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::17            237      1.43%     14.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::18           8076     48.84%     63.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::19            297      1.80%     65.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::20           3206     19.39%     84.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::21            118      0.71%     85.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::22           1422      8.60%     93.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::23             53      0.32%     94.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::24            616      3.73%     97.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::25             25      0.15%     98.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::26            201      1.22%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::27              6      0.04%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::28             78      0.47%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::29              4      0.02%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::30             28      0.17%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::32             12      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::total        16535                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.bytesReadWrQ                  2464                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys              23540416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys           10015872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            598923043.95960212                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            254827125.66123503                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                 39303978000                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                    74962.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::cpu0.inst         9472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu0.data      4272160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu1.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu1.data      2751744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu2.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu2.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu3.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu3.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu4.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu5.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu6.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu7.data      2750784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorWriteBytes::writebacks     10014656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls12.requestorReadRate::cpu0.inst 240989.754487998463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu0.data 108693706.665271073580                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu1.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu1.data 70010780.297067448497                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu2.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu2.data 70002638.751307711005                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu3.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu3.data 69960302.713357120752                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu4.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu4.data 69979842.423180475831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu5.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu5.data 69950532.858445450664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu6.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu6.data 69979842.423180475831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu7.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu7.data 69986355.659788265824                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorWriteRate::writebacks 254796187.787348061800                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::cpu0.inst          338                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu0.data       133534                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu1.data        85992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu2.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu2.data        85982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu3.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu4.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu5.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu6.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu7.data        85962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::writebacks       312996                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::cpu0.inst     11071504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu0.data   5603214000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu1.inst       559500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu1.data   3463477330                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu2.inst       492000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu2.data   3421057738                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu3.inst       496000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu3.data   3556699598                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu4.inst       495500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu4.data   3498459628                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu5.inst       352000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu5.data   3493048790                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu6.inst       412000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu6.data   3447325126                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu7.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu7.data   3441145358                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorWriteTotalLat::writebacks 806320126675                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::cpu0.inst     32755.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu0.data     41960.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu1.inst     39964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu1.data     40276.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu2.inst     35142.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu2.data     39788.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu3.inst     35428.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu3.data     41390.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu4.inst     61937.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu4.data     40701.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu5.inst     44000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu5.data     40655.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu6.inst     51500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu6.data     40106.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu7.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu7.data     40031.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::writebacks   2576135.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::cpu0.inst        10816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu0.data      4273088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu1.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu1.data      2751744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu2.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu2.data      2751424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu3.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu4.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu5.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu6.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu7.data      2750784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total     23540416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu0.inst        10816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu1.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu2.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::total        13184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::writebacks     10007616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total     10007616                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::cpu0.inst          169                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu0.data        66767                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu1.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu1.data        42996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu2.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu2.data        42991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu3.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu4.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu5.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu6.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu7.data        42981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total        367819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::writebacks       156369                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total       156369                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::cpu0.inst       275184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu0.data    108717317                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu1.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu1.data     70010780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu2.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu2.data     70002639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu3.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu3.data     69960303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu4.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu4.data     69979842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu5.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu5.data     69950533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu6.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu6.data     69979842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu7.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu7.data     69986356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       598923044                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu0.inst       275184                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu1.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu2.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu3.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu4.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu5.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu6.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu7.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::total       335432                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::writebacks    254617074                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total      254617074                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::writebacks    254617074                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu0.inst       275184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu0.data    108717317                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu1.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu1.data     70010780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu2.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu2.data     70002639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu3.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu3.data     69960303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu4.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu4.data     69979842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu5.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu5.data     69950533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu6.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu6.data     69979842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu7.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu7.data     69986356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      853540118                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts             735561                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts            312958                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0        45698                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1        46096                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2        46240                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3        46270                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4        46242                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5        46302                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6        46222                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7        46204                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8        46236                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9        46306                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10        45644                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11        45642                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12        45598                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13        45624                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14        45623                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15        45614                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0        19410                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1        19624                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2        19688                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3        19704                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4        19696                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5        19730                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6        19702                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7        19686                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8        19682                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9        19769                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10        19396                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11        19380                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12        19364                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13        19386                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14        19383                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15        19358                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat           15227426072                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat          1471122000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat      29938646072                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              20701.79                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         40701.79                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits            369006                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits           226546                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate         72.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples       452967                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean    74.072963                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean    69.693894                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev    33.769695                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-63         7442      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::64-127       403730     89.13%     90.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-191        19339      4.27%     95.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::192-255        20363      4.50%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-319         2076      0.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::320-383           11      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::448-511            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total       452967                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead            23537952                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten         10014656                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            598.860354                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW            254.796188                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  5.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             56.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE  19170996016                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT  17908499484                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_writebacks::samples    312904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu0.inst::samples       281.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu0.data::samples    133413.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu1.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu1.data::samples     86008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu2.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu2.data::samples     86030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu3.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu3.data::samples     86008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu4.data::samples     85996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu5.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu6.data::samples     85996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu7.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.025704712000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds        16502                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds        16502                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState           1240938                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState           296657                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                    367900                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                   156459                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                  735800                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                 312918                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                   80                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                  14                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                    23.36                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5              735800                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5             312918                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                170636                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                174357                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                105547                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                104946                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                 52763                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                 51708                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                 25425                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                 24665                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                  9475                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                  8675                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                 3280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                 2942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                  683                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                  529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                   52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                   37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                13865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                14430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                16298                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                17039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                18807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                23104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                22035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                17291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                16928                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                16750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                16801                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                16803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                16762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                16771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                16799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                16822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                16858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                17108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                 1164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                  216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                   87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                   73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                   31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                   28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.rdPerTurnAround::samples        16502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::mean    44.583444                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::gmean    37.976958                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::stdev   363.187828                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::0-1023        16501     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::total        16502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.wrPerTurnAround::samples        16502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::mean    18.960429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::gmean    18.835679                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::stdev     2.272977                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::16           2093     12.68%     12.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::17            238      1.44%     14.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::18           8000     48.48%     62.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::19            309      1.87%     64.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::20           3248     19.68%     84.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::21            117      0.71%     84.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::22           1463      8.87%     93.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::23             41      0.25%     93.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::24            611      3.70%     97.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::25             30      0.18%     97.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::26            212      1.28%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::27              9      0.05%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::28             91      0.55%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::29              4      0.02%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::30             25      0.15%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::31              1      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::32             10      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::total        16502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.bytesReadWrQ                  2560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys              23545600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys           10013376                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            599054937.00090969                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            254763621.60430914                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                 39302731250                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                    74953.86                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::cpu0.inst         8992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu0.data      4269216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu1.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu1.data      2752256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu2.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu2.data      2752960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu3.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu3.data      2752256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu4.data      2751872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu5.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu6.data      2751872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu7.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorWriteBytes::writebacks     10012320                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls13.requestorReadRate::cpu0.inst 228777.435848403955                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu0.data 108618804.444281548262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu1.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu1.data 70023806.770283013582                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu2.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu2.data 70041718.170954421163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu3.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu3.data 70023806.770283013582                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu4.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu4.data 70014036.915371343493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu5.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu5.data 69984727.350636318326                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu6.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu6.data 70014036.915371343493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu7.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu7.data 69984727.350636318326                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorWriteRate::writebacks 254736754.503302037716                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::cpu0.inst          320                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu0.data       133444                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu1.data        86008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu2.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu2.data        86030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu3.data        86008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu4.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu4.data        85996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu5.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu6.data        85996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu7.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu7.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::writebacks       312918                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::cpu0.inst     10236000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu0.data   5546603136                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu1.inst       618000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu1.data   3477322448                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu2.inst       512500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu2.data   3415877788                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu3.inst       502000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu3.data   3551941184                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu4.inst       444000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu4.data   3480849174                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu5.inst       378500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu5.data   3481650186                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu6.inst       296000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu6.data   3461119660                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu7.inst       371000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu7.data   3444883404                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorWriteTotalLat::writebacks 832933688740                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::cpu0.inst     31987.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu0.data     41565.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu1.inst     44142.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu1.data     40430.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu2.inst     36607.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu2.data     39705.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu3.inst     35857.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu3.data     41297.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu4.inst     44400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu4.data     40476.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu5.inst     47312.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu5.data     40503.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu6.inst     37000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu6.data     40247.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu7.inst     37100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu7.data     40075.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::writebacks   2661827.34                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::cpu0.inst        10240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu0.data      4270208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu1.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu1.data      2752256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu2.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu2.data      2752960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu3.data      2752256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu4.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu4.data      2751872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu5.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu6.data      2751872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu7.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu7.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total     23545600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu0.inst        10240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu1.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu2.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu4.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu7.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::total        12736                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::writebacks     10005632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total     10005632                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::cpu0.inst          160                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu0.data        66722                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu1.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu1.data        43004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu2.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu2.data        43015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu3.data        43004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu4.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu4.data        42998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu5.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu6.data        42998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu7.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu7.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total        367900                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::writebacks       156338                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total       156338                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::cpu0.inst       260529                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu0.data    108644043                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu1.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu1.data     70023807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu2.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu2.data     70041718                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu3.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu3.data     70023807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu4.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu4.data     70014037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu5.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu5.data     69984727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu6.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu6.data     70014037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu7.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu7.data     69984727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       599054937                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu0.inst       260529                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu1.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu2.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu3.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu4.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu5.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu6.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu7.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::total       324034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::writebacks    254566596                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total      254566596                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::writebacks    254566596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu0.inst       260529                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu0.data    108644043                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu1.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu1.data     70023807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu2.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu2.data     70041718                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu3.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu3.data     70023807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu4.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu4.data     70014037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu5.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu5.data     69984727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu6.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu6.data     70014037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu7.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu7.data     69984727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      853621533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts             735720                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts            312885                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0        45722                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1        46073                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2        46236                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3        46244                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4        46248                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5        46284                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6        46226                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7        46212                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8        46268                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9        46492                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10        45639                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11        45630                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12        45590                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13        45610                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14        45638                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15        45608                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0        19406                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1        19618                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2        19682                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3        19688                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4        19694                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5        19736                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6        19686                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7        19688                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8        19706                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9        19722                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10        19399                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11        19374                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12        19364                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13        19378                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14        19390                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15        19354                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat           15159204980                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat          1471440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat      29873604980                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              20604.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         40604.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits            369271                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits           226587                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          50.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate         72.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples       452747                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean    74.115036                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean    69.715071                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev    33.866312                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-63         7413      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::64-127       403265     89.07%     90.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-191        19552      4.32%     95.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::192-255        20396      4.50%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-319         2085      0.46%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::320-383           30      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-447            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total       452747                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead            23543040                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten         10012320                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            598.989805                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW            254.736755                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  5.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             56.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE  19164476826                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT  17915018674                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_writebacks::samples    312962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu0.inst::samples       287.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu0.data::samples    133468.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu1.inst::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu1.data::samples     86036.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu2.inst::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu2.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu3.inst::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu3.data::samples     86056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu4.data::samples     86044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu5.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu6.data::samples     86032.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu7.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu7.data::samples     86004.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.025645327000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds        16526                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds        16526                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState           1241512                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState           296660                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                    368059                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                   156508                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                  736118                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                 313016                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                  118                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                  54                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                    24.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5              736118                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5             313016                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                170600                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                174435                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                105554                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                104858                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                 52792                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                 51680                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                 25454                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                 24756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                  9545                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                  8712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                 3255                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                 2917                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                  677                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                  539                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                   72                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                   46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                   12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                   12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                13867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                14374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                16190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                16951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                18817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                23161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                22038                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                17256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                16957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                16771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                16791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                16837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                16831                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                16805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                16816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                16829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                16858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                17154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                 1191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                  239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                   83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                   64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                   24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                   21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                   11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.rdPerTurnAround::samples        16526                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::mean    44.534068                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::gmean    37.966667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::stdev   362.858112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::0-1023        16525     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::total        16526                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.wrPerTurnAround::samples        16526                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::mean    18.936161                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::gmean    18.812484                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::stdev     2.260757                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::16           2148     13.00%     13.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::17            235      1.42%     14.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::18           8050     48.71%     63.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::19            277      1.68%     64.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::20           3243     19.62%     84.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::21             84      0.51%     84.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::22           1469      8.89%     93.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::23             61      0.37%     94.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::24            599      3.62%     97.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::25             16      0.10%     97.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::26            211      1.28%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::27             11      0.07%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::28             85      0.51%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::29              3      0.02%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::30             24      0.15%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::32              9      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::34              1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::total        16526                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.bytesReadWrQ                  3776                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys              23555776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys           10016512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            599313838.15606916                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            254843408.75275448                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                 39301812750                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                    74922.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::cpu0.inst         9184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu0.data      4270976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu1.inst          352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu1.data      2753152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu2.inst          352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu2.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu3.inst          352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu3.data      2753792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu4.data      2753408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu5.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu6.data      2753024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu7.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu7.data      2752128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorWriteBytes::writebacks     10014048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls14.requestorReadRate::cpu0.inst 233662.363304241764                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu0.data 108663582.945960074663                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu1.inst 8955.700335702646                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu1.data 70046603.098410263658                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu2.inst 8955.700335702646                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu2.data 70031948.316042751074                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu3.inst 8955.700335702646                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu3.data 70062886.189929723740                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu4.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu4.data 70053116.335018038750                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu5.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu5.data 70007523.678763553500                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu6.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu6.data 70043346.480106368661                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu7.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu7.data 70020550.151979118586                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorWriteRate::writebacks 254780718.850404560566                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::cpu0.inst          360                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu0.data       133504                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu1.data        86036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu2.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu2.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu3.data        86056                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu4.data        86044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu5.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu6.data        86032                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu7.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu7.data        86004                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::writebacks       313016                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::cpu0.inst     10321000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu0.data   5508134158                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu1.inst       446500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu1.data   3499235378                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu2.inst       486000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu2.data   3415361656                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu3.inst       476500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu3.data   3550717186                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu4.inst       325500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu4.data   3523225692                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu5.inst       347500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu5.data   3511891126                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu6.inst       402000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu6.data   3491089632                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu7.inst       434000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu7.data   3462796308                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorWriteTotalLat::writebacks 807301348681                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::cpu0.inst     28669.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu0.data     41258.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu1.inst     31892.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu1.data     40671.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu2.inst     34714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu2.data     39705.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu3.inst     34035.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu3.data     41260.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu4.inst     40687.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu4.data     40946.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu5.inst     43437.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu5.data     40841.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu6.inst     50250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu6.data     40578.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu7.inst     43400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu7.data     40263.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::writebacks   2579105.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::cpu0.inst        11520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu0.data      4272128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu1.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu1.data      2753152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu2.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu2.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu3.data      2753792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu4.data      2753408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu5.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu6.data      2753024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu7.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu7.data      2752128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total     23555776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu0.inst        11520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu1.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu2.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu7.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::total        13952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::writebacks     10007232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total     10007232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::cpu0.inst          180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu0.data        66752                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu1.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu1.data        43018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu2.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu2.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu3.data        43028                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu4.data        43022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu5.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu6.data        43016                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu7.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu7.data        43002                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total        368059                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::writebacks       156363                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total       156363                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::cpu0.inst       293096                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu0.data    108692893                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu1.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu1.data     70046603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu2.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu2.data     70031948                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu3.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu3.data     70062886                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu4.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu4.data     70053116                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu5.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu5.data     70007524                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu6.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu6.data     70043346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu7.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu7.data     70020550                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       599313838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu0.inst       293096                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu1.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu2.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu3.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu4.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu5.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu6.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu7.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::total       354971                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::writebacks    254607304                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total      254607304                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::writebacks    254607304                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu0.inst       293096                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu0.data    108692893                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu1.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu1.data     70046603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu2.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu2.data     70031948                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu3.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu3.data     70062886                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu4.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu4.data     70053116                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu5.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu5.data     70007524                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu6.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu6.data     70043346                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu7.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu7.data     70020550                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      853921142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts             736000                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts            312939                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0        45702                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1        46363                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2        46212                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3        46250                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4        46255                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5        46274                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6        46212                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7        46218                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8        46522                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9        46278                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10        45632                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11        45628                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12        45588                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13        45629                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14        45625                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15        45612                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0        19434                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1        19624                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3        19692                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4        19698                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5        19728                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6        19686                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7        19688                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8        19683                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9        19759                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10        19392                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11        19376                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12        19368                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13        19388                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14        19393                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15        19352                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat           15255690136                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat          1472000000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat      29975690136                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              20727.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         40727.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits            369428                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits           226550                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          50.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate         72.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples       452961                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean    74.103616                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean    69.698810                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev    33.901508                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-63         7536      1.66%      1.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::64-127       403456     89.07%     90.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-191        19432      4.29%     95.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::192-255        20449      4.51%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-319         2035      0.45%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::320-383           26      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-447           23      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::448-511            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total       452961                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead            23552000                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten         10014048                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            599.217768                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW            254.780719                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  5.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              3.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             56.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE  19105409143                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT  17974086357                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_writebacks::samples    312926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu0.inst::samples       282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu0.data::samples    133446.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu1.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu1.data::samples     86022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu2.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu2.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu3.data::samples     86060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu4.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu4.data::samples     86034.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu5.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu5.data::samples     86020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu6.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu6.data::samples     86012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu7.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu7.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.025655296000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds        16517                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds        16517                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState           1241013                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState           296632                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                    367997                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                   156473                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                  735994                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                 312946                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                   92                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                  20                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                    22.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5              735994                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5             312946                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                170579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                174382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                105592                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                104872                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                 52782                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                 51794                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                 25506                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                 24781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                  9531                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                  8671                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                 3242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                 2896                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                  665                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                  520                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                   49                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                   28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                13888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                14411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                16206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                16968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                18738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                23155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                22119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                17274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                16902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                16758                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                16793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                16817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                16800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                16773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                16792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                16823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                16861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                17141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                 1236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                  235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                   77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                   60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                   28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                   26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                   10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                   10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.rdPerTurnAround::samples        16517                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::mean    44.553490                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::stdev   363.052629                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::0-1023        16516     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::total        16517                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.wrPerTurnAround::samples        16517                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::mean    18.944300                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::gmean    18.820943                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::stdev     2.259406                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::16           2088     12.64%     12.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::17            259      1.57%     14.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::18           8061     48.80%     63.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::19            301      1.82%     64.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::20           3224     19.52%     84.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::21            112      0.68%     85.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::22           1451      8.78%     93.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::23             47      0.28%     94.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::24            606      3.67%     97.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::25             29      0.18%     97.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::26            205      1.24%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::27             10      0.06%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::28             84      0.51%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::29              5      0.03%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::30             22      0.13%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::31              2      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::32             11      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::total        16517                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.bytesReadWrQ                  2944                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys              23551808                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys           10014272                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            599212882.98864841                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            254786417.93243638                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                 39303364500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                    74939.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::cpu0.inst         9024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu0.data      4270272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu1.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu1.data      2752704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu2.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu2.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu3.data      2753920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu4.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu4.data      2753088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu5.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu5.data      2752640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu6.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu6.data      2752384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu7.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu7.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorWriteBytes::writebacks     10012896                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls15.requestorReadRate::cpu0.inst 229591.590424376918                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu0.data 108645671.545288667083                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu1.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu1.data 70035204.934346631169                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu2.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu2.data 70009151.987915500998                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu3.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu3.data 70066142.808233603835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu4.inst 3256.618303891871                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu4.data 70044974.789258316159                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu5.inst 3256.618303891871                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu5.data 70033576.625194683671                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu6.inst 3256.618303891871                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu6.data 70027063.388586908579                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu7.inst 3256.618303891871                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu7.data 69999382.133003830910                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorWriteRate::writebacks 254751409.285669535398                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::cpu0.inst          324                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu0.data       133472                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu1.data        86022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu2.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu2.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu3.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu3.data        86060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu4.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu4.data        86034                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu5.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu5.data        86020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu6.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu6.data        86012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu7.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu7.data        85978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::writebacks       312946                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::cpu0.inst     10550502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu0.data   5544723228                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu1.inst       700000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu1.data   3483821984                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu2.inst       627000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu2.data   3421759814                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu3.inst       942000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu3.data   3541398188                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu4.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu4.data   3509812142                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu5.inst       313000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu5.data   3502837666                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu6.inst       236500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu6.data   3457316128                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu7.inst       227000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu7.data   3463672760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorWriteTotalLat::writebacks 820525830861                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::cpu0.inst     32563.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu0.data     41542.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu1.inst     35000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu1.data     40499.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu2.inst     34833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu2.data     39792.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu3.inst     47100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu3.data     41150.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu4.inst     55833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu4.data     40795.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu5.inst     52166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu5.data     40721.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu6.inst     39416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu6.data     40195.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu7.inst     37833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu7.data     40285.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::writebacks   2621940.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::cpu0.inst        10368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu0.data      4271104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu1.data      2752704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu2.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu2.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu3.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu3.data      2753920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu4.data      2753088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu5.data      2752640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu6.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu6.data      2752384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu7.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu7.data      2751296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total     23551808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu0.inst        10368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu2.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu3.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu6.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu7.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::total        12992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::writebacks     10006208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total     10006208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::cpu0.inst          162                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu0.data        66736                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu1.data        43011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu2.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu2.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu3.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu3.data        43030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu4.data        43017                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu5.data        43010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu6.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu6.data        43006                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu7.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu7.data        42989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total        367997                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::writebacks       156347                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total       156347                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::cpu0.inst       263786                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu0.data    108666840                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu1.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu1.data     70035205                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu2.inst        14655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu2.data     70009152                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu3.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu3.data     70066143                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu4.inst         4885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu4.data     70044975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu5.inst         4885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu5.data     70033577                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu6.inst         4885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu6.data     70027063                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu7.inst         4885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu7.data     69999382                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       599212883                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu0.inst       263786                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu1.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu2.inst        14655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu3.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu4.inst         4885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu5.inst         4885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu6.inst         4885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu7.inst         4885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::total       330547                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::writebacks    254581251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total      254581251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::writebacks    254581251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu0.inst       263786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu0.data    108666840                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu1.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu1.data     70035205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu2.inst        14655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu2.data     70009152                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu3.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu3.data     70066143                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu4.inst         4885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu4.data     70044975                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu5.inst         4885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu5.data     70033577                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu6.inst         4885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu6.data     70027063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu7.inst         4885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu7.data     69999382                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      853794134                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts             735902                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts            312903                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0        45710                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1        46280                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2        46260                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3        46228                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4        46239                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5        46247                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6        46220                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7        46206                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8        46542                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9        46264                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10        45636                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11        45614                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12        45610                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13        45610                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14        45640                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15        45596                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0        19436                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1        19622                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2        19712                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3        19690                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4        19693                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5        19700                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6        19688                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7        19692                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8        19686                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9        19714                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10        19396                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11        19370                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12        19370                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13        19376                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14        19400                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15        19358                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat           15221232912                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat          1471804000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat      29939272912                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              20683.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         40683.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits            369336                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits           226558                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          50.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate         72.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples       452911                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean    74.102329                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean    69.710985                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev    33.836375                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::32-63         7369      1.63%      1.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::64-95       396671     87.58%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::96-127         6970      1.54%     90.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-159        10299      2.27%     93.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::160-191         9103      2.01%     95.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::192-223        19213      4.24%     99.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::224-255         1190      0.26%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-287         2056      0.45%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::288-319            5      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::320-351           24      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::352-383            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-415            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total       452911                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead            23548864                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten         10012896                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            599.137981                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW            254.751409                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  5.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             56.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE  19179159449                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT  17900336051                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    312946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples       300.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples    133377.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples     85962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.data::samples     85924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.025704560000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        16523                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        16523                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            1240763                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            296688                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     367754                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    156474                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                   735508                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  312948                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    81                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     25.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5               735508                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5              312948                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 170436                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 174318                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 105746                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 104988                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                  52820                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                  51709                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  25362                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  24677                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                   9437                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                   8626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                  3216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                  2866                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                   647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                   491                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                    50                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                    38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 13887                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 14433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 16245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 16931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 18715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 23085                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 22041                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 17294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 16980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 16787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 16771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 16774                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 16798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 16806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 16818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 16848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 16868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 17149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                  1205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                   237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                    72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                    37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                    32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        16523                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     44.507474                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    37.923345                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   363.383866                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-1023        16522     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        16523                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        16523                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     18.938147                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    18.815153                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     2.256261                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16            2085     12.62%     12.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             242      1.46%     14.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18            8135     49.23%     63.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             291      1.76%     65.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20            3209     19.42%     84.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21             103      0.62%     85.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22            1440      8.72%     93.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23              52      0.31%     94.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24             591      3.58%     97.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25              28      0.17%     97.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26             206      1.25%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27              11      0.07%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28              93      0.56%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29               5      0.03%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30              22      0.13%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31               3      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32               7      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        16523                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                   2592                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               23536256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            10014336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             598817203.86472559                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             254788046.24158832                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  39303987000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     74974.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst         9600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data      4268064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data      2750784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.data      2749568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     10013280                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 244246.372791890346                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 108589494.879546523094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 69986355.659788265824                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.data 69958674.404205173254                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.data 69987983.968940198421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.data 69989612.278092145920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.inst 4884.927455837807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.data 69984727.350636318326                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.data 69955417.785901293159                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.data 69999382.133003830910                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 254761179.140581220388                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst          338                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data       133408                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data        85962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.data        85924                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.data        85978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       312948                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     11511500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data   5588538102                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst       825000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data   3501008508                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.inst       572000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.data   3408377170                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.inst       440000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.data   3550673278                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.inst       370500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.data   3504605154                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.inst       304000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.data   3507847086                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.inst       370500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.data   3480244672                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.inst       370500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.data   3470138286                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 807096215873                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     34057.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     41890.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     45833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     40727.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.inst     31777.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.data     39665.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.inst     31428.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.data     41304.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.inst     46312.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.data     40767.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.inst     50666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.data     40807.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.inst     46312.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.data     40503.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.inst     46312.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.data     40360.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   2579010.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst        10816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data      4269056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data      2750784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.data      2749568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.data      2751296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      23536256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst        10816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu2.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu3.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu4.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu5.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        13376                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     10006208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     10006208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          169                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data        66704                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data        42981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.data        42962                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.data        42989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         367754                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       156347                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        156347                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst       275184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data    108614734                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst        14655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data     69986356                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.inst        14655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.data     69958674                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.data     69987984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.data     69989612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.inst         4885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.data     69984727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.data     69955418                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.data     69999382                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        598817204                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst       275184                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst        14655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu2.inst        14655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu3.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu4.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu5.inst         4885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu6.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu7.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       340317                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    254581251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       254581251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    254581251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst       275184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data    108614734                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst        14655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data     69986356                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.inst        14655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.data     69958674                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.data     69987984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.data     69989612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.inst         4885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.data     69984727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.data     69955418                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.data     69999382                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       853398455                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts              735427                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             312915                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        45668                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        46108                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        46228                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        46226                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        46244                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        46282                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        46218                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        46218                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        46238                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        46274                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        45666                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        45612                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        45594                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        45626                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        45641                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        45584                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        19396                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        19650                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        19680                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        19690                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        19692                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        19736                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        19688                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        19700                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        19680                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        19730                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        19404                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        19378                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        19370                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        19376                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        19387                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        19358                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            15317656256                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           1470854000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       30026196256                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               20828.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          40828.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             368959                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            226568                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          72.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       452815                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    74.085320                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    69.697537                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    33.787208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::32-63         7486      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-95       396421     87.55%     89.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::96-127         6997      1.55%     90.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-159        10398      2.30%     93.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::160-191         8945      1.98%     95.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-223        19377      4.28%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::224-255         1144      0.25%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-287         2019      0.45%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::288-319            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-351           14      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-415            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       452815                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             23533664                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          10013280                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             598.751257                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             254.761179                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   5.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              56.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  19139561443                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  17939934057                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    312956.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples       330.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples    133403.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples     85980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.025705790000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        16509                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        16509                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            1240746                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            296666                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     367781                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    156490                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                   735562                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  312980                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                   119                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   24                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      3.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     26.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5               735562                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5              312980                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 170578                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 174430                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 105602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 104894                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                  52744                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                  51689                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  25402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  24649                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                   9480                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                   8675                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                  3224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                  2853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                   658                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                   509                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                    34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 13931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 14473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 16252                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 16959                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 18704                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 22991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 21971                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 17331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 16993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 16775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 16772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 16786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 16820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 16815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 16813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 16860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 16878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 17109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                  1194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                   250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                    92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                    74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                    34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        16509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     44.547035                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    37.932842                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   363.471417                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-1023        16508     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        16509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        16509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     18.955297                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    18.832585                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     2.252788                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16            2052     12.43%     12.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             247      1.50%     13.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18            8053     48.78%     62.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             304      1.84%     64.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20            3265     19.78%     84.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21             115      0.70%     85.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22            1446      8.76%     93.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23              45      0.27%     94.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24             627      3.80%     97.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25              20      0.12%     97.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26             194      1.18%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::27              16      0.10%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28              89      0.54%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::29               5      0.03%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30              22      0.13%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32               8      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::33               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        16509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                   3808                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               23537984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            10015360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             598861168.21182811                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             254814099.18801945                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  39303340500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     74967.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst        10560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data      4268896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data      2751360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     10013856                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 268671.010071079363                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 108610662.898521825671                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 70001010.442155778408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.data 69961931.022509068251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.data 69984727.350636318326                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.data 69947276.240141555667                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.data 69976585.804876580834                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.data 69960302.713357120752                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.data 69989612.278092145920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 254775833.922948747873                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst          392                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data       133434                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       312980                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     12507000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data   5511033138                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst      1055000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data   3466484812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.inst      1061000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.data   3421715240                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.inst       926000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.data   3521831722                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.inst       775000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.data   3498940136                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.inst       715000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.data   3493338160                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.inst       717000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.data   3445372654                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.inst       703000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.data   3457929718                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 934841150220                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     31905.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     41301.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     47954.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     40317.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.inst     48227.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.data     39818.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.inst     46300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.data     40970.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.inst     77500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.data     40726.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.inst     71500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.data     40643.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.inst     71700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.data     40095.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.inst     70300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.data     40224.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   2986903.80                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst        12544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data      4269888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      23537984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst        12544                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu2.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu3.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu4.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu5.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu6.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu7.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        15872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     10005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     10005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          196                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data        66717                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         367781                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       156332                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        156332                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst       319149                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data    108635902                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst        17911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data     70001010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.inst        17911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.data     69961931                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.data     69984727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.data     69947276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.data     69976586                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.data     69960303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.data     69989612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        598861168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst       319149                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst        17911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu2.inst        17911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu3.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu4.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu5.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu6.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu7.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       403821                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    254556826                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       254556826                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    254556826                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst       319149                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data    108635902                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst        17911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data     70001010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.inst        17911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.data     69961931                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.data     69984727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.data     69947276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.data     69976586                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.data     69960303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.data     69989612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       853417995                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts              735443                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             312933                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        45668                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        46104                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        46220                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        46224                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        46256                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        46262                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        46230                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        46218                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        46247                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        46258                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        45668                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        45616                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        45614                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        45638                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        45638                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        45582                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        19410                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        19640                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        19686                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        19688                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        19694                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        19716                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        19696                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        19704                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        19688                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        19726                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        19408                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        19386                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        19368                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        19376                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        19389                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        19358                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            15126244580                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           1470886000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       29835104580                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               20567.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          40567.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             368989                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            226536                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          72.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       452851                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    74.081833                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    69.696890                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    33.786117                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63         7475      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127       403448     89.09%     90.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191        19547      4.32%     95.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255        20272      4.48%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319         2087      0.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383           19      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       452851                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             23534176                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          10013856                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             598.764284                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             254.775834                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   5.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              56.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  19155584463                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  17923911037                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_writebacks::samples    312985.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.inst::samples       346.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.data::samples    133331.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.inst::samples        21.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.inst::samples        21.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.inst::samples        17.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.data::samples     85956.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu5.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.data::samples     85922.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.025695438000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds        16514                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds        16514                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState            1240771                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState            296689                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                     367777                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                    156511                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                   735554                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                  313022                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                   126                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                   37                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     27.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5               735554                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5              313022                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                 170502                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                 174394                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                 105681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                 104849                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                  52736                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                  51778                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                  25393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                  24612                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                   9450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                   8630                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                  3223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                  2899                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                   687                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                   518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                    45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                    31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                 13891                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                 14452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                 16274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                 16985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                 18780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                 23069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                 21996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                 17320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                 16974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                 16813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                 16807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                 16795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                 16799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                 16828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                 16828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                 16829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                 16877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                 17103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                  1167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                   218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                    69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                    52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples        16514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean     44.532639                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean    37.930131                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev   363.067445                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-1023        16513     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total        16514                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples        16514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     18.951193                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    18.827886                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     2.258537                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16            2078     12.58%     12.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::17             248      1.50%     14.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18            8051     48.75%     62.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::19             291      1.76%     64.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::20            3249     19.67%     84.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::21             126      0.76%     85.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::22            1451      8.79%     93.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::23              53      0.32%     94.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::24             597      3.62%     97.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::25              24      0.15%     97.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::26             203      1.23%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::27              16      0.10%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::28              90      0.54%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::29               2      0.01%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::30              26      0.16%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::31               2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::32               7      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total        16514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                   4032                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys               23537728                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys            10016704                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             598854654.97522032                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             254848293.68021032                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                  39303014500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     74964.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::cpu0.inst        11072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu0.data      4266592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.inst          672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.inst          672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.inst          544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.data      2750592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu5.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.data      2749504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::writebacks     10014720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::cpu0.inst 281697.483286646835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu0.data 108552043.769051775336                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.inst 17097.246095432325                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.data 69999382.133003830910                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.inst 17097.246095432325                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.data 69994497.205547988415                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.inst 13840.627791540453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.data 69981470.732332423329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.data 69947276.240141555667                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu5.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu5.data 69976585.804876580834                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.data 69953789.476749345660                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.data 69989612.278092145920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::writebacks 254797816.096500009298                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::cpu0.inst          428                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu0.data       133368                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu5.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.data        85922                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::writebacks       313022                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::cpu0.inst     12515000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu0.data   5573985756                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.inst       999498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.data   3463663916                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.inst       927498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.data   3407856760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.inst       698000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.data   3550538760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.inst       409000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.data   3496977222                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu5.inst       471500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu5.data   3491140188                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.inst       402000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.data   3449600144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.inst       334500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.data   3437310278                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::writebacks 768490565189                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::cpu0.inst     29240.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu0.data     41794.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.inst     45431.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.data     40284.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.inst     42159.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.data     39639.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.inst     38777.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.data     41305.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.inst     40900.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.data     40703.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu5.inst     58937.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu5.data     40618.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.inst     50250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.data     40148.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.inst     41812.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.data     39984.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::writebacks   2455068.86                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::cpu0.inst        13696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu0.data      4267776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu5.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.data      2749504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total      23537728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu0.inst        13696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu1.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu2.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu3.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu4.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu6.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::total        16768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::writebacks     10005824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total     10005824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::cpu0.inst          214                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu0.data        66684                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu5.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.data        42961                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total         367777                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::writebacks       156341                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total        156341                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::cpu0.inst       348458                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu0.data    108582167                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.inst        17911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.data     70001010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.inst        17911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.data     69994497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.inst        14655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.data     69983099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.data     69947276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu5.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu5.data     69976586                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.data     69953789                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.data     69989612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        598854655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu0.inst       348458                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu1.inst        17911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu2.inst        17911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu3.inst        14655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu4.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu5.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu6.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu7.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::total       426617                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::writebacks    254571481                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total       254571481                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::writebacks    254571481                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.inst       348458                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.data    108582167                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.inst        17911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.data     70001010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.inst        17911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.data     69994497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.inst        14655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.data     69983099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.data     69947276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu5.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu5.data     69976586                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.data     69953789                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.data     69989612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       853426136                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts              735428                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts             312960                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0        45696                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1        46098                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3        46242                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4        46247                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5        46276                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6        46218                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7        46216                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8        46238                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9        46230                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10        45662                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11        45670                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12        45610                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13        45617                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14        45616                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15        45578                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0        19406                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1        19638                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2        19676                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3        19702                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4        19695                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5        19726                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6        19692                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7        19700                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8        19688                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9        19726                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10        19396                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11        19413                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12        19372                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13        19386                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14        19392                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15        19352                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat            15179270020                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat           1470856000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat       29887830020                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               20640.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          40640.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits             368953                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits            226528                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          72.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples       452907                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean    74.073521                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    69.688793                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev    33.759208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::32-63         7534      1.66%      1.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::64-95       396525     87.55%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::96-127         6807      1.50%     90.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-159        10532      2.33%     93.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::160-191         9100      2.01%     95.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::192-223        19217      4.24%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::224-255         1122      0.25%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-287         2046      0.45%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::288-319           11      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::320-351           12      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total       452907                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead             23533696                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten          10014720                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             598.752071                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW             254.797816                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   5.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              56.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE  19166571291                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT  17912924209                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_writebacks::samples    312927.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.inst::samples       324.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.data::samples    133349.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.data::samples     85938.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu4.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu4.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu5.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.025686762000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds        16509                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds        16509                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState            1240771                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState            296735                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                     367779                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                    156493                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                   735558                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                  312986                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                   163                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                   59                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      3.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     24.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5               735558                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5              312986                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                 170603                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                 174450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                 105681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                 104915                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                  52776                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                  51696                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                  25312                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                  24634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                   9427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                   8603                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                  3194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                  2868                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                   666                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                   507                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                    40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                 13943                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                 14474                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                 16233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                 16978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                 18759                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                 23062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                 22016                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                 17290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                 16932                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                 16747                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                 16791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                 16834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                 16833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                 16826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                 16800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                 16802                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                 16840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                 17111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                  1177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                   222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                    65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples        16509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean     44.544733                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean    37.933126                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev   363.240857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-1023        16508     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total        16509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples        16509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     18.953783                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    18.831813                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     2.246713                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16            2014     12.20%     12.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::17             274      1.66%     13.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18            8081     48.95%     62.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::19             287      1.74%     64.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20            3286     19.90%     84.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::21             106      0.64%     85.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::22            1447      8.76%     93.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::23              57      0.35%     94.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::24             601      3.64%     97.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::25              23      0.14%     97.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::26             183      1.11%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::27              16      0.10%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::28              98      0.59%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::29               5      0.03%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::30              22      0.13%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::31               2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::32               7      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total        16509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                   5216                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys               23537856                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys            10015552                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             598857911.59352422                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             254818984.11547530                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                  39302706750                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     74966.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::cpu0.inst        10368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu0.data      4267168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.data      2750016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu4.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu4.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu5.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::writebacks     10013056                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::cpu0.inst 263786.082615241583                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu0.data 108566698.551419287920                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.data 69966815.949964910746                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.data 70007523.678763553500                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.data 70002638.751307711005                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu4.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu4.data 69948904.549293503165                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu5.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu5.data 69978214.114028528333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.data 69948904.549293503165                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.data 69978214.114028528333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::writebacks 254755480.058549404144                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::cpu0.inst          432                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu0.data       133376                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.data        85938                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.data        85982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu4.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu4.data        85916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu5.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu5.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.data        85916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::writebacks       312986                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::cpu0.inst     13232500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu0.data   5638736058                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.inst       634000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.data   3470382370                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.inst       633000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.data   3396493156                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.inst       604000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.data   3563320596                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu4.inst       333000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu4.data   3496015532                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu5.inst       417000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu5.data   3490904612                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.inst       406000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.data   3457683024                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.inst       403000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.data   3456560780                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::writebacks 922389898587                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::cpu0.inst     30630.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu0.data     42276.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.inst     26416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.data     40382.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.inst     28772.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.data     39499.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.inst     30200.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.data     41442.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu4.inst     33300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu4.data     40691.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu5.inst     41700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu5.data     40614.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.inst     40600.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.data     40244.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.inst     40300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.data     40215.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::writebacks   2947064.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::cpu0.inst        13824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu0.data      4268032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.data      2750016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.data      2751424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu4.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu4.data      2749312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu5.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu5.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.data      2749312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total      23537856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu0.inst        13824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu1.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu2.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu3.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu4.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu5.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu6.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu7.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::total        17216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::writebacks     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::cpu0.inst          216                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu0.data        66688                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.data        42969                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.data        42991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu4.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu4.data        42958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu5.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu5.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.data        42958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total         367779                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::writebacks       156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total        156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::cpu0.inst       351715                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu0.data    108588681                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.inst        19540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.data     69966816                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.inst        17911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.data     70007524                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.data     70002639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu4.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu4.data     69948905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu5.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu5.data     69978214                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.data     69948905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.data     69978214                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        598857912                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu0.inst       351715                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu1.inst        19540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu2.inst        17911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu3.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu4.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu5.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu6.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu7.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::total       438015                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::writebacks    254532402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total       254532402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::writebacks    254532402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.inst       351715                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.data    108588681                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.inst        19540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.data     69966816                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.inst        17911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.data     70007524                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.data     70002639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu4.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu4.data     69948905                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu5.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu5.data     69978214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.data     69948905                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.data     69978214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       853390313                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts              735395                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts             312908                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0        45692                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1        46128                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3        46238                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4        46248                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5        46272                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6        46220                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7        46218                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8        46240                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9        46192                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10        45682                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11        45654                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12        45592                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13        45622                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14        45601                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15        45582                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0        19416                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1        19640                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2        19680                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3        19705                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4        19700                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5        19716                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6        19690                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7        19701                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8        19690                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9        19690                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10        19396                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11        19386                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12        19374                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13        19380                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14        19392                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15        19352                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat            15278858628                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat           1470790000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat       29986758628                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               20776.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          40776.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits             369027                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits            226460                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          72.37                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples       452816                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean    74.082400                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    69.701775                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev    33.733682                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::32-63         7470      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::64-95       396426     87.55%     89.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::96-127         6822      1.51%     90.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-159        10578      2.34%     93.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::160-191         9122      2.01%     95.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::192-223        19241      4.25%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::224-255         1159      0.26%     99.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-287         1970      0.44%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::288-319            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::320-351           19      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total       452816                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead             23532640                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten          10013056                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             598.725204                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW             254.755480                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   5.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              56.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE  19154949862                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT  17924545638                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_writebacks::samples    312917.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.inst::samples       288.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.data::samples    133369.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu4.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu4.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu5.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu5.data::samples     85986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu6.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu6.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.025689474000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds        16517                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds        16517                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState            1240925                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState            296644                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                     367756                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                    156472                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                   735512                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                  312944                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                    99                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                   27                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      3.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     22.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5               735512                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5              312944                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                 170492                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                 174398                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                 105692                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                 104922                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                  52766                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                  51676                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                  25350                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                  24622                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                   9486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                   8689                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                  3226                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                  2867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                   651                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                   497                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                    44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                    35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                 13937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                 14460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                 16244                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                 16949                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                 18710                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                 23070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                 22039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                 17253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                 16932                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                 16774                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                 16800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                 16789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                 16783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                 16828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                 16843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                 16865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                 16910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                 17136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                  1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                   209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                    79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                    65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples        16517                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean     44.524006                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::gmean    37.917243                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev   363.169290                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-1023        16516     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total        16517                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples        16517                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     18.943997                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    18.822138                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     2.245110                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16            2053     12.43%     12.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::17             239      1.45%     13.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18            8123     49.18%     63.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::19             273      1.65%     64.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::20            3281     19.86%     84.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::21             103      0.62%     85.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::22            1444      8.74%     93.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::23              38      0.23%     94.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::24             605      3.66%     97.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::25              24      0.15%     97.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::26             190      1.15%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::27              14      0.08%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::28              95      0.58%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::29               4      0.02%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::30              22      0.13%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::31               1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::32               8      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total        16517                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                   3168                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys               23536384                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys            10014208                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             598820460.48302948                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             254784789.62328443                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                  39303344250                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     74973.76                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::cpu0.inst         9216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu0.data      4267808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu4.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu4.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu5.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu5.data      2751552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu6.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu6.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::writebacks     10012736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::cpu0.inst 234476.517880214727                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu0.data 108582981.642938748002                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.inst 14654.782367513420                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.data 69958674.404205173254                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.inst 14654.782367513420                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.data 69979842.423180475831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.inst 13026.473215567485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.data 69999382.133003830910                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu4.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu4.data 69979842.423180475831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu5.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu5.data 70005895.369611606002                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu6.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu6.data 69947276.240141555667                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.data 69976585.804876580834                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::writebacks 254747338.512789666653                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::cpu0.inst          344                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu0.data       133398                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.data        85978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu4.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu4.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu5.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu5.data        85986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu6.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu6.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::writebacks       312944                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::cpu0.inst     10409500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu0.data   5430920168                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.inst      1055500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.data   3464734948                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.inst       737000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.data   3412382240                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.inst       671000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.data   3542797174                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu4.inst       392000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu4.data   3492087088                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu5.inst       466000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu5.data   3512551630                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu6.inst       812000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu6.data   3470955646                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.inst       469000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.data   3451077734                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::writebacks 793234497992                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::cpu0.inst     30260.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu0.data     40712.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.inst     52775.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.data     40321.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.inst     36850.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.data     39700.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.inst     37277.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.data     41205.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu4.inst     32666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu4.data     40627.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu5.inst     38833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu5.data     40850.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu6.inst     67666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu6.data     40400.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.inst     39083.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.data     40152.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::writebacks   2534749.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::cpu0.inst        11008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu0.data      4268736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.data      2751296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu4.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu4.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu5.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu5.data      2751552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu6.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu6.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total      23536384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu0.inst        11008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu2.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu3.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu4.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu5.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu6.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu7.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::total        14400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::writebacks     10005504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total     10005504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::cpu0.inst          172                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu0.data        66699                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.data        42989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu4.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu4.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu5.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu5.data        42993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu6.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu6.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total         367756                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::writebacks       156336                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total        156336                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::cpu0.inst       280069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu0.data    108606592                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.data     69958674                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.data     69979842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.inst        14655                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.data     69999382                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu4.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu4.data     69979842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu5.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu5.data     70005895                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu6.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu6.data     69947276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.data     69976586                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        598820460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu0.inst       280069                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu1.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu2.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu3.inst        14655                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu4.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu5.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu6.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu7.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::total       366370                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::writebacks    254563340                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total       254563340                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::writebacks    254563340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.inst       280069                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.data    108606592                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.data     69958674                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.data     69979842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.inst        14655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.data     69999382                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu4.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu4.data     69979842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu5.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu5.data     70005895                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu6.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu6.data     69947276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.data     69976586                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       853383800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts              735413                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts             312898                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0        45680                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1        46100                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2        46216                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3        46252                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4        46282                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5        46300                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6        46212                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7        46218                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8        46226                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9        46264                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10        45658                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11        45612                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12        45600                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13        45606                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14        45601                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15        45586                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0        19412                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1        19622                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2        19686                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3        19698                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4        19704                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5        19738                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6        19688                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7        19690                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8        19678                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9        19724                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10        19396                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11        19378                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12        19368                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13        19378                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14        19384                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15        19354                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat            15084258628                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat           1470826000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat       29792518628                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               20511.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          40511.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits             368998                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits            226583                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          72.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples       452730                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean    74.097038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean    69.714498                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev    33.780568                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::32-63         7343      1.62%      1.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::64-95       396436     87.57%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::96-127         7095      1.57%     90.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-159        10269      2.27%     93.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::160-191         9155      2.02%     95.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::192-223        19195      4.24%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::224-255         1164      0.26%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-287         2043      0.45%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::288-319            6      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::320-351           23      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total       452730                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead             23533216                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten          10012736                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             598.739859                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW             254.747339                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   5.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              56.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE  19146257601                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT  17933237899                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_writebacks::samples    312942.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.inst::samples       282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.data::samples    133360.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.data::samples     85948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu4.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu4.data::samples     85996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu5.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu5.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu6.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu6.data::samples     85934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.data::samples     85970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000156090000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds        16520                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds        16520                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState            1240996                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState            296690                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                     367786                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                    156481                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                   735572                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                  312962                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                    96                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                   20                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     27.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5               735572                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5              312962                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                 170457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                 174396                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                 105767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                 104929                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                  52800                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                  51758                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                  25326                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                  24610                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                   9491                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                   8683                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                  3197                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                  2818                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                   661                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                   514                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                    39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                 13863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                 14414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                 16238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                 16985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                 18717                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                 23003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                 21962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                 17291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                 16974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                 16794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                 16789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                 16783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                 16793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                 16801                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                 16819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                 16866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                 16899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                 17164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                  1262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                   237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                    63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                    35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                    34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples        16520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean     41.697337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean    37.904332                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev    19.145352                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::8-15            44      0.27%      0.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::16-23         3420     20.70%     20.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::24-31          218      1.32%     22.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::32-39         4093     24.78%     47.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::40-47         2155     13.04%     60.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::48-55         3998     24.20%     84.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::56-63         1138      6.89%     91.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::64-71          429      2.60%     93.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::72-79          350      2.12%     95.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::80-87          383      2.32%     98.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::88-95          232      1.40%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::96-103           25      0.15%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::112-119            1      0.01%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::120-127            1      0.01%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::144-151            1      0.01%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::160-167            1      0.01%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::168-175            6      0.04%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::176-183            4      0.02%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::224-231            4      0.02%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::248-255            1      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::256-263            4      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::264-271            5      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::272-279            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::304-311            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::312-319            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::320-327            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::416-423            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total        16520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples        16520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     18.941707                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    18.818045                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     2.261050                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16            2119     12.83%     12.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::17             260      1.57%     14.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18            8027     48.59%     62.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19             291      1.76%     64.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::20            3228     19.54%     84.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::21             115      0.70%     84.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::22            1467      8.88%     93.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::23              37      0.22%     94.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::24             615      3.72%     97.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::25              27      0.16%     97.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::26             195      1.18%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::27              11      0.07%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::28              90      0.54%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::29               3      0.02%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::30              25      0.15%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::31               1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::32               9      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total        16520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                   3072                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys               23538304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys            10014784                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             598869309.75758791                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             254799444.40565196                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                  39303996500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     74969.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::cpu0.inst         9024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu0.data      4267520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.data      2750336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu4.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu4.data      2751872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu5.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu5.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu6.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu6.data      2749888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.data      2751040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::writebacks     10013344                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::cpu0.inst 229591.590424376918                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu0.data 108575654.251754984260                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.data 69974957.495724633336                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.data 70002638.751307711005                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.inst 8141.545759729678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.data 69979842.423180475831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu4.inst 4884.927455837807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu4.data 70014036.915371343493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu5.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu5.data 70007523.678763553500                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu6.inst 4884.927455837807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu6.data 69963559.331661015749                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.inst 6513.236607783742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.data 69992868.896396040916                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::writebacks 254762807.449733167887                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::cpu0.inst          338                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu0.data       133400                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.data        85948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.data        85982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu4.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu4.data        85996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu5.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu5.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu6.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu6.data        85934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.data        85970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::writebacks       312962                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::cpu0.inst      9648500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu0.data   5582428018                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.inst       568000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.data   3485621940                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.inst       486000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.data   3425962088                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.inst       491000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.data   3525179162                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu4.inst       375000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu4.data   3508789278                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu5.inst       672000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu5.data   3489626176                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu6.inst       295000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu6.data   3444215158                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.inst       660000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.data   3472550222                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::writebacks 627208789634                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::cpu0.inst     28545.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu0.data     41847.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.inst     47333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.data     40555.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.inst     40500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.data     39845.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.inst     49100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.data     41012.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu4.inst     62500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu4.data     40801.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu5.inst     84000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu5.data     40582.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu6.inst     49166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu6.data     40079.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.inst     82500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.data     40392.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::writebacks   2004105.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::cpu0.inst        10816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu0.data      4268800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.data      2750336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.data      2751424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu4.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu4.data      2751872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu5.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu5.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu6.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu6.data      2749888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.data      2751040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total      23538304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu0.inst        10816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu1.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu2.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu3.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu4.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu5.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu6.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu7.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::total        12800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::writebacks     10006208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total     10006208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::cpu0.inst          169                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu0.data        66700                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.data        42974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.data        42991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu4.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu4.data        42998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu5.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu5.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu6.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu6.data        42967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.data        42985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total         367786                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::writebacks       156347                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total        156347                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::cpu0.inst       275184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu0.data    108608220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.data     69974957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.data     70002639                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.inst         8142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.data     69979842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu4.inst         4885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu4.data     70014037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu5.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu5.data     70007524                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu6.inst         4885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu6.data     69963559                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.inst         6513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.data     69992869                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        598869310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu0.inst       275184                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu1.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu2.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu3.inst         8142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu4.inst         4885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu5.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu6.inst         4885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu7.inst         6513                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::total       325662                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::writebacks    254581251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total       254581251                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::writebacks    254581251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.inst       275184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.data    108608220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.data     69974957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.data     70002639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.inst         8142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.data     69979842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu4.inst         4885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu4.data     70014037                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu5.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu5.data     70007524                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu6.inst         4885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu6.data     69963559                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.inst         6513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.data     69992869                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       853450561                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts              735476                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts             312917                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0        45683                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1        46150                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3        46246                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4        46258                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5        46278                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6        46270                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7        46204                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8        46236                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9        46200                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10        45676                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11        45648                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12        45600                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13        45602                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14        45625                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15        45586                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0        19421                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1        19650                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2        19686                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3        19690                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4        19706                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5        19708                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6        19718                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7        19686                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8        19680                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9        19694                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10        19404                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11        19394                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12        19366                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13        19382                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14        19380                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15        19352                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat            15238047542                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat           1470952000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat       29947567542                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               20718.62                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          40718.62                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits             369075                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits            226584                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          72.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples       452734                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean    74.102179                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    69.710777                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev    33.830990                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::32-63         7380      1.63%      1.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::64-95       396486     87.58%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::96-127         6910      1.53%     90.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-159        10503      2.32%     93.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::160-191         8944      1.98%     95.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::192-223        19195      4.24%     99.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::224-255         1170      0.26%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-287         2120      0.47%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::288-319            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::320-351           20      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::352-383            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total       452734                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead             23535232                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten          10013344                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             598.791151                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW             254.762807                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   5.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              56.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE  19161926521                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT  17917568979                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_writebacks::samples    313166.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu0.inst::samples       276.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu0.data::samples    133399.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu1.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu1.data::samples     86006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu2.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu2.data::samples     86000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu3.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu3.data::samples     85974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu4.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu4.data::samples     85992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu5.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu5.data::samples     86018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu6.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu6.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu7.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu7.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.025701422000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds        16522                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds        16522                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState            1241328                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState            296875                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                     367907                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                    156592                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                   735814                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                  313184                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                    79                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                   18                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      3.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                     27.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5               735814                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5              313184                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                 170696                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                 174514                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                 105641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                 104955                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                  52729                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                  51663                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                  25384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                  24666                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                   9443                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                   8637                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                  3254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                  2890                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                   685                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                   517                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                    36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                    25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                 13928                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                 14458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                 16339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                 17048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                 18743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                 23089                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                 22008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                 17246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                 16945                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                 16775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                 16836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                 16842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                 16803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                 16795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                 16807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                 16843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                 16903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                 17157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                  1152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                   230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                    78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                    63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.rdPerTurnAround::samples        16522                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::mean     44.528326                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::gmean    37.931020                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::stdev   363.504146                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::0-1023        16521     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::total        16522                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.wrPerTurnAround::samples        16522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::mean     18.952730                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::gmean    18.829625                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::stdev     2.253904                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::16            2097     12.69%     12.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::17             221      1.34%     14.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::18            8081     48.91%     62.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::19             263      1.59%     64.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::20            3223     19.51%     84.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::21             108      0.65%     84.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::22            1508      9.13%     93.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::23              45      0.27%     94.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::24             624      3.78%     97.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::25              25      0.15%     98.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::26             194      1.17%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::27              13      0.08%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::28              87      0.53%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::29               6      0.04%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::30              16      0.10%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::31               4      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::32               7      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::total        16522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.bytesReadWrQ                   2528                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys               23546048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys            10021888                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             599066335.16497338                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             254980186.72151795                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                  39304401750                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                     74937.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::cpu0.inst         8832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu0.data      4268768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu1.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu1.data      2752192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu2.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu2.data      2752000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu3.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu3.data      2751168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu4.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu4.data      2751744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu5.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu5.data      2752576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu6.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu6.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu7.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu7.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorWriteBytes::writebacks     10020384                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls8.requestorReadRate::cpu0.inst 224706.662968539109                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu0.data 108607406.280217930675                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu1.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu1.data 70022178.461131066084                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu2.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu2.data 70017293.533675238490                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu3.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu3.data 69996125.514699935913                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu4.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu4.data 70010780.297067448497                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu5.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu5.data 70031948.316042751074                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu6.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu6.data 70009151.987915500998                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu7.inst 9769.854911675613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu7.data 70009151.987915500998                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorWriteRate::writebacks 254941921.456447213888                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::cpu0.inst          312                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu0.data       133436                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu1.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu1.data        86006                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu2.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu2.data        86000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu3.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu3.data        85974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu4.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu4.data        85992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu5.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu5.data        86018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu6.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu6.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu7.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu7.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::writebacks       313184                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::cpu0.inst     10501500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu0.data   5475802668                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu1.inst       849500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu1.data   3455486944                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu2.inst       716500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu2.data   3420546176                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu3.inst       853000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu3.data   3540678616                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu4.inst      1252000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu4.data   3489414770                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu5.inst       818000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu5.data   3487149264                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu6.inst       802000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu6.data   3450654178                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu7.inst       828500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu7.data   3443096426                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorWriteTotalLat::writebacks 845973863424                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::cpu0.inst     33658.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu0.data     41036.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu1.inst     53093.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu1.data     40177.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu2.inst     44781.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu2.data     39773.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu3.inst     53312.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu3.data     41183.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu4.inst    104333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu4.data     40578.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu5.inst     68166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu5.data     40539.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu6.inst     66833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu6.data     40128.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu7.inst     69041.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu7.data     40040.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::writebacks   2701203.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::cpu0.inst         9984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu0.data      4269952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu1.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu1.data      2752192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu2.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu2.data      2752000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu3.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu3.data      2751168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu4.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu4.data      2751744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu5.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu5.data      2752576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu6.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu6.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu7.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu7.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total      23546048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu0.inst         9984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu1.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu2.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu3.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu4.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu5.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu6.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu7.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::total        13056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::writebacks     10014144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total     10014144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::cpu0.inst          156                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu0.data        66718                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu1.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu1.data        43003                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu2.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu2.data        43000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu3.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu3.data        42987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu4.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu4.data        42996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu5.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu5.data        43009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu6.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu6.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu7.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu7.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total         367907                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::writebacks       156471                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total        156471                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::cpu0.inst       254016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu0.data    108637530                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu1.inst        13026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu1.data     70022178                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu2.inst        13026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu2.data     70017294                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu3.inst        13026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu3.data     69996126                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu4.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu4.data     70010780                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu5.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu5.data     70031948                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu6.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu6.data     70009152                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu7.inst         9770                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu7.data     70009152                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        599066335                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu0.inst       254016                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu1.inst        13026                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu2.inst        13026                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu3.inst        13026                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu4.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu5.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu6.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu7.inst         9770                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::total       332175                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::writebacks    254783161                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total       254783161                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::writebacks    254783161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu0.inst       254016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu0.data    108637530                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu1.inst        13026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu1.data     70022178                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu2.inst        13026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu2.data     70017294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu3.inst        13026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu3.data     69996126                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu4.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu4.data     70010780                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu5.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu5.data     70031948                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu6.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu6.data     70009152                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu7.inst         9770                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu7.data     70009152                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       853849496                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts              735735                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts             313137                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0        45708                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1        46206                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3        46250                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4        46242                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5        46290                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6        46326                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7        46208                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8        46220                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9        46274                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10        45648                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11        45672                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12        45632                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13        45614                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14        45613                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15        45618                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0        19414                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1        19703                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2        19686                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3        19694                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4        19700                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5        19712                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6        19798                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7        19684                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8        19678                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9        19730                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10        19394                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11        19426                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12        19392                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13        19376                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14        19378                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15        19372                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat            15064750042                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat           1471470000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat       29779450042                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               20475.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          40475.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits             369221                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits            226642                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           50.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate          72.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples       453009                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean    74.091031                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean    69.708837                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev    33.774677                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-63         7372      1.63%      1.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::64-127       403656     89.11%     90.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-191        19439      4.29%     95.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::192-255        20481      4.52%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-319         2046      0.45%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::320-383           13      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total       453009                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead             23543520                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten          10020384                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             599.002017                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW             254.941921                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   5.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              56.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE  19140698606                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT  17938796894                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_writebacks::samples    312854.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu0.inst::samples       290.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu0.data::samples    133318.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu1.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu1.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu2.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu2.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu3.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu3.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu4.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu4.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu5.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu5.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu6.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu6.data::samples     86016.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu7.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu7.data::samples     85972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.025707747000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds        16518                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds        16518                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState            1240731                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState            296563                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                     367738                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                    156430                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                   735476                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                  312860                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                    60                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    6                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      3.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                     23.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5               735476                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5              312860                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                 170514                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                 174340                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                 105763                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                 105046                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                  52705                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                  51616                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                  25321                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                  24631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                   9460                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                   8644                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                  3224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                  2881                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                   681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                   528                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                    40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                 13887                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                 14454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                 16307                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                 16977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                 18768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                 23089                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                 22015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                 17255                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                 16939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                 16801                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                 16836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                 16799                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                 16762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                 16763                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                 16772                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                 16823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                 16876                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                 17144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                  1130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                   215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                    86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                    64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.rdPerTurnAround::samples        16518                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::mean     44.521734                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::gmean    37.926858                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::stdev   363.352976                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::0-1023        16517     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::total        16518                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.wrPerTurnAround::samples        16518                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::mean     18.939036                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::gmean    18.815319                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::stdev     2.262161                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::16            2130     12.90%     12.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::17             232      1.40%     14.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::18            8083     48.93%     63.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::19             238      1.44%     64.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::20            3252     19.69%     84.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::21             113      0.68%     85.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::22            1465      8.87%     93.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::23              45      0.27%     94.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::24             584      3.54%     97.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::25              35      0.21%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::26             205      1.24%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::27              10      0.06%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::28              85      0.51%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::29               7      0.04%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::30              22      0.13%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::31               1      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::32              11      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::total        16518                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.bytesReadWrQ                   1920                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys               23535232                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys            10011520                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             598791150.91829443                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             254716400.63890269                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                  39303776000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                     74983.17                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::cpu0.inst         9280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu0.data      4266176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu1.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu1.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu2.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu2.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu3.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu3.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu4.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu4.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu5.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu5.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu6.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu6.data      2752512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu7.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu7.data      2751104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorWriteBytes::writebacks     10010720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls9.requestorReadRate::cpu0.inst 236104.827032160654                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu0.data 108541459.759564116597                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu1.inst 16283.091519459356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu1.data 69961931.022509068251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu2.inst 16283.091519459356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu2.data 69987983.968940198421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu3.inst 16283.091519459356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu3.data 69958674.404205173254                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu4.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu4.data 69979842.423180475831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu5.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu5.data 69957046.095053225756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu6.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu6.data 70030320.006890803576                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu7.inst 11398.164063621549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu7.data 69994497.205547988415                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorWriteRate::writebacks 254696046.774503380060                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::cpu0.inst          314                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu0.data       133354                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu1.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu1.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu2.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu2.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu3.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu3.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu4.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu4.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu5.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu5.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu6.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu6.data        86016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu7.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu7.data        85972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::writebacks       312860                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::cpu0.inst     11128500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu0.data   5603917588                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu1.inst      1081500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu1.data   3464253558                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu2.inst       846000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu2.data   3402554802                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu3.inst       988000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu3.data   3554569212                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu4.inst       675000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu4.data   3490699660                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu5.inst       769500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu5.data   3488899264                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu6.inst       751000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu6.data   3461317660                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu7.inst       754500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu7.data   3445974336                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorWriteTotalLat::writebacks 768913645163                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::cpu0.inst     35441.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu0.data     42022.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu1.inst     54075.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu1.data     40313.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu2.inst     42300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu2.data     39581.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu3.inst     49400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu3.data     41366.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu4.inst     48214.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu4.data     40611.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu5.inst     54964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu5.data     40603.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu6.inst     53642.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu6.data     40240.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu7.inst     53892.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu7.data     40082.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::writebacks   2457692.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::cpu0.inst        10048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu0.data      4267328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu1.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu1.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu2.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu2.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu3.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu3.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu4.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu4.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu5.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu5.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu6.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu6.data      2752512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu7.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu7.data      2751104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total      23535232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu0.inst        10048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu1.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu2.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu3.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu4.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu5.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu6.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu7.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::total        13760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::writebacks     10004160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total     10004160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::cpu0.inst          157                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu0.data        66677                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu1.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu1.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu2.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu2.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu3.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu3.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu4.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu4.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu5.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu5.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu6.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu6.data        43008                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu7.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu7.data        42986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total         367738                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::writebacks       156315                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total        156315                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::cpu0.inst       255645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu0.data    108570769                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu1.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu1.data     69961931                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu2.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu2.data     69987984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu3.inst        16283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu3.data     69958674                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu4.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu4.data     69979842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu5.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu5.data     69957046                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu6.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu6.data     70030320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu7.inst        11398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu7.data     69994497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        598791151                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu0.inst       255645                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu1.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu2.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu3.inst        16283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu4.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu5.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu6.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu7.inst        11398                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::total       350086                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::writebacks    254529145                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total       254529145                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::writebacks    254529145                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu0.inst       255645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu0.data    108570769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu1.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu1.data     69961931                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu2.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu2.data     69987984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu3.inst        16283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu3.data     69958674                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu4.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu4.data     69979842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu5.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu5.data     69957046                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu6.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu6.data     70030320                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu7.inst        11398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu7.data     69994497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       853320296                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts              735416                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts             312835                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0        45686                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1        46096                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2        46216                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3        46278                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4        46260                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5        46268                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6        46222                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7        46206                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8        46226                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9        46250                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10        45668                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11        45642                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12        45588                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13        45614                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14        45612                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15        45584                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0        19398                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1        19632                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3        19696                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4        19713                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5        19710                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6        19694                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7        19690                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8        19682                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9        19696                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10        19400                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11        19382                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12        19356                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13        19370                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14        19384                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15        19354                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat            15220860080                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat           1470832000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat       29929180080                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               20696.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          40696.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits             368936                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits            226553                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           50.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate          72.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples       452762                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean    74.087560                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean    69.705896                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev    33.748340                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::32-63         7436      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::64-95       396409     87.55%     89.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::96-127         6807      1.50%     90.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-159        10707      2.36%     93.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::160-191         8919      1.97%     95.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::192-223        19285      4.26%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::224-255         1193      0.26%     99.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-287         1984      0.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::288-319            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::320-351           17      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total       452762                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead             23533312                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten          10010720                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             598.742302                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW             254.696047                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   5.33                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               3.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              1.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              56.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE  19134870356                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF   2225080000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT  17944625144                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3510534                       # Transaction distribution (Count)
system.membus.transDist::ReadRespWithInvalidate            3                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501807                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2244                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3373415                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               318                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              198                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2377650                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2377650                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3515                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3507023                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls00.port          448                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls01.port          464                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls02.port          473                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls03.port          556                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls04.port          610                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls05.port          616                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls06.port          484                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls07.port          475                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls08.port          436                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls09.port          439                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls10.port          391                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls11.port          428                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls12.port          476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls13.port          448                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls14.port          508                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls15.port          454                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::total         7706                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls00.port       200432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls01.port       200169                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls02.port       200201                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls03.port       200214                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls04.port       200156                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls05.port       200126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls06.port       200161                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls07.port       200154                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls08.port       200204                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls09.port       200095                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls10.port       200523                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls11.port       200738                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls12.port       200358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls13.port       200247                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls14.port       200353                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls15.port       200268                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::total      3204399                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls00.port           23                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls01.port           21                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls02.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls03.port           23                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls04.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls05.port           26                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls06.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls07.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls08.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls09.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls10.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls11.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls12.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls13.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls14.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls15.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::total          299                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls00.port       128900                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls01.port       128948                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls02.port       128928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls03.port       128914                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls04.port       128901                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls05.port       128845                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls06.port       128828                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls07.port       128866                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls08.port       128938                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls09.port       128834                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls10.port       128882                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls11.port       129037                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls12.port       128931                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls13.port       128970                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls14.port       129012                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls15.port       129011                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::total      2062745                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls00.port           23                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls01.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls02.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls03.port           23                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls04.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls05.port           23                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls06.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls07.port           13                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls08.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls09.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls10.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls11.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls12.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls13.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls14.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls15.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::total          294                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls00.port       128854                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls01.port       128896                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls02.port       128880                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls03.port       128831                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls04.port       128918                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls05.port       128920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls06.port       128867                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls07.port       128915                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls08.port       128944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls09.port       128882                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls10.port       128940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls11.port       129023                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls12.port       128924                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls13.port       128993                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls14.port       128975                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls15.port       128962                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::total      2062724                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls00.port           23                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls01.port           21                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls02.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls03.port           21                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls04.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls05.port           21                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls06.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls07.port           11                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls08.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls09.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls10.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls11.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls12.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls13.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls14.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls15.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::total          279                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls00.port       128890                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls01.port       128942                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls02.port       128927                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls03.port       128878                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls04.port       128878                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls05.port       128919                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls06.port       128893                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls07.port       128874                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls08.port       128905                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls09.port       128828                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls10.port       128880                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls11.port       128936                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls12.port       128838                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls13.port       128995                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls14.port       129042                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls15.port       129052                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::total      2062677                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls00.port           13                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls01.port           11                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls03.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls04.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls05.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls07.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls08.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls10.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls11.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls12.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls13.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls15.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::total          166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls00.port       128828                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls01.port       128892                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls02.port       128905                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls03.port       128808                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls04.port       128813                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls05.port       128814                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls06.port       128894                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls07.port       128935                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls08.port       128934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls09.port       128867                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls10.port       128925                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls11.port       128966                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls12.port       128873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls13.port       128952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls14.port       129030                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls15.port       129019                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::total      2062455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls00.port           11                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls01.port            9                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls02.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls03.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls04.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls05.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls07.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls08.port           17                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls10.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls11.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls12.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls15.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::total          155                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls00.port       128907                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls01.port       128934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls02.port       128915                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls03.port       128861                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls04.port       128864                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls05.port       128866                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls06.port       128902                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls07.port       128932                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls08.port       128958                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls09.port       128825                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls10.port       128883                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls11.port       128912                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls12.port       128819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls13.port       128898                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls14.port       128940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls15.port       129029                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::total      2062445                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls00.port           13                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls01.port           11                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls03.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls04.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls05.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls07.port            7                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls08.port           17                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls10.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls11.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls12.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls15.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::total          160                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls00.port       128916                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls01.port       128954                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls02.port       128873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls03.port       128827                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls04.port       128819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls05.port       128812                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls06.port       128807                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls07.port       128842                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls08.port       128959                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls09.port       128947                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls10.port       128935                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls11.port       128966                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls12.port       128873                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls13.port       128952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls14.port       128998                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls15.port       128992                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::total      2062472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls00.port           15                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls01.port           11                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls03.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls04.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls05.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls07.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls08.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls10.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls11.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls12.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls13.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls14.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls15.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::total          166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls00.port       128841                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls01.port       128963                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls02.port       128953                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls03.port       128877                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls04.port       128881                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls05.port       128866                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls06.port       128861                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls07.port       128895                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls08.port       128929                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls09.port       128902                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls10.port       128978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls11.port       128926                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls12.port       128871                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls13.port       128898                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls14.port       128947                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls15.port       128941                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::total      2062529                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17651671                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls00.port        18304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls01.port        18944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls02.port        19392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls03.port        23040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls04.port        25344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls05.port        25600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls06.port        19968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls07.port        19584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls08.port        17920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls09.port        18048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls10.port        16000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls11.port        17536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls12.port        19584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls13.port        18432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls14.port        20992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls15.port        18688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::total       317376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls00.port      5535104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls01.port      5525056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls02.port      5527936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls03.port      5528896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls04.port      5525952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls05.port      5525760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls06.port      5527104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls07.port      5525888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls08.port      5528000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls09.port      5524480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls10.port      5536768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls11.port      5546944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls12.port      5533504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls13.port      5528640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls14.port      5532736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls15.port      5529984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::total     88482752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls00.port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls01.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls02.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls03.port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls04.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls05.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls06.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls07.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls08.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls09.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls10.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls11.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls12.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls13.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls14.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls15.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::total         9536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls00.port      4000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls01.port      4001792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls02.port      4000512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls03.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls04.port      4001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls05.port      3999104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls06.port      3998784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls07.port      3999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls08.port      4002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls09.port      3998976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls10.port      3999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls11.port      4003264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls12.port      4001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls13.port      4001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls14.port      4002880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls15.port      4002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::total     64017536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls00.port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls01.port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls02.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls03.port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls04.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls05.port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls06.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls07.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls08.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls09.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls10.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls11.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls12.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls13.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls14.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls15.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::total         9408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls00.port      3999360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls01.port      4000000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls02.port      3998976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls03.port      3998912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls04.port      4001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls05.port      4001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls06.port      4000256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls07.port      4001600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls08.port      4003008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls09.port      4000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls10.port      4001856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls11.port      4003136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls12.port      4001600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls13.port      4002816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls14.port      4001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls15.port      4000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::total     64017600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls00.port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls01.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls02.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls03.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls04.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls05.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls06.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls07.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls08.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls09.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls10.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls11.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls12.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls13.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls14.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls15.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::total         8896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls00.port      4000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls01.port      4001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls02.port      4000576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls03.port      4000448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls04.port      4000512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls05.port      4001472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls06.port      4001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls07.port      4000064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls08.port      4001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls09.port      3998848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls10.port      3999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls11.port      4000320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls12.port      3998976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls13.port      4002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls14.port      4003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls15.port      4003648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::total     64016128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls00.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls01.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls03.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls04.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls05.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls08.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls10.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls11.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls12.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls13.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls15.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::total         5120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls00.port      3998720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls01.port      3999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls02.port      4000064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls03.port      3998272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls04.port      3998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls05.port      3998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls06.port      4000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls07.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls08.port      4002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls09.port      4000256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls10.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls11.port      4001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls12.port      4000256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls13.port      4001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls14.port      4003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls15.port      4003008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::total     64010496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls00.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls01.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls02.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls03.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls04.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls05.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls07.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls08.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls10.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls11.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls12.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls15.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::total         4864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls00.port      4001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls01.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls02.port      4000384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls03.port      4000064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls04.port      4000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls05.port      4000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls06.port      4001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls07.port      4001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls08.port      4003520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls09.port      3998720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls10.port      3999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls11.port      3999680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls12.port      3998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls13.port      3999744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls14.port      4000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls15.port      4002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::total     64009920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls00.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls01.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls03.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls04.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls05.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls08.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls10.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls11.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls12.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls15.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::total         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls00.port      4001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls01.port      4002176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls02.port      3998848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls03.port      3998784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls04.port      3998592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls05.port      3998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls06.port      3998272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls07.port      3999232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls08.port      4003200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls09.port      4002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls10.port      4001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls11.port      4001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls12.port      4000256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls13.port      4001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls14.port      4002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls15.port      4002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::total     64011200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls00.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls01.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls03.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls04.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls05.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls07.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls08.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls10.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls11.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls12.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls13.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls14.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls15.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::total         5248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls00.port      3998912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls01.port      4002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls02.port      4001792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls03.port      4000576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls04.port      4000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls05.port      4000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls06.port      4000064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls07.port      4001024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls08.port      4002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls09.port      4001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls10.port      4002816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls11.port      3999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls12.port      3999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls13.port      3999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls14.port      4001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls15.port      4000320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::total     64012928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536944000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2686                       # Total snoops (Count)
system.membus.snoopTraffic                     159232                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5888506                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003382                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.107881                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5877088     99.81%     99.81% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     9078      0.15%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      467      0.01%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      425      0.01%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      275      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      252      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      247      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      645      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                       16      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::9                        3      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::10                       3      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::11                       2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::13                       2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::14                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::15                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               14                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5888506                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39304575500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         1661430044                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy         1661305426                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer18.occupancy         1661473861                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer19.occupancy         1661316743                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer19.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer20.occupancy         1661526814                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer20.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer21.occupancy         1661344511                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer21.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer22.occupancy         1661003098                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer22.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer23.occupancy         1661503688                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer23.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer24.occupancy         1662109668                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer24.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer25.occupancy         1660638195                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer25.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer26.occupancy         1661935933                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer26.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer27.occupancy         1662405291                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer27.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer28.occupancy         1661243052                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer28.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer29.occupancy         1661461012                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer29.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer30.occupancy         1662038963                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer30.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer31.occupancy         1661991504                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer31.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13809996                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            797250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        3460586240                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            757249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        3475862630                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5369561668                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            466000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        3470869336                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            427000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        3471262457                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            441250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        3463456330                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            448750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        3462811084                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             798000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         3466136249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11765972                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5877852                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        11226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
