INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:23:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 buffer21/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            load4/data_tehb/dataReg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.994ns (26.341%)  route 2.780ns (73.659%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=863, unset)          0.508     0.508    buffer21/clk
    SLICE_X64Y123        FDRE                                         r  buffer21/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer21/outs_reg[3]/Q
                         net (fo=5, routed)           0.319     1.081    buffer21/control/Q[3]
    SLICE_X65Y123        LUT2 (Prop_lut2_I0_O)        0.043     1.124 r  buffer21/control/result0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.124    cmpi1/S[1]
    SLICE_X65Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.381 f  cmpi1/result0_carry/CO[3]
                         net (fo=25, routed)          0.445     1.826    buffer38/fifo/CO[0]
    SLICE_X65Y120        LUT6 (Prop_lut6_I3_O)        0.043     1.869 r  buffer38/fifo/transmitValue_i_2__12/O
                         net (fo=4, routed)           0.637     2.506    buffer0/fifo/transmitValue_reg_5
    SLICE_X63Y116        LUT4 (Prop_lut4_I3_O)        0.051     2.557 f  buffer0/fifo/outs[31]_i_10/O
                         net (fo=1, routed)           0.220     2.777    control_merge1/tehb/control/outs[31]_i_3
    SLICE_X63Y116        LUT6 (Prop_lut6_I0_O)        0.129     2.906 r  control_merge1/tehb/control/outs[31]_i_7/O
                         net (fo=1, routed)           0.163     3.069    buffer26/fifo/outputValid_reg_0
    SLICE_X65Y116        LUT5 (Prop_lut5_I3_O)        0.043     3.112 r  buffer26/fifo/outs[31]_i_3/O
                         net (fo=6, routed)           0.324     3.437    control_merge1/tehb/control/outputValid_reg_1
    SLICE_X66Y115        LUT3 (Prop_lut3_I1_O)        0.046     3.483 f  control_merge1/tehb/control/q0_reg_i_1/O
                         net (fo=56, routed)          0.279     3.762    load4/data_tehb/control/oehb_ready
    SLICE_X66Y112        LUT6 (Prop_lut6_I2_O)        0.128     3.890 r  load4/data_tehb/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.392     4.282    load4/data_tehb/regEnable
    SLICE_X68Y106        FDRE                                         r  load4/data_tehb/dataReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=863, unset)          0.483     5.183    load4/data_tehb/clk
    SLICE_X68Y106        FDRE                                         r  load4/data_tehb/dataReg_reg[20]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X68Y106        FDRE (Setup_fdre_C_CE)      -0.169     4.978    load4/data_tehb/dataReg_reg[20]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  0.697    




