/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire [17:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [15:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  reg [6:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [11:0] celloutsig_0_36z;
  wire [22:0] celloutsig_0_37z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [10:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [28:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire [27:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_72z;
  wire [16:0] celloutsig_0_73z;
  wire [22:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[0] ? in_data[7] : in_data[3]);
  assign celloutsig_0_32z = !(celloutsig_0_27z[7] ? in_data[1] : celloutsig_0_28z[6]);
  assign celloutsig_1_0z = !(in_data[166] ? in_data[105] : in_data[139]);
  assign celloutsig_1_9z = !(celloutsig_1_7z[5] ? celloutsig_1_0z : celloutsig_1_6z[14]);
  assign celloutsig_0_10z = !(celloutsig_0_3z ? celloutsig_0_0z : celloutsig_0_8z[7]);
  assign celloutsig_0_31z = !(celloutsig_0_20z ? celloutsig_0_26z[11] : celloutsig_0_30z);
  assign celloutsig_0_48z = ~(celloutsig_0_0z | celloutsig_0_30z);
  assign celloutsig_1_19z = ~(celloutsig_1_11z | celloutsig_1_2z[2]);
  assign celloutsig_0_14z = ~(celloutsig_0_10z | in_data[70]);
  assign celloutsig_0_21z = ~(celloutsig_0_15z | celloutsig_0_16z[7]);
  assign celloutsig_0_30z = ~(celloutsig_0_5z | celloutsig_0_16z[5]);
  assign celloutsig_1_4z = ~((in_data[145] | in_data[154]) & celloutsig_1_3z);
  assign celloutsig_1_11z = ~((in_data[150] | celloutsig_1_8z[11]) & celloutsig_1_9z);
  assign celloutsig_0_20z = ~((celloutsig_0_7z[0] | celloutsig_0_12z) & celloutsig_0_16z[7]);
  assign celloutsig_0_39z = celloutsig_0_38z[5] | celloutsig_0_23z[6];
  assign celloutsig_0_50z = celloutsig_0_39z | celloutsig_0_19z;
  assign celloutsig_1_1z = in_data[155] | celloutsig_1_0z;
  assign celloutsig_0_12z = celloutsig_0_6z[19] | celloutsig_0_1z;
  assign celloutsig_0_13z = celloutsig_0_12z | celloutsig_0_6z[24];
  assign celloutsig_0_22z = celloutsig_0_11z | celloutsig_0_18z[15];
  assign celloutsig_0_38z = { celloutsig_0_34z[7:1], celloutsig_0_10z, celloutsig_0_19z } & { celloutsig_0_27z[7:1], celloutsig_0_12z, celloutsig_0_35z };
  assign celloutsig_0_3z = { in_data[30:28], celloutsig_0_0z } >= { celloutsig_0_2z[7], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_2z[6:4] >= { celloutsig_1_2z[2:1], celloutsig_1_1z };
  assign celloutsig_0_11z = in_data[48:46] >= celloutsig_0_7z[21:19];
  assign celloutsig_0_1z = { in_data[18:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >= { in_data[84:69], celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_16z[8:7], celloutsig_0_31z } < in_data[64:62];
  assign celloutsig_0_41z = { celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_13z } < celloutsig_0_16z;
  assign celloutsig_0_57z = { celloutsig_0_42z[9:0], celloutsig_0_30z } < { celloutsig_0_26z[10:1], celloutsig_0_20z };
  assign celloutsig_0_19z = celloutsig_0_8z[10:4] < celloutsig_0_17z[10:4];
  assign celloutsig_0_6z = celloutsig_0_4z[28:1] % { 1'h1, in_data[63:40], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_73z = { celloutsig_0_42z[4:0], celloutsig_0_36z } % { 1'h1, celloutsig_0_10z, celloutsig_0_57z, celloutsig_0_14z, celloutsig_0_41z, celloutsig_0_25z, celloutsig_0_49z, celloutsig_0_39z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_12z };
  assign celloutsig_1_2z = { in_data[139:131], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[114:104] };
  assign celloutsig_1_7z = { celloutsig_1_2z[8:0], celloutsig_1_3z } % { 1'h1, in_data[139:132], celloutsig_1_4z };
  assign celloutsig_0_16z = in_data[23:14] % { 1'h1, celloutsig_0_4z[15:7] };
  assign celloutsig_0_24z = in_data[17:2] % { 1'h1, in_data[58:47], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_67z = ~^ celloutsig_0_47z;
  assign celloutsig_0_15z = ~^ celloutsig_0_6z[24:22];
  assign celloutsig_0_49z = ^ { celloutsig_0_34z[5:4], celloutsig_0_39z, celloutsig_0_25z };
  assign celloutsig_0_5z = ^ { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_25z = ^ { celloutsig_0_4z[22:9], celloutsig_0_13z };
  assign celloutsig_0_7z = celloutsig_0_4z[26:4] >> celloutsig_0_6z[22:0];
  assign celloutsig_1_18z = celloutsig_1_8z[15:7] >> { celloutsig_1_6z[7:0], celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[26:14], celloutsig_0_0z, celloutsig_0_0z } >> in_data[46:32];
  assign celloutsig_0_17z = celloutsig_0_9z << celloutsig_0_7z[17:1];
  assign celloutsig_0_29z = celloutsig_0_26z[13:3] << celloutsig_0_2z[12:2];
  assign celloutsig_0_37z = { in_data[8:5], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_36z, celloutsig_0_25z, celloutsig_0_33z } >> { celloutsig_0_8z[1], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_7z[12:1] >> celloutsig_0_9z[11:0];
  assign celloutsig_0_33z = { celloutsig_0_17z[16:15], celloutsig_0_21z } ~^ { celloutsig_0_29z[9:8], celloutsig_0_10z };
  assign celloutsig_0_42z = celloutsig_0_8z[13:3] ~^ celloutsig_0_18z[17:7];
  assign celloutsig_0_4z = { celloutsig_0_2z[14:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } ~^ in_data[65:37];
  assign celloutsig_0_47z = { celloutsig_0_26z[1:0], celloutsig_0_41z, celloutsig_0_5z } ~^ celloutsig_0_2z[13:10];
  assign celloutsig_1_6z = in_data[136:122] ~^ { in_data[190:177], celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[106:101], celloutsig_1_7z } ~^ { celloutsig_1_6z[13], celloutsig_1_6z };
  assign celloutsig_0_9z = { in_data[54:39], celloutsig_0_1z } ~^ { celloutsig_0_8z[12:11], celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_13z } ~^ { celloutsig_0_7z[20], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_34z = celloutsig_0_26z[9:2] ^ { celloutsig_0_4z[11:5], celloutsig_0_30z };
  assign celloutsig_0_36z = { celloutsig_0_24z[15:6], celloutsig_0_5z, celloutsig_0_30z } ^ { celloutsig_0_34z[4:3], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_32z };
  assign celloutsig_0_72z = { celloutsig_0_18z[3], celloutsig_0_22z, celloutsig_0_48z, celloutsig_0_12z, celloutsig_0_67z, celloutsig_0_50z } ^ celloutsig_0_37z[10:5];
  assign celloutsig_0_8z = in_data[60:46] ^ { in_data[87:75], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_27z = in_data[13:5] ^ { celloutsig_0_18z[17:11], celloutsig_0_13z, celloutsig_0_20z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_26z = 16'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_26z = { celloutsig_0_6z[16:3], celloutsig_0_3z, celloutsig_0_10z };
  always_latch
    if (clkin_data[0]) celloutsig_0_28z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_28z = in_data[55:49];
  assign { out_data[136:128], out_data[96], out_data[37:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
