vhdl work "C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22\ShiftReg1.vhd"
vhdl work "C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22\SevenSeg5 (1).vhd"
vhdl work "C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22\PWM.vhd"
vhdl work "C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22\Protokol.vhd"
vhdl work "C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22\Freq_calc.vhd"
vhdl work "C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22\DivClk.vhd"
vhdl work "C:\Users\tniel\OneDrive\Dokumenter\GitHub\DigitalTeknikProjekt\FPGA\Three_week_course_F22\Simpel_top.vhd"
