INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_Module/Receiver/Receiver.srcs/sim_1/new/ReceiverTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReceiverTB'
