;redcode
;assert 1
	SPL 0, <-102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMP <2, #240
	ADD 17, 9
	JMZ <120, 806
	MOV 0, <-24
	MOV 0, <-24
	ADD 17, @2
	SPL 171, 20
	ADD 17, @2
	JMZ 417, #2
	ADD 270, 60
	DJN -1, @-20
	ADD #270, <1
	SLT 20, @12
	SUB 0, 0
	ADD 417, @2
	SPL 7, #2
	CMP -0, <-470
	SPL 7, #2
	ADD 17, 9
	SLT 270, 60
	SPL 7, #2
	SUB @0, @2
	SUB 190, 900
	SUB 0, 0
	SUB 0, -0
	SUB #300, 90
	ADD 10, 20
	MOV 0, <-24
	ADD 17, 9
	MOV 7, @2
	ADD #270, <1
	MOV 7, @2
	MOV 7, @2
	SPL 7, #2
	SPL 7, #2
	CMP -207, <-120
	ADD 210, 60
	SUB 0, -300
	MOV -69, -29
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-102
	SUB 0, -300
	CMP -207, <-120
