-- Copyright (C) 1991-2003 Altera Corporation
-- Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
-- support information,  device programming or simulation file,  and any other
-- associated  documentation or information  provided by  Altera  or a partner
-- under  Altera's   Megafunction   Partnership   Program  may  be  used  only
-- to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
-- other  use  of such  megafunction  design,  netlist,  support  information,
-- device programming or simulation file,  or any other  related documentation
-- or information  is prohibited  for  any  other purpose,  including, but not
-- limited to  modification,  reverse engineering,  de-compiling, or use  with
-- any other  silicon devices,  unless such use is  explicitly  licensed under
-- a separate agreement with  Altera  or a megafunction partner.  Title to the
-- intellectual property,  including patents,  copyrights,  trademarks,  trade
-- secrets,  or maskworks,  embodied in any such megafunction design, netlist,
-- support  information,  device programming or simulation file,  or any other
-- related documentation or information provided by  Altera  or a megafunction
-- partner, remains with Altera, the megafunction partner, or their respective
-- licensors. No other licenses, including any licenses needed under any third
-- party's intellectual property, are provided herein.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 3.0 Build 199 06/26/2003 SJ Full Version"

-- DATE "08/21/2003 10:15:06"

--
-- Device: Altera EPXA4F672I2 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL output from Quartus II) only
-- 

LIBRARY IEEE, apex20ke;
USE IEEE.std_logic_1164.all;
USE apex20ke.apex20ke_components.all;

ENTITY 	simpletest IS
    PORT (
	CLK3p : IN std_logic;
	CLK4p : IN std_logic;
	HDV_Rx : IN std_logic;
	COINC_UP_B : IN std_logic;
	COINC_UP_BBAR : IN std_logic;
	COINC_UP_ABAR : IN std_logic;
	COINC_UP_A : IN std_logic;
	COINC_DOWN_B : IN std_logic;
	COINC_DOWN_BBAR : IN std_logic;
	COINC_DOWN_A : IN std_logic;
	COINC_DOWN_ABAR : IN std_logic;
	FL_ATTN : IN std_logic;
	FL_TDO : IN std_logic;
	CLK2p : IN std_logic;
	OneSPE : IN std_logic;
	FLASH_AD_D : IN std_logic_vector(9 DOWNTO 0);
	FLASH_NCO : IN std_logic;
	CLK1p : IN std_logic;
	MultiSPE : IN std_logic;
	ATWD1_D : IN std_logic_vector(9 DOWNTO 0);
	ATWD0_D : IN std_logic_vector(9 DOWNTO 0);
	COM_AD_D : IN std_logic_vector(9 DOWNTO 0);
	COM_AD_OTR : IN std_logic;
	TriggerComplete_0 : IN std_logic;
	TriggerComplete_1 : IN std_logic;
	UARTRXD : IN std_logic;
	INTEXTPIN : IN std_logic;
	UARTDSRN : IN std_logic;
	UARTCTSN : IN std_logic;
	EBIACK : IN std_logic;
	CLK_REF : IN std_logic;
	nPOR : IN std_logic;
	SDRAMDQS : INOUT std_logic_vector(3 DOWNTO 0);
	SDRAMDQ : INOUT std_logic_vector(31 DOWNTO 0);
	EBIDQ : INOUT std_logic_vector(15 DOWNTO 0);
	UARTRIN : INOUT std_logic;
	UARTDCDN : INOUT std_logic;
	nRESET : INOUT std_logic;
	CLKLK_OUT2p : OUT std_logic;
	COM_TX_SLEEP : OUT std_logic;
	COM_DB : OUT std_logic_vector(13 DOWNTO 6);
	HDV_RxENA : OUT std_logic;
	HDV_TxENA : OUT std_logic;
	HDV_IN : OUT std_logic;
	FLASH_AD_STBY : OUT std_logic;
	ATWDTrigger_0 : OUT std_logic;
	OutputEnable_0 : OUT std_logic;
	CounterClock_0 : OUT std_logic;
	ShiftClock_0 : OUT std_logic;
	RampSet_0 : OUT std_logic;
	ChannelSelect_0 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_0 : OUT std_logic;
	AnalogReset_0 : OUT std_logic;
	DigitalReset_0 : OUT std_logic;
	DigitalSet_0 : OUT std_logic;
	ATWD0VDD_SUP : OUT std_logic;
	ATWDTrigger_1 : OUT std_logic;
	OutputEnable_1 : OUT std_logic;
	CounterClock_1 : OUT std_logic;
	ShiftClock_1 : OUT std_logic;
	RampSet_1 : OUT std_logic;
	ChannelSelect_1 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_1 : OUT std_logic;
	AnalogReset_1 : OUT std_logic;
	DigitalReset_1 : OUT std_logic;
	DigitalSet_1 : OUT std_logic;
	ATWD1VDD_SUP : OUT std_logic;
	MultiSPE_nl : OUT std_logic;
	OneSPE_nl : OUT std_logic;
	FE_TEST_PULSE : OUT std_logic;
	FE_PULSER_P : OUT std_logic_vector(3 DOWNTO 0);
	FE_PULSER_N : OUT std_logic_vector(3 DOWNTO 0);
	R2BUS : OUT std_logic_vector(6 DOWNTO 0);
	SingleLED_TRIGGER : OUT std_logic;
	COINCIDENCE_OUT_DOWN : OUT std_logic;
	COINC_DOWN_ALATCH : OUT std_logic;
	COINC_DOWN_BLATCH : OUT std_logic;
	COINCIDENCE_OUT_UP : OUT std_logic;
	COINC_UP_ALATCH : OUT std_logic;
	COINC_UP_BLATCH : OUT std_logic;
	FL_Trigger : OUT std_logic;
	FL_Trigger_bar : OUT std_logic;
	FL_PRE_TRIG : OUT std_logic;
	FL_TMS : OUT std_logic;
	FL_TCK : OUT std_logic;
	FL_TDI : OUT std_logic;
	PDL_FPGA_D : OUT std_logic_vector(7 DOWNTO 0);
	PGM : OUT std_logic_vector(15 DOWNTO 0);
	UARTDTRN : OUT std_logic;
	UARTRTSN : OUT std_logic;
	UARTTXD : OUT std_logic;
	EBIBE : OUT std_logic_vector(1 DOWNTO 0);
	EBICSN : OUT std_logic_vector(3 DOWNTO 0);
	EBIADDR : OUT std_logic_vector(24 DOWNTO 0);
	EBICLK : OUT std_logic;
	EBIOEN : OUT std_logic;
	EBIWEN : OUT std_logic;
	SDRAMADDR : OUT std_logic_vector(14 DOWNTO 0);
	SDRAMCSN : OUT std_logic_vector(1 DOWNTO 0);
	SDRAMDQM : OUT std_logic_vector(3 DOWNTO 0);
	SDRAMRASN : OUT std_logic;
	SDRAMCASN : OUT std_logic;
	SDRAMWEN : OUT std_logic;
	SDRAMCLKE : OUT std_logic;
	SDRAMCLKN : OUT std_logic;
	SDRAMCLK : OUT std_logic
	);
END simpletest;

ARCHITECTURE structure OF simpletest IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL devoe : std_logic := '0';
SIGNAL ww_CLK3p : std_logic;
SIGNAL ww_CLK4p : std_logic;
SIGNAL ww_HDV_Rx : std_logic;
SIGNAL ww_COINC_UP_B : std_logic;
SIGNAL ww_COINC_UP_BBAR : std_logic;
SIGNAL ww_COINC_UP_ABAR : std_logic;
SIGNAL ww_COINC_UP_A : std_logic;
SIGNAL ww_COINC_DOWN_B : std_logic;
SIGNAL ww_COINC_DOWN_BBAR : std_logic;
SIGNAL ww_COINC_DOWN_A : std_logic;
SIGNAL ww_COINC_DOWN_ABAR : std_logic;
SIGNAL ww_FL_ATTN : std_logic;
SIGNAL ww_FL_TDO : std_logic;
SIGNAL ww_CLK2p : std_logic;
SIGNAL ww_OneSPE : std_logic;
SIGNAL ww_FLASH_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_FLASH_NCO : std_logic;
SIGNAL ww_CLK1p : std_logic;
SIGNAL ww_MultiSPE : std_logic;
SIGNAL ww_ATWD1_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ATWD0_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_COM_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_COM_AD_OTR : std_logic;
SIGNAL ww_TriggerComplete_0 : std_logic;
SIGNAL ww_TriggerComplete_1 : std_logic;
SIGNAL ww_UARTRXD : std_logic;
SIGNAL ww_INTEXTPIN : std_logic;
SIGNAL ww_UARTDSRN : std_logic;
SIGNAL ww_UARTCTSN : std_logic;
SIGNAL ww_EBIACK : std_logic;
SIGNAL ww_CLK_REF : std_logic;
SIGNAL ww_nPOR : std_logic;
SIGNAL ww_CLKLK_OUT2p : std_logic;
SIGNAL ww_COM_TX_SLEEP : std_logic;
SIGNAL ww_COM_DB : std_logic_vector(13 DOWNTO 6);
SIGNAL ww_HDV_RxENA : std_logic;
SIGNAL ww_HDV_TxENA : std_logic;
SIGNAL ww_HDV_IN : std_logic;
SIGNAL ww_FLASH_AD_STBY : std_logic;
SIGNAL ww_ATWDTrigger_0 : std_logic;
SIGNAL ww_OutputEnable_0 : std_logic;
SIGNAL ww_CounterClock_0 : std_logic;
SIGNAL ww_ShiftClock_0 : std_logic;
SIGNAL ww_RampSet_0 : std_logic;
SIGNAL ww_ChannelSelect_0 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_0 : std_logic;
SIGNAL ww_AnalogReset_0 : std_logic;
SIGNAL ww_DigitalReset_0 : std_logic;
SIGNAL ww_DigitalSet_0 : std_logic;
SIGNAL ww_ATWD0VDD_SUP : std_logic;
SIGNAL ww_ATWDTrigger_1 : std_logic;
SIGNAL ww_OutputEnable_1 : std_logic;
SIGNAL ww_CounterClock_1 : std_logic;
SIGNAL ww_ShiftClock_1 : std_logic;
SIGNAL ww_RampSet_1 : std_logic;
SIGNAL ww_ChannelSelect_1 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_1 : std_logic;
SIGNAL ww_AnalogReset_1 : std_logic;
SIGNAL ww_DigitalReset_1 : std_logic;
SIGNAL ww_DigitalSet_1 : std_logic;
SIGNAL ww_ATWD1VDD_SUP : std_logic;
SIGNAL ww_MultiSPE_nl : std_logic;
SIGNAL ww_OneSPE_nl : std_logic;
SIGNAL ww_FE_TEST_PULSE : std_logic;
SIGNAL ww_FE_PULSER_P : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_FE_PULSER_N : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_R2BUS : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_SingleLED_TRIGGER : std_logic;
SIGNAL ww_COINCIDENCE_OUT_DOWN : std_logic;
SIGNAL ww_COINC_DOWN_ALATCH : std_logic;
SIGNAL ww_COINC_DOWN_BLATCH : std_logic;
SIGNAL ww_COINCIDENCE_OUT_UP : std_logic;
SIGNAL ww_COINC_UP_ALATCH : std_logic;
SIGNAL ww_COINC_UP_BLATCH : std_logic;
SIGNAL ww_FL_Trigger : std_logic;
SIGNAL ww_FL_Trigger_bar : std_logic;
SIGNAL ww_FL_PRE_TRIG : std_logic;
SIGNAL ww_FL_TMS : std_logic;
SIGNAL ww_FL_TCK : std_logic;
SIGNAL ww_FL_TDI : std_logic;
SIGNAL ww_PDL_FPGA_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_PGM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_UARTDTRN : std_logic;
SIGNAL ww_UARTRTSN : std_logic;
SIGNAL ww_UARTTXD : std_logic;
SIGNAL ww_EBIBE : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_EBICSN : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_EBIADDR : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_EBICLK : std_logic;
SIGNAL ww_EBIOEN : std_logic;
SIGNAL ww_EBIWEN : std_logic;
SIGNAL ww_SDRAMADDR : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_SDRAMCSN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAMDQM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SDRAMRASN : std_logic;
SIGNAL ww_SDRAMCASN : std_logic;
SIGNAL ww_SDRAMWEN : std_logic;
SIGNAL ww_SDRAMCLKE : std_logic;
SIGNAL ww_SDRAMCLKN : std_logic;
SIGNAL ww_SDRAMCLK : std_logic;
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_aaddress : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_aaddress : std_logic_vector(13 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhresp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhrdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqin : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqin : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_intpld : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_debugextin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_gpi : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramcsn : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebibe : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_pll4x_aaltclklock_component_apll : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL PGM_rtl_372_awysi_counter_acounter_cell_a0_a_alut2 : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a7_a : std_logic;
SIGNAL com_DAC_TX_inst_astate_a28_1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a101_1 : std_logic;
SIGNAL rtl_a9391_1 : std_logic;
SIGNAL slaveregister_inst_ai_a6037_1 : std_logic;
SIGNAL PGM_rtl_372_awysi_counter_acounter_cell_a0_a_a0 : std_logic;
SIGNAL CLK3p_apadio : std_logic;
SIGNAL CLK4p_apadio : std_logic;
SIGNAL HDV_Rx_apadio : std_logic;
SIGNAL COINC_UP_B_apadio : std_logic;
SIGNAL COINC_UP_BBAR_apadio : std_logic;
SIGNAL COINC_UP_ABAR_apadio : std_logic;
SIGNAL COINC_UP_A_apadio : std_logic;
SIGNAL COINC_DOWN_B_apadio : std_logic;
SIGNAL COINC_DOWN_BBAR_apadio : std_logic;
SIGNAL COINC_DOWN_A_apadio : std_logic;
SIGNAL COINC_DOWN_ABAR_apadio : std_logic;
SIGNAL FL_ATTN_apadio : std_logic;
SIGNAL FL_TDO_apadio : std_logic;
SIGNAL CLK2p_apadio : std_logic;
SIGNAL OneSPE_apadio : std_logic;
SIGNAL FLASH_AD_D_a0_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a1_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a2_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a3_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a4_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a5_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a6_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a7_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a8_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a9_a_apadio : std_logic;
SIGNAL FLASH_NCO_apadio : std_logic;
SIGNAL CLK1p_apadio : std_logic;
SIGNAL MultiSPE_apadio : std_logic;
SIGNAL ATWD1_D_a0_a_apadio : std_logic;
SIGNAL ATWD1_D_a3_a_apadio : std_logic;
SIGNAL ATWD1_D_a2_a_apadio : std_logic;
SIGNAL ATWD1_D_a1_a_apadio : std_logic;
SIGNAL ATWD1_D_a5_a_apadio : std_logic;
SIGNAL ATWD1_D_a4_a_apadio : std_logic;
SIGNAL ATWD1_D_a8_a_apadio : std_logic;
SIGNAL ATWD1_D_a9_a_apadio : std_logic;
SIGNAL ATWD1_D_a7_a_apadio : std_logic;
SIGNAL ATWD1_D_a6_a_apadio : std_logic;
SIGNAL ATWD0_D_a0_a_apadio : std_logic;
SIGNAL ATWD0_D_a3_a_apadio : std_logic;
SIGNAL ATWD0_D_a2_a_apadio : std_logic;
SIGNAL ATWD0_D_a1_a_apadio : std_logic;
SIGNAL ATWD0_D_a5_a_apadio : std_logic;
SIGNAL ATWD0_D_a4_a_apadio : std_logic;
SIGNAL ATWD0_D_a8_a_apadio : std_logic;
SIGNAL ATWD0_D_a9_a_apadio : std_logic;
SIGNAL ATWD0_D_a7_a_apadio : std_logic;
SIGNAL ATWD0_D_a6_a_apadio : std_logic;
SIGNAL COM_AD_D_a0_a_apadio : std_logic;
SIGNAL COM_AD_D_a1_a_apadio : std_logic;
SIGNAL COM_AD_D_a2_a_apadio : std_logic;
SIGNAL COM_AD_D_a3_a_apadio : std_logic;
SIGNAL COM_AD_D_a4_a_apadio : std_logic;
SIGNAL COM_AD_D_a5_a_apadio : std_logic;
SIGNAL COM_AD_D_a6_a_apadio : std_logic;
SIGNAL COM_AD_D_a7_a_apadio : std_logic;
SIGNAL COM_AD_D_a8_a_apadio : std_logic;
SIGNAL COM_AD_D_a9_a_apadio : std_logic;
SIGNAL COM_AD_OTR_apadio : std_logic;
SIGNAL TriggerComplete_0_apadio : std_logic;
SIGNAL TriggerComplete_1_apadio : std_logic;
SIGNAL CLKLK_OUT2p_apadio : std_logic;
SIGNAL COM_TX_SLEEP_apadio : std_logic;
SIGNAL COM_DB_a13_a_apadio : std_logic;
SIGNAL COM_DB_a12_a_apadio : std_logic;
SIGNAL COM_DB_a11_a_apadio : std_logic;
SIGNAL COM_DB_a10_a_apadio : std_logic;
SIGNAL COM_DB_a9_a_apadio : std_logic;
SIGNAL COM_DB_a8_a_apadio : std_logic;
SIGNAL COM_DB_a7_a_apadio : std_logic;
SIGNAL COM_DB_a6_a_apadio : std_logic;
SIGNAL HDV_RxENA_apadio : std_logic;
SIGNAL HDV_TxENA_apadio : std_logic;
SIGNAL HDV_IN_apadio : std_logic;
SIGNAL FLASH_AD_STBY_apadio : std_logic;
SIGNAL ATWDTrigger_0_apadio : std_logic;
SIGNAL OutputEnable_0_apadio : std_logic;
SIGNAL CounterClock_0_apadio : std_logic;
SIGNAL ShiftClock_0_apadio : std_logic;
SIGNAL RampSet_0_apadio : std_logic;
SIGNAL ChannelSelect_0_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_0_a0_a_apadio : std_logic;
SIGNAL ReadWrite_0_apadio : std_logic;
SIGNAL AnalogReset_0_apadio : std_logic;
SIGNAL DigitalReset_0_apadio : std_logic;
SIGNAL DigitalSet_0_apadio : std_logic;
SIGNAL ATWD0VDD_SUP_apadio : std_logic;
SIGNAL ATWDTrigger_1_apadio : std_logic;
SIGNAL OutputEnable_1_apadio : std_logic;
SIGNAL CounterClock_1_apadio : std_logic;
SIGNAL ShiftClock_1_apadio : std_logic;
SIGNAL RampSet_1_apadio : std_logic;
SIGNAL ChannelSelect_1_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_1_a0_a_apadio : std_logic;
SIGNAL ReadWrite_1_apadio : std_logic;
SIGNAL AnalogReset_1_apadio : std_logic;
SIGNAL DigitalReset_1_apadio : std_logic;
SIGNAL DigitalSet_1_apadio : std_logic;
SIGNAL ATWD1VDD_SUP_apadio : std_logic;
SIGNAL MultiSPE_nl_apadio : std_logic;
SIGNAL OneSPE_nl_apadio : std_logic;
SIGNAL FE_TEST_PULSE_apadio : std_logic;
SIGNAL FE_PULSER_P_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a0_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a0_a_apadio : std_logic;
SIGNAL R2BUS_a6_a_apadio : std_logic;
SIGNAL R2BUS_a5_a_apadio : std_logic;
SIGNAL R2BUS_a4_a_apadio : std_logic;
SIGNAL R2BUS_a3_a_apadio : std_logic;
SIGNAL R2BUS_a2_a_apadio : std_logic;
SIGNAL R2BUS_a1_a_apadio : std_logic;
SIGNAL R2BUS_a0_a_apadio : std_logic;
SIGNAL SingleLED_TRIGGER_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_DOWN_apadio : std_logic;
SIGNAL COINC_DOWN_ALATCH_apadio : std_logic;
SIGNAL COINC_DOWN_BLATCH_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_UP_apadio : std_logic;
SIGNAL COINC_UP_ALATCH_apadio : std_logic;
SIGNAL COINC_UP_BLATCH_apadio : std_logic;
SIGNAL FL_Trigger_apadio : std_logic;
SIGNAL FL_Trigger_bar_apadio : std_logic;
SIGNAL FL_PRE_TRIG_apadio : std_logic;
SIGNAL FL_TMS_apadio : std_logic;
SIGNAL FL_TCK_apadio : std_logic;
SIGNAL FL_TDI_apadio : std_logic;
SIGNAL PDL_FPGA_D_a7_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a6_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a5_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a4_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a3_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a2_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a1_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a0_a_apadio : std_logic;
SIGNAL PGM_a15_a_apadio : std_logic;
SIGNAL PGM_a14_a_apadio : std_logic;
SIGNAL PGM_a13_a_apadio : std_logic;
SIGNAL PGM_a12_a_apadio : std_logic;
SIGNAL PGM_a11_a_apadio : std_logic;
SIGNAL PGM_a10_a_apadio : std_logic;
SIGNAL PGM_a9_a_apadio : std_logic;
SIGNAL PGM_a8_a_apadio : std_logic;
SIGNAL PGM_a7_a_apadio : std_logic;
SIGNAL PGM_a6_a_apadio : std_logic;
SIGNAL PGM_a5_a_apadio : std_logic;
SIGNAL PGM_a4_a_apadio : std_logic;
SIGNAL PGM_a3_a_apadio : std_logic;
SIGNAL PGM_a2_a_apadio : std_logic;
SIGNAL PGM_a1_a_apadio : std_logic;
SIGNAL PGM_a0_a_apadio : std_logic;
SIGNAL UARTRXD_apadio : std_logic;
SIGNAL INTEXTPIN_apadio : std_logic;
SIGNAL UARTDSRN_apadio : std_logic;
SIGNAL UARTCTSN_apadio : std_logic;
SIGNAL EBIACK_apadio : std_logic;
SIGNAL SDRAMDQS_a0_a_apadio : std_logic;
SIGNAL SDRAMDQS_a1_a_apadio : std_logic;
SIGNAL SDRAMDQS_a2_a_apadio : std_logic;
SIGNAL SDRAMDQS_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a0_a_apadio : std_logic;
SIGNAL SDRAMDQ_a1_a_apadio : std_logic;
SIGNAL SDRAMDQ_a2_a_apadio : std_logic;
SIGNAL SDRAMDQ_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a4_a_apadio : std_logic;
SIGNAL SDRAMDQ_a5_a_apadio : std_logic;
SIGNAL SDRAMDQ_a6_a_apadio : std_logic;
SIGNAL SDRAMDQ_a7_a_apadio : std_logic;
SIGNAL SDRAMDQ_a8_a_apadio : std_logic;
SIGNAL SDRAMDQ_a9_a_apadio : std_logic;
SIGNAL SDRAMDQ_a10_a_apadio : std_logic;
SIGNAL SDRAMDQ_a11_a_apadio : std_logic;
SIGNAL SDRAMDQ_a12_a_apadio : std_logic;
SIGNAL SDRAMDQ_a13_a_apadio : std_logic;
SIGNAL SDRAMDQ_a14_a_apadio : std_logic;
SIGNAL SDRAMDQ_a15_a_apadio : std_logic;
SIGNAL SDRAMDQ_a16_a_apadio : std_logic;
SIGNAL SDRAMDQ_a17_a_apadio : std_logic;
SIGNAL SDRAMDQ_a18_a_apadio : std_logic;
SIGNAL SDRAMDQ_a19_a_apadio : std_logic;
SIGNAL SDRAMDQ_a20_a_apadio : std_logic;
SIGNAL SDRAMDQ_a21_a_apadio : std_logic;
SIGNAL SDRAMDQ_a22_a_apadio : std_logic;
SIGNAL SDRAMDQ_a23_a_apadio : std_logic;
SIGNAL SDRAMDQ_a24_a_apadio : std_logic;
SIGNAL SDRAMDQ_a25_a_apadio : std_logic;
SIGNAL SDRAMDQ_a26_a_apadio : std_logic;
SIGNAL SDRAMDQ_a27_a_apadio : std_logic;
SIGNAL SDRAMDQ_a28_a_apadio : std_logic;
SIGNAL SDRAMDQ_a29_a_apadio : std_logic;
SIGNAL SDRAMDQ_a30_a_apadio : std_logic;
SIGNAL SDRAMDQ_a31_a_apadio : std_logic;
SIGNAL EBIDQ_a0_a_apadio : std_logic;
SIGNAL EBIDQ_a1_a_apadio : std_logic;
SIGNAL EBIDQ_a2_a_apadio : std_logic;
SIGNAL EBIDQ_a3_a_apadio : std_logic;
SIGNAL EBIDQ_a4_a_apadio : std_logic;
SIGNAL EBIDQ_a5_a_apadio : std_logic;
SIGNAL EBIDQ_a6_a_apadio : std_logic;
SIGNAL EBIDQ_a7_a_apadio : std_logic;
SIGNAL EBIDQ_a8_a_apadio : std_logic;
SIGNAL EBIDQ_a9_a_apadio : std_logic;
SIGNAL EBIDQ_a10_a_apadio : std_logic;
SIGNAL EBIDQ_a11_a_apadio : std_logic;
SIGNAL EBIDQ_a12_a_apadio : std_logic;
SIGNAL EBIDQ_a13_a_apadio : std_logic;
SIGNAL EBIDQ_a14_a_apadio : std_logic;
SIGNAL EBIDQ_a15_a_apadio : std_logic;
SIGNAL UARTRIN_apadio : std_logic;
SIGNAL UARTDCDN_apadio : std_logic;
SIGNAL UARTDTRN_apadio : std_logic;
SIGNAL UARTRTSN_apadio : std_logic;
SIGNAL UARTTXD_apadio : std_logic;
SIGNAL EBIBE_a0_a_apadio : std_logic;
SIGNAL EBIBE_a1_a_apadio : std_logic;
SIGNAL EBICSN_a0_a_apadio : std_logic;
SIGNAL EBICSN_a1_a_apadio : std_logic;
SIGNAL EBICSN_a2_a_apadio : std_logic;
SIGNAL EBICSN_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a0_a_apadio : std_logic;
SIGNAL EBIADDR_a1_a_apadio : std_logic;
SIGNAL EBIADDR_a2_a_apadio : std_logic;
SIGNAL EBIADDR_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a4_a_apadio : std_logic;
SIGNAL EBIADDR_a5_a_apadio : std_logic;
SIGNAL EBIADDR_a6_a_apadio : std_logic;
SIGNAL EBIADDR_a7_a_apadio : std_logic;
SIGNAL EBIADDR_a8_a_apadio : std_logic;
SIGNAL EBIADDR_a9_a_apadio : std_logic;
SIGNAL EBIADDR_a10_a_apadio : std_logic;
SIGNAL EBIADDR_a11_a_apadio : std_logic;
SIGNAL EBIADDR_a12_a_apadio : std_logic;
SIGNAL EBIADDR_a13_a_apadio : std_logic;
SIGNAL EBIADDR_a14_a_apadio : std_logic;
SIGNAL EBIADDR_a15_a_apadio : std_logic;
SIGNAL EBIADDR_a16_a_apadio : std_logic;
SIGNAL EBIADDR_a17_a_apadio : std_logic;
SIGNAL EBIADDR_a18_a_apadio : std_logic;
SIGNAL EBIADDR_a19_a_apadio : std_logic;
SIGNAL EBIADDR_a20_a_apadio : std_logic;
SIGNAL EBIADDR_a21_a_apadio : std_logic;
SIGNAL EBIADDR_a22_a_apadio : std_logic;
SIGNAL EBIADDR_a23_a_apadio : std_logic;
SIGNAL EBIADDR_a24_a_apadio : std_logic;
SIGNAL EBICLK_apadio : std_logic;
SIGNAL EBIOEN_apadio : std_logic;
SIGNAL EBIWEN_apadio : std_logic;
SIGNAL SDRAMADDR_a0_a_apadio : std_logic;
SIGNAL SDRAMADDR_a1_a_apadio : std_logic;
SIGNAL SDRAMADDR_a2_a_apadio : std_logic;
SIGNAL SDRAMADDR_a3_a_apadio : std_logic;
SIGNAL SDRAMADDR_a4_a_apadio : std_logic;
SIGNAL SDRAMADDR_a5_a_apadio : std_logic;
SIGNAL SDRAMADDR_a6_a_apadio : std_logic;
SIGNAL SDRAMADDR_a7_a_apadio : std_logic;
SIGNAL SDRAMADDR_a8_a_apadio : std_logic;
SIGNAL SDRAMADDR_a9_a_apadio : std_logic;
SIGNAL SDRAMADDR_a10_a_apadio : std_logic;
SIGNAL SDRAMADDR_a11_a_apadio : std_logic;
SIGNAL SDRAMADDR_a12_a_apadio : std_logic;
SIGNAL SDRAMADDR_a13_a_apadio : std_logic;
SIGNAL SDRAMADDR_a14_a_apadio : std_logic;
SIGNAL SDRAMCSN_a0_a_apadio : std_logic;
SIGNAL SDRAMCSN_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a0_a_apadio : std_logic;
SIGNAL SDRAMDQM_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a2_a_apadio : std_logic;
SIGNAL SDRAMDQM_a3_a_apadio : std_logic;
SIGNAL SDRAMRASN_apadio : std_logic;
SIGNAL SDRAMCASN_apadio : std_logic;
SIGNAL SDRAMWEN_apadio : std_logic;
SIGNAL SDRAMCLKE_apadio : std_logic;
SIGNAL SDRAMCLKN_apadio : std_logic;
SIGNAL SDRAMCLK_apadio : std_logic;
SIGNAL nRESET_apadio : std_logic;
SIGNAL CLK_REF_apadio : std_logic;
SIGNAL nPOR_apadio : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWRITE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHREADYO : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMRASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIOEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRION : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDON : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTTXD : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRTSN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDTRN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR24 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_anreset_pbidir_acombout : std_logic;
SIGNAL TriggerComplete_0_acombout : std_logic;
SIGNAL CLK2p_acombout : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL inst_ROC_aRST_state_a4 : std_logic;
SIGNAL inst_ROC_aRST_state_a5 : std_logic;
SIGNAL inst_ROC_aRST_state_a6 : std_logic;
SIGNAL inst_ROC_aRST_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_147_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_129_rtl_33_rtl_354_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a185 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a214 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a139 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a160 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a268 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_150_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_180_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_180 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a122 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a100 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a95 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a109 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a263 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a160 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a214 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a139 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a185 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a268 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_147_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_156_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_244_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a122 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a95 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a109 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a100 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a263 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_168 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_143_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_rtl_941_a126 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_rtl_941_a123 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_143_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_143 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a214 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a139 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a185 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a160 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a268 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_58_rtl_20_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a100 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a122 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a95 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a109 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a263 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_133_rtl_35_rtl_356_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_156_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_157_rtl_49_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_165_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_165_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_165 : std_logic;
SIGNAL atwd0_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL ahb_slave_inst_ai_a1044 : std_logic;
SIGNAL ahb_slave_inst_aSelect_536_rtl_40_a233 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_10 : std_logic;
SIGNAL ahb_slave_inst_aSelect_538_rtl_41_a98 : std_logic;
SIGNAL ahb_slave_inst_aSelect_541_rtl_43_rtl_289_a38 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_10_a17 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a9 : std_logic;
SIGNAL ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151 : std_logic;
SIGNAL ahb_slave_inst_aSelect_536_rtl_40_a20 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_4 : std_logic;
SIGNAL ahb_slave_inst_aSelect_536_rtl_40_a234 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a11 : std_logic;
SIGNAL ahb_slave_inst_aSelect_536_rtl_40_a248 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a8 : std_logic;
SIGNAL ahb_slave_inst_aSelect_543_rtl_44_a96 : std_logic;
SIGNAL ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a153 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a12 : std_logic;
SIGNAL ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a121 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a10 : std_logic;
SIGNAL ahb_slave_inst_aSelect_549_rtl_70_a3 : std_logic;
SIGNAL ahb_slave_inst_aSelect_575_a16 : std_logic;
SIGNAL ahb_slave_inst_aSelect_575_a14 : std_logic;
SIGNAL ahb_slave_inst_aSelect_576_a12 : std_logic;
SIGNAL ahb_slave_inst_aSelect_583_a19 : std_logic;
SIGNAL ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a174 : std_logic;
SIGNAL ahb_slave_inst_ai_a1063 : std_logic;
SIGNAL ahb_slave_inst_aSelect_583_a385 : std_logic;
SIGNAL ahb_slave_inst_aSelect_583_a377 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a4_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a126 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a18_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a19_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a2_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a6_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a12_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a117 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a115 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a3_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_583_a40 : std_logic;
SIGNAL ahb_slave_inst_areg_write_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a14_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a15_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_549_rtl_70_a161 : std_logic;
SIGNAL ahb_slave_inst_aSelect_549_rtl_70_a30 : std_logic;
SIGNAL ahb_slave_inst_aSelect_549_rtl_70_a31 : std_logic;
SIGNAL ahb_slave_inst_areg_enable_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a75 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a32 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a0_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a15_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a1_a : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_state_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a2_a : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_read_done_dly : std_logic;
SIGNAL inst_atwd_ping_pong_aSelect_51_rtl_361_a10 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_state_a10 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_state_a11 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_state_a9 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_pong_enable : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_ai_a41 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL OneSPE_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_ai_a137 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL TriggerComplete_1_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_143_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_143 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_143_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_rtl_938_a126 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_rtl_938_a123 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a100 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a95 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a122 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a109 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a263 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a160 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a185 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a139 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a214 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a268 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_156_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_156_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_157_rtl_58_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_147_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_168 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_58_rtl_1_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_129_rtl_14_rtl_337_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a214 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a160 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a139 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a185 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a268 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_133_rtl_16_rtl_339_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_180_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_150_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_180 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a100 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a122 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a109 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a95 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a263 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a160 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a214 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a139 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a185 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a268 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_147_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_244_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a109 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a100 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a122 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a95 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a263 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_165_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_165_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_165 : std_logic;
SIGNAL atwd1_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a8_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a10_a : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_read_done_dly : std_logic;
SIGNAL inst_atwd_ping_pong_aSelect_100_rtl_364_a14 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_state_a10 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_state_a11 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_state_a9 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_pong_enable : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a9_a : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_ai_a41 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_ai_a137 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a24_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a11_a_a32 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a16_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a17_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_533_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_533_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_530_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_530_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a19_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_531_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_531_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a18_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_529_a0 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_532_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_532_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_o : std_logic;
SIGNAL inst_fe_testpulse_acnt_oo : std_logic;
SIGNAL inst_fe_testpulse_ai_a0 : std_logic;
SIGNAL inst_fe_testpulse_atick_old : std_logic;
SIGNAL inst_fe_testpulse_atick_old0 : std_logic;
SIGNAL inst_fe_testpulse_atick_old1 : std_logic;
SIGNAL inst_fe_testpulse_ai_a5 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a6_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14_a23 : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_14_a28 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a218 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_ai_a271 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a2_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a3_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a4_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a5_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_25_a23 : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_25_a28 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a219 : std_logic;
SIGNAL com_DAC_TX_inst_aup_a0 : std_logic;
SIGNAL com_DAC_TX_inst_aup : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a7 : std_logic;
SIGNAL com_DAC_TX_inst_acnt_a7_a : std_logic;
SIGNAL com_DAC_TX_inst_ai_a586 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a10_a_a115 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_49_rtl_287_a5 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4120 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a548 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a10_a_a0 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a0COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a1COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a2 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_141_a104 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a2_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a2COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a3 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_140_a104 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a3_a : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_137_a104 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_138_a104 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a3COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a4 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_139_a104 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a4_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a4COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a5 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a5_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a5COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a6 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a6_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_87_a52 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a624 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_49_rtl_287_a10 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a564 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4062 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a615 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a2_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_65_a43 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4155 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a0_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_65_a39 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a554 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a606 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_a3_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_65 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a133 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a10 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_142_a104 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a1 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a1_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_87_a61 : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_87_a77 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_135_a104 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_136_a104 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a6COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a7 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a7_a : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a7COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a8 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a8_a : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_134_a104 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a8COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a9 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a9_a : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_133_a105 : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a9COUT : std_logic;
SIGNAL com_DAC_TX_inst_aadd_90_rtl_288_a10 : std_logic;
SIGNAL com_DAC_TX_inst_await_cnt_l_a10_a : std_logic;
SIGNAL com_DAC_TX_inst_areduce_nor_87_a47 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_126_rtl_367_a49 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a212 : std_logic;
SIGNAL com_DAC_TX_inst_aSelect_133_a5 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a28 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a9 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a545 : std_logic;
SIGNAL com_DAC_TX_inst_anormal_a10 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a601 : std_logic;
SIGNAL com_DAC_TX_inst_astate_a8 : std_logic;
SIGNAL com_DAC_TX_inst_anormal_a0 : std_logic;
SIGNAL com_DAC_TX_inst_anormal : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4080 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a13_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a4063 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a449 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a12_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a459 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a11_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a469 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a10_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a479 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a9_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a489 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a8_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a499 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a7_a_areg0 : std_logic;
SIGNAL com_DAC_TX_inst_ai_a509 : std_logic;
SIGNAL com_DAC_TX_inst_aCOM_DB_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a9_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a11_a : std_logic;
SIGNAL inst_rs486_aHDV_RxENA_areg0 : std_logic;
SIGNAL a_aGND : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a122 : std_logic;
SIGNAL inst_rs486_aSelect_164_rtl_313_rtl_320_a0 : std_logic;
SIGNAL inst_rs486_acount_a0_a : std_logic;
SIGNAL inst_rs486_acount_a0_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a1_a : std_logic;
SIGNAL inst_rs486_acount_a1_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a2_a : std_logic;
SIGNAL inst_rs486_acount_a2_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a3_a : std_logic;
SIGNAL inst_rs486_acount_a3_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a4_a : std_logic;
SIGNAL inst_rs486_acount_a4_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a5_a : std_logic;
SIGNAL inst_rs486_acount_a5_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a6_a : std_logic;
SIGNAL inst_rs486_acount_a6_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a7_a : std_logic;
SIGNAL inst_rs486_acount_a7_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a8_a : std_logic;
SIGNAL inst_rs486_acount_a8_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a9_a : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a109 : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a95 : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a100 : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a263 : std_logic;
SIGNAL inst_rs486_apulse_a11 : std_logic;
SIGNAL inst_rs486_astate_a8 : std_logic;
SIGNAL inst_rs486_astate_a9 : std_logic;
SIGNAL inst_rs486_acount_a9_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a10_a : std_logic;
SIGNAL inst_rs486_acount_a10_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a11_a : std_logic;
SIGNAL inst_rs486_acount_a11_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a12_a : std_logic;
SIGNAL inst_rs486_acount_a12_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a13_a : std_logic;
SIGNAL inst_rs486_acount_a13_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a14_a : std_logic;
SIGNAL inst_rs486_acount_a14_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a15_a : std_logic;
SIGNAL inst_rs486_acount_a15_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a16_a : std_logic;
SIGNAL inst_rs486_acount_a16_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a17_a : std_logic;
SIGNAL inst_rs486_acount_a17_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a18_a : std_logic;
SIGNAL inst_rs486_acount_a18_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a19_a : std_logic;
SIGNAL inst_rs486_acount_a19_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a20_a : std_logic;
SIGNAL inst_rs486_acount_a20_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a21_a : std_logic;
SIGNAL inst_rs486_acount_a21_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a22_a : std_logic;
SIGNAL inst_rs486_acount_a22_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a23_a : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a160 : std_logic;
SIGNAL inst_rs486_acount_a23_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a24_a : std_logic;
SIGNAL inst_rs486_acount_a24_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a25_a : std_logic;
SIGNAL inst_rs486_acount_a25_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a26_a : std_logic;
SIGNAL inst_rs486_acount_a26_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a27_a : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a185 : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a139 : std_logic;
SIGNAL inst_rs486_acount_a27_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a28_a : std_logic;
SIGNAL inst_rs486_acount_a28_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a29_a : std_logic;
SIGNAL inst_rs486_acount_a29_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a30_a : std_logic;
SIGNAL inst_rs486_acount_a30_a_aCOUT : std_logic;
SIGNAL inst_rs486_acount_a31_a : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a214 : std_logic;
SIGNAL inst_rs486_areduce_nor_3_a268 : std_logic;
SIGNAL inst_rs486_areduce_nor_3 : std_logic;
SIGNAL inst_rs486_astate_a10 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a10_a : std_logic;
SIGNAL inst_rs486_aHDV_TxENA_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a8_a : std_logic;
SIGNAL inst_rs486_apulse : std_logic;
SIGNAL inst_rs486_ai_a188 : std_logic;
SIGNAL inst_rs486_ai_a102 : std_logic;
SIGNAL inst_rs486_aHDV_IN_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_176_rtl_65_a63 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL CLK1p_acombout : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd0_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_147_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_151_rtl_51_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_151_rtl_51_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_154_rtl_52_a40 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_154_rtl_52_a52 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_176_rtl_67_a63 : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL atwd1_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd1_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_147_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_151_rtl_60_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_151_rtl_60_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_154_rtl_61_a52 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_154_rtl_61_a40 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL MultiSPE_acombout : std_logic;
SIGNAL inst_hit_counter_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a : std_logic;
SIGNAL inst_fe_r2r_ai_a1486 : std_logic;
SIGNAL inst_fe_r2r_ai_a2836 : std_logic;
SIGNAL inst_fe_r2r_ai_a1491 : std_logic;
SIGNAL inst_fe_r2r_ai_a2834 : std_logic;
SIGNAL inst_fe_r2r_acntn_a3_a : std_logic;
SIGNAL inst_fe_r2r_aadd_45_rtl_281_a60 : std_logic;
SIGNAL inst_fe_r2r_ai_a2831 : std_logic;
SIGNAL inst_fe_r2r_astate_a11 : std_logic;
SIGNAL inst_fe_r2r_ai_a169 : std_logic;
SIGNAL inst_fe_r2r_ai_a178 : std_logic;
SIGNAL inst_fe_r2r_aadd_19_rtl_280_a5 : std_logic;
SIGNAL inst_fe_r2r_ai_a2881 : std_logic;
SIGNAL inst_fe_r2r_ai_a270 : std_logic;
SIGNAL inst_fe_r2r_acntp_a1_a : std_logic;
SIGNAL inst_fe_r2r_ai_a279 : std_logic;
SIGNAL inst_fe_r2r_ai_a2835 : std_logic;
SIGNAL inst_fe_r2r_ai_a2891 : std_logic;
SIGNAL inst_fe_r2r_acntp_a0_a : std_logic;
SIGNAL inst_fe_r2r_areduce_nor_17 : std_logic;
SIGNAL inst_fe_r2r_aadd_19_rtl_280_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a2871 : std_logic;
SIGNAL inst_fe_r2r_ai_a261 : std_logic;
SIGNAL inst_fe_r2r_acntp_a2_a : std_logic;
SIGNAL inst_fe_r2r_areduce_nor_7 : std_logic;
SIGNAL inst_fe_r2r_aadd_19_rtl_280_a60 : std_logic;
SIGNAL inst_fe_r2r_ai_a2832 : std_logic;
SIGNAL inst_fe_r2r_astate_a9 : std_logic;
SIGNAL inst_fe_r2r_ai_a215 : std_logic;
SIGNAL inst_fe_r2r_aadd_45_rtl_281_a5 : std_logic;
SIGNAL inst_fe_r2r_ai_a2921 : std_logic;
SIGNAL inst_fe_r2r_ai_a306 : std_logic;
SIGNAL inst_fe_r2r_acntn_a1_a : std_logic;
SIGNAL inst_fe_r2r_aadd_45_rtl_281_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a206 : std_logic;
SIGNAL inst_fe_r2r_ai_a2911 : std_logic;
SIGNAL inst_fe_r2r_ai_a297 : std_logic;
SIGNAL inst_fe_r2r_acntn_a2_a : std_logic;
SIGNAL inst_fe_r2r_areduce_nor_33 : std_logic;
SIGNAL inst_fe_r2r_ai_a233 : std_logic;
SIGNAL inst_fe_r2r_astate_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a315 : std_logic;
SIGNAL inst_fe_r2r_ai_a2931 : std_logic;
SIGNAL inst_fe_r2r_acntn_a0_a : std_logic;
SIGNAL inst_fe_r2r_areduce_nor_43 : std_logic;
SIGNAL inst_fe_r2r_aadd_19_rtl_280_a59 : std_logic;
SIGNAL inst_fe_r2r_aSelect_63_rtl_321_a2 : std_logic;
SIGNAL inst_fe_r2r_astate_a8 : std_logic;
SIGNAL inst_fe_r2r_ai_a946 : std_logic;
SIGNAL inst_fe_r2r_ai_a951 : std_logic;
SIGNAL inst_fe_r2r_ai_a2833 : std_logic;
SIGNAL inst_fe_r2r_acntp_a3_a : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_ai_a46 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a28_a : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a0 : std_logic;
SIGNAL inst_r2r_acnt_a0_a : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a0COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a1 : std_logic;
SIGNAL inst_r2r_acnt_a1_a : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a1COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a2 : std_logic;
SIGNAL inst_r2r_acnt_a2_a : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a2COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a3 : std_logic;
SIGNAL inst_r2r_acnt_a3_a : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a3COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a4COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a5 : std_logic;
SIGNAL inst_r2r_acnt_a5_a : std_logic;
SIGNAL inst_r2r_ai_a235 : std_logic;
SIGNAL inst_r2r_aup_a0 : std_logic;
SIGNAL inst_r2r_aup : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a4 : std_logic;
SIGNAL inst_r2r_acnt_a4_a : std_logic;
SIGNAL inst_r2r_ai_a225 : std_logic;
SIGNAL inst_r2r_ai_a211 : std_logic;
SIGNAL inst_r2r_ai_a241 : std_logic;
SIGNAL inst_r2r_ai_a240 : std_logic;
SIGNAL inst_r2r_ai_a109 : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a5COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_371_rtl_935_a6 : std_logic;
SIGNAL inst_r2r_acnt_a6_a : std_logic;
SIGNAL inst_r2r_aR2BUS_a6_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a5_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a4_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a3_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a2_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a1_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a26_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_single_led_acnt_old_a10_a : std_logic;
SIGNAL inst_single_led_atick : std_logic;
SIGNAL inst_single_led_aSingleLED_TRIGGER_areg0 : std_logic;
SIGNAL inst_coinc_aSelect_405_a4 : std_logic;
SIGNAL inst_coinc_aadd_24_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_302_rtl_410_rtl_578_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a_a32 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a1_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a0_a : std_logic;
SIGNAL inst_coinc_ai_a5 : std_logic;
SIGNAL inst_coinc_acnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_24_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a1 : std_logic;
SIGNAL inst_coinc_acnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_24_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a2 : std_logic;
SIGNAL inst_coinc_acnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_24_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a3 : std_logic;
SIGNAL inst_coinc_acnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_24_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a5 : std_logic;
SIGNAL inst_coinc_acnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_24_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a6 : std_logic;
SIGNAL inst_coinc_aSelect_429_a4 : std_logic;
SIGNAL inst_coinc_acnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_24_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a7 : std_logic;
SIGNAL inst_coinc_aSelect_428_a4 : std_logic;
SIGNAL inst_coinc_acnt_a7_a : std_logic;
SIGNAL inst_coinc_aadd_24_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a8 : std_logic;
SIGNAL inst_coinc_aSelect_427_a4 : std_logic;
SIGNAL inst_coinc_acnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_24_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a9 : std_logic;
SIGNAL inst_coinc_aSelect_426_a4 : std_logic;
SIGNAL inst_coinc_acnt_a9_a : std_logic;
SIGNAL inst_coinc_aadd_24_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a10 : std_logic;
SIGNAL inst_coinc_aSelect_425_a4 : std_logic;
SIGNAL inst_coinc_acnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_24_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a11 : std_logic;
SIGNAL inst_coinc_acnt_a11_a : std_logic;
SIGNAL inst_coinc_aadd_24_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a12 : std_logic;
SIGNAL inst_coinc_acnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_24_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a13 : std_logic;
SIGNAL inst_coinc_acnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_24_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a14 : std_logic;
SIGNAL inst_coinc_acnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_24_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a15 : std_logic;
SIGNAL inst_coinc_acnt_a15_a : std_logic;
SIGNAL inst_coinc_aadd_24_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a16 : std_logic;
SIGNAL inst_coinc_acnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_24_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a17 : std_logic;
SIGNAL inst_coinc_acnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_24_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a18 : std_logic;
SIGNAL inst_coinc_acnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_24_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a19 : std_logic;
SIGNAL inst_coinc_acnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_24_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a20 : std_logic;
SIGNAL inst_coinc_acnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_24_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a21 : std_logic;
SIGNAL inst_coinc_acnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_24_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a22 : std_logic;
SIGNAL inst_coinc_acnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_24_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a23 : std_logic;
SIGNAL inst_coinc_acnt_a23_a : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a139 : std_logic;
SIGNAL inst_coinc_aadd_24_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a24 : std_logic;
SIGNAL inst_coinc_acnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_24_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a25 : std_logic;
SIGNAL inst_coinc_acnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_24_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a26 : std_logic;
SIGNAL inst_coinc_acnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_24_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a27 : std_logic;
SIGNAL inst_coinc_acnt_a27_a : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a130 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a152 : std_logic;
SIGNAL inst_coinc_aadd_24_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a28 : std_logic;
SIGNAL inst_coinc_acnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_24_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a29 : std_logic;
SIGNAL inst_coinc_acnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_24_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a30 : std_logic;
SIGNAL inst_coinc_acnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_24_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a31 : std_logic;
SIGNAL inst_coinc_acnt_a31_a : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a125 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a293 : std_logic;
SIGNAL inst_coinc_aadd_24_a4 : std_logic;
SIGNAL inst_coinc_aSelect_431_a4 : std_logic;
SIGNAL inst_coinc_acnt_a4_a : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a215 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a244 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a190 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a169 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a298 : std_logic;
SIGNAL inst_coinc_areduce_nor_22 : std_logic;
SIGNAL inst_coinc_astate_a169 : std_logic;
SIGNAL inst_coinc_astate_a9 : std_logic;
SIGNAL inst_coinc_aSelect_371_a15 : std_logic;
SIGNAL inst_coinc_aadd_98_a0 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a_a0 : std_logic;
SIGNAL inst_coinc_await_cnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_98_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a1 : std_logic;
SIGNAL inst_coinc_await_cnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_98_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a2 : std_logic;
SIGNAL inst_coinc_aSelect_400_a12 : std_logic;
SIGNAL inst_coinc_aSelect_400_a2 : std_logic;
SIGNAL inst_coinc_await_cnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_98_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a3 : std_logic;
SIGNAL inst_coinc_await_cnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_98_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a4 : std_logic;
SIGNAL inst_coinc_await_cnt_a4_a : std_logic;
SIGNAL inst_coinc_aadd_98_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a5 : std_logic;
SIGNAL inst_coinc_await_cnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_98_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a6 : std_logic;
SIGNAL inst_coinc_await_cnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_98_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a7 : std_logic;
SIGNAL inst_coinc_await_cnt_a7_a : std_logic;
SIGNAL inst_coinc_aadd_98_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a8 : std_logic;
SIGNAL inst_coinc_await_cnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_98_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a9 : std_logic;
SIGNAL inst_coinc_await_cnt_a9_a : std_logic;
SIGNAL inst_coinc_aadd_98_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_98_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a11 : std_logic;
SIGNAL inst_coinc_await_cnt_a11_a : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a172 : std_logic;
SIGNAL inst_coinc_aadd_98_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a12 : std_logic;
SIGNAL inst_coinc_await_cnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_98_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a13 : std_logic;
SIGNAL inst_coinc_await_cnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_98_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a14 : std_logic;
SIGNAL inst_coinc_await_cnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_98_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a15 : std_logic;
SIGNAL inst_coinc_await_cnt_a15_a : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a151 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a197 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a226 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a280 : std_logic;
SIGNAL inst_coinc_areduce_nor_96 : std_logic;
SIGNAL inst_coinc_astate_a10 : std_logic;
SIGNAL inst_coinc_alast_down_pol_a22 : std_logic;
SIGNAL inst_coinc_ai_a618 : std_logic;
SIGNAL inst_coinc_astate_a8 : std_logic;
SIGNAL inst_coinc_aSelect_366_rtl_365_a17 : std_logic;
SIGNAL inst_coinc_aadd_98_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a16 : std_logic;
SIGNAL inst_coinc_await_cnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_98_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a17 : std_logic;
SIGNAL inst_coinc_await_cnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_98_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a18 : std_logic;
SIGNAL inst_coinc_await_cnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_98_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a19 : std_logic;
SIGNAL inst_coinc_await_cnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_98_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a20 : std_logic;
SIGNAL inst_coinc_await_cnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_98_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a21 : std_logic;
SIGNAL inst_coinc_await_cnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_98_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a22 : std_logic;
SIGNAL inst_coinc_await_cnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_98_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a23 : std_logic;
SIGNAL inst_coinc_await_cnt_a23_a : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a121 : std_logic;
SIGNAL inst_coinc_aadd_98_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a24 : std_logic;
SIGNAL inst_coinc_await_cnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_98_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a25 : std_logic;
SIGNAL inst_coinc_await_cnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_98_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a26 : std_logic;
SIGNAL inst_coinc_await_cnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_98_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a27 : std_logic;
SIGNAL inst_coinc_await_cnt_a27_a : std_logic;
SIGNAL inst_coinc_aadd_98_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a28 : std_logic;
SIGNAL inst_coinc_await_cnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_98_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a29 : std_logic;
SIGNAL inst_coinc_await_cnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_98_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a30 : std_logic;
SIGNAL inst_coinc_await_cnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_98_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a31 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a107 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a134 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a112 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a275 : std_logic;
SIGNAL inst_coinc_alast_down : std_logic;
SIGNAL inst_coinc_ai_a327 : std_logic;
SIGNAL inst_coinc_alast_down_pol_a0 : std_logic;
SIGNAL inst_coinc_alast_down_pol : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a8_a : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a9_a : std_logic;
SIGNAL inst_coinc_ai_a629 : std_logic;
SIGNAL inst_coinc_ai_a1106 : std_logic;
SIGNAL inst_coinc_ai_a193 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a12_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a13_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a10_a : std_logic;
SIGNAL inst_coinc_alast_up_pol_a28 : std_logic;
SIGNAL inst_coinc_alast_up_pol_a0 : std_logic;
SIGNAL inst_coinc_alast_up_pol : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_UP_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a11_a : std_logic;
SIGNAL inst_coinc_ai_a1112 : std_logic;
SIGNAL inst_coinc_ai_a194 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a14_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a15_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a26_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a28_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a31_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a29_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a30_a : std_logic;
SIGNAL PGM_rtl_372_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL CNT_rtl_373_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL CNT_rtl_373_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL CNT_rtl_373_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL COINC_UP_B_acombout : std_logic;
SIGNAL COINC_UP_BBAR_acombout : std_logic;
SIGNAL COINC_UP_ABAR_acombout : std_logic;
SIGNAL COINC_UP_A_acombout : std_logic;
SIGNAL COINC_DOWN_B_acombout : std_logic;
SIGNAL COINC_DOWN_BBAR_acombout : std_logic;
SIGNAL COINC_DOWN_A_acombout : std_logic;
SIGNAL COINC_DOWN_ABAR_acombout : std_logic;
SIGNAL CLK_REF_acombout : std_logic;
SIGNAL nPOR_acombout : std_logic;
SIGNAL a_aVCC : std_logic;
SIGNAL ahb_slave_inst_aSelect_545_a64 : std_logic;
SIGNAL ahb_slave_inst_aSelect_545_a224 : std_logic;
SIGNAL ahb_slave_inst_aSelect_545_a75 : std_logic;
SIGNAL ahb_slave_inst_aSelect_545_a339 : std_logic;
SIGNAL ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL EBIACK_acombout : std_logic;
SIGNAL UARTCTSN_acombout : std_logic;
SIGNAL UARTDSRN_acombout : std_logic;
SIGNAL UARTRXD_acombout : std_logic;
SIGNAL INTEXTPIN_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_adp_feedback_sum_a0 : std_logic;
SIGNAL inst_master_data_source_aadd_14_a0 : std_logic;
SIGNAL inst_master_data_source_ai_a420 : std_logic;
SIGNAL inst_master_data_source_adata_a0_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a0COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a1 : std_logic;
SIGNAL inst_master_data_source_ai_a427 : std_logic;
SIGNAL inst_master_data_source_adata_a1_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a1COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a2 : std_logic;
SIGNAL inst_master_data_source_ai_a434 : std_logic;
SIGNAL inst_master_data_source_adata_a2_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a2COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a3 : std_logic;
SIGNAL inst_master_data_source_ai_a441 : std_logic;
SIGNAL inst_master_data_source_adata_a3_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a3COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a4 : std_logic;
SIGNAL inst_master_data_source_ai_a448 : std_logic;
SIGNAL inst_master_data_source_adata_a4_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a4COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a5 : std_logic;
SIGNAL inst_master_data_source_ai_a455 : std_logic;
SIGNAL inst_master_data_source_adata_a5_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a5COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a6 : std_logic;
SIGNAL inst_master_data_source_ai_a462 : std_logic;
SIGNAL inst_master_data_source_adata_a6_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a6COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a7 : std_logic;
SIGNAL inst_master_data_source_adata_a7_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a7COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a8 : std_logic;
SIGNAL inst_master_data_source_adata_a8_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a8COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a9 : std_logic;
SIGNAL inst_master_data_source_adata_a9_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a9COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a10 : std_logic;
SIGNAL inst_master_data_source_adata_a10_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a10COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a11 : std_logic;
SIGNAL inst_master_data_source_adata_a11_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a264 : std_logic;
SIGNAL inst_master_data_source_aadd_14_a11COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a12 : std_logic;
SIGNAL inst_master_data_source_adata_a12_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a12COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a13 : std_logic;
SIGNAL inst_master_data_source_adata_a13_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a13COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a14 : std_logic;
SIGNAL inst_master_data_source_adata_a14_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a14COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a15 : std_logic;
SIGNAL inst_master_data_source_adata_a15_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a296 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a306 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a127 : std_logic;
SIGNAL inst_master_data_source_aadd_14_a15COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a16 : std_logic;
SIGNAL inst_master_data_source_adata_a16_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a16COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a17 : std_logic;
SIGNAL inst_master_data_source_adata_a17_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a17COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a18 : std_logic;
SIGNAL inst_master_data_source_adata_a18_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a18COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a19 : std_logic;
SIGNAL inst_master_data_source_adata_a19_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a19COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a20 : std_logic;
SIGNAL inst_master_data_source_adata_a20_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a20COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a21 : std_logic;
SIGNAL inst_master_data_source_adata_a21_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a21COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a22 : std_logic;
SIGNAL inst_master_data_source_adata_a22_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a22COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a23 : std_logic;
SIGNAL inst_master_data_source_adata_a23_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a213 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a226 : std_logic;
SIGNAL inst_master_data_source_aadd_14_a23COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a24 : std_logic;
SIGNAL inst_master_data_source_adata_a24_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a24COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a25 : std_logic;
SIGNAL inst_master_data_source_adata_a25_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a25COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a26 : std_logic;
SIGNAL inst_master_data_source_adata_a26_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a26COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a27 : std_logic;
SIGNAL inst_master_data_source_adata_a27_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a27COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a28 : std_logic;
SIGNAL inst_master_data_source_adata_a28_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a28COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a29 : std_logic;
SIGNAL inst_master_data_source_adata_a29_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a29COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a30 : std_logic;
SIGNAL inst_master_data_source_adata_a30_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a30COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a31 : std_logic;
SIGNAL inst_master_data_source_adata_a31_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a199 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a204 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a301 : std_logic;
SIGNAL inst_master_data_source_awdata_a0_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a0_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a1_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a1_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a2_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a2_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a3_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a3_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a4_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a4_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a5_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a5_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a6_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a6_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a7_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a7_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a8_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a8_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a9_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a9_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a10_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a10_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a11_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a11_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a12_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a12_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a13_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a13_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a14_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a14_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a15_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a15_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a16_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a16_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a17_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a17_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a18_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a18_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a19_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a19_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a20_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a20_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a21_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a21_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a22_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a22_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a23_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a23_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a24_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a24_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a25_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a25_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a26_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a26_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a27_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a27_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a28_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a28_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a29_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a29_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a30_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a30_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a31_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a7_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a : std_logic;
SIGNAL rtl_a260 : std_logic;
SIGNAL rtl_a9389 : std_logic;
SIGNAL ATWD1_D_a3_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD1_D_a2_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL ATWD1_D_a5_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL ATWD1_D_a8_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL ATWD1_D_a6_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL ATWD1_D_a9_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL ATWD1_D_a7_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL ATWD1_D_a4_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL ATWD1_D_a1_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL ATWD1_D_a0_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a6058 : std_logic;
SIGNAL slaveregister_inst_ai_a548 : std_logic;
SIGNAL atwd1_adata_sig_a0_a_a8 : std_logic;
SIGNAL slaveregister_inst_ai_a6033 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL rtl_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_160_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_160_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a6041 : std_logic;
SIGNAL atwd1_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_158_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_158_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd1_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_156_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_156_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd1_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_154_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_154_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd1_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_152_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_152_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd1_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_150_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_150_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd1_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_148_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_148_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd1_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_146_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_146_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL ahb_slave_inst_areg_address_a9_a_areg0 : std_logic;
SIGNAL atwd1_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a10_a_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_144_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_144_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd1_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a545 : std_logic;
SIGNAL ATWD0_D_a0_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL ATWD0_D_a2_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL ATWD0_D_a3_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD0_D_a4_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL ATWD0_D_a8_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL ATWD0_D_a7_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL ATWD0_D_a6_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL ATWD0_D_a9_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL ATWD0_D_a5_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL ATWD0_D_a1_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL atwd0_adata_sig_a0_a_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL rtl_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_160_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_160_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL atwd0_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_158_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_158_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd0_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_156_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_156_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd0_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_154_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_154_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd0_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_152_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_152_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd0_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_150_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_150_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd0_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_148_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_148_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd0_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_146_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_146_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL atwd0_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_144_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_144_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd0_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL rtl_a1011 : std_logic;
SIGNAL slaveregister_inst_ai_a6031 : std_logic;
SIGNAL slaveregister_inst_ai_a6034 : std_logic;
SIGNAL FLASH_AD_D_a0_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a0_a_a7 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a17_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a16_a : std_logic;
SIGNAL inst_flash_ADC_ai_a0 : std_logic;
SIGNAL inst_flash_ADC_adisc : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a_a8 : std_logic;
SIGNAL inst_flash_ADC_ai_a2 : std_logic;
SIGNAL inst_flash_ADC_awren : std_logic;
SIGNAL rtl_a10 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a1_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a2_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a3_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a4_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a5_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a6_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a7_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a8_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL COM_AD_D_a0_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a0_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a0_a_a7 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a4_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a0_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a0_a_aCOUT : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a1_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a1_a_aCOUT : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a2_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a2_a_aCOUT : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a3_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a3_a_aCOUT : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a4_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a4_a_aCOUT : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a5_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a5_a_aCOUT : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a6_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a6_a_aCOUT : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a7_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a7_a_aCOUT : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a8_a : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a8_a_aCOUT : std_logic;
SIGNAL inst_com_ADC_RC_aMEM_write_addr_a9_a : std_logic;
SIGNAL inst_com_ADC_RC_awren : std_logic;
SIGNAL rtl_a9 : std_logic;
SIGNAL inst_com_ADC_RC_ai_a22 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a0_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a1_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a2_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a3_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a4_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a5_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a6_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a7_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_a8_a : std_logic;
SIGNAL inst_com_ADC_RC_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL rtl_a9393 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a89 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a101 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a116 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a : std_logic;
SIGNAL rtl_a1849 : std_logic;
SIGNAL rtl_a1860 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a0_a_a82 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a0_a_a32 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a0_a : std_logic;
SIGNAL inst_hit_counter_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a17 : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a0_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a1_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a2_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a3_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a4_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a5_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a6_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a7_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a8_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a9_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a10_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a11_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a12_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a13_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a14_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a15_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a15_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a16_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a16_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a17_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a17_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a18_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a18_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a19_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a19_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a20_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a20_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a21_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a21_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a22_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a22_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a23_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a23_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a24_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a24_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a25_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a25_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a26_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a26_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a27_a : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a192 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a167 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a146 : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a27_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a28_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a28_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a29_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a29_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a30_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a30_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a31_a : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a221 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a275 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a116 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a129 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a102 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a107 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a270 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a10_a_a11 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_434_rtl_615_a0 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a17 : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a15_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a16_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a16_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a17_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a17_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a18_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a18_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a19_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a19_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a20_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a20_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a21_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a21_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a22_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a22_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a23_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a23_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a24_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a24_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a25_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a25_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a26_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a26_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a27_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a27_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a28_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a28_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a29_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a29_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a30_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a30_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a31_a : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a221 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a192 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a146 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a167 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a275 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a129 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a107 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a116 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a102 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a270 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a5_a_a19 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_434_rtl_615_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a6032 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL rtl_a9392 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL rtl_a1839 : std_logic;
SIGNAL rtl_a1859 : std_logic;
SIGNAL rtl_a1857 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a127 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a15_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a16_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a16_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a17_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a17_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a18_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a18_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a19_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a19_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a20_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a20_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a21_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a21_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a22_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a22_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a23_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a23_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a24_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a24_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a25_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a25_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a26_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a26_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a27_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a27_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a28_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a28_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a29_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a29_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a30_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a30_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a31_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a31_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a32_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL rtl_a1852 : std_logic;
SIGNAL rtl_a1863 : std_logic;
SIGNAL slaveregister_inst_aMux_594_rtl_483_rtl_743_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_594_rtl_483_rtl_743_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a1_a : std_logic;
SIGNAL rtl_a1987 : std_logic;
SIGNAL rtl_a2002 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_437_rtl_623_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a1_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_437_rtl_623_a1 : std_logic;
SIGNAL rtl_a9390 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL rtl_a2003 : std_logic;
SIGNAL rtl_a2000 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a32_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a33_a : std_logic;
SIGNAL rtl_a1995 : std_logic;
SIGNAL rtl_a2006 : std_logic;
SIGNAL COM_AD_D_a1_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a1_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a1_a_a10 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_593_rtl_486_rtl_746_a0 : std_logic;
SIGNAL FLASH_AD_D_a1_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a1_a_a10 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_593_rtl_486_rtl_746_a1 : std_logic;
SIGNAL atwd0_adata_sig_a1_a_a11 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL atwd1_adata_sig_a1_a_a11 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL rtl_a1028 : std_logic;
SIGNAL rtl_a1428 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a1_a_areg0 : std_logic;
SIGNAL FLASH_AD_D_a2_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a2_a_a13 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL COM_AD_D_a2_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a2_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a2_a_a13 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL rtl_a2214 : std_logic;
SIGNAL rtl_a2234 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a2_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a2_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a2_a : std_logic;
SIGNAL rtl_a2224 : std_logic;
SIGNAL rtl_a2235 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_440_rtl_631_a0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_440_rtl_631_a1 : std_logic;
SIGNAL rtl_a2232 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a33_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a34_a : std_logic;
SIGNAL rtl_a2227 : std_logic;
SIGNAL rtl_a2238 : std_logic;
SIGNAL slaveregister_inst_aMux_592_rtl_489_rtl_749_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_592_rtl_489_rtl_749_a1 : std_logic;
SIGNAL rtl_a293 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL atwd0_adata_sig_a2_a_a14 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL atwd1_adata_sig_a2_a_a14 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL rtl_a1057 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a : std_logic;
SIGNAL atwd1_adata_sig_a3_a_a17 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL atwd0_adata_sig_a3_a_a17 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL rtl_a1074 : std_logic;
SIGNAL FLASH_AD_D_a3_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a3_a_a16 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL COM_AD_D_a3_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a3_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a3_a_a16 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_591_rtl_492_rtl_752_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_443_rtl_639_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_443_rtl_639_a1 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL rtl_a2378 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a3_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a3_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a3_a : std_logic;
SIGNAL rtl_a2362 : std_logic;
SIGNAL rtl_a2377 : std_logic;
SIGNAL rtl_a2375 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a34_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a35_a : std_logic;
SIGNAL rtl_a2370 : std_logic;
SIGNAL rtl_a2381 : std_logic;
SIGNAL slaveregister_inst_aMux_591_rtl_492_rtl_752_a1 : std_logic;
SIGNAL rtl_a1482 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a : std_logic;
SIGNAL rtl_a329 : std_logic;
SIGNAL FLASH_AD_D_a4_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a4_a_a19 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL COM_AD_D_a4_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a4_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a4_a_a19 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a4_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a4_a : std_logic;
SIGNAL rtl_a2549 : std_logic;
SIGNAL rtl_a2564 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL rtl_a2565 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a4_a : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_446_rtl_647_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_446_rtl_647_a1 : std_logic;
SIGNAL rtl_a2562 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a35_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a36_a : std_logic;
SIGNAL rtl_a2557 : std_logic;
SIGNAL rtl_a2568 : std_logic;
SIGNAL slaveregister_inst_aMux_590_rtl_495_rtl_755_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_590_rtl_495_rtl_755_a1 : std_logic;
SIGNAL atwd0_adata_sig_a4_a_a20 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL atwd1_adata_sig_a4_a_a20 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL rtl_a1103 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a : std_logic;
SIGNAL FLASH_AD_D_a5_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a5_a_a22 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL COM_AD_D_a5_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a5_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a5_a_a22 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_589_rtl_498_rtl_758_a0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_449_rtl_655_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_449_rtl_655_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a5_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a5_a : std_logic;
SIGNAL rtl_a2692 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a5_a : std_logic;
SIGNAL rtl_a2707 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL rtl_a2708 : std_logic;
SIGNAL rtl_a2705 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a36_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a37_a : std_logic;
SIGNAL rtl_a2700 : std_logic;
SIGNAL rtl_a2711 : std_logic;
SIGNAL slaveregister_inst_aMux_589_rtl_498_rtl_758_a1 : std_logic;
SIGNAL atwd0_adata_sig_a5_a_a23 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL atwd1_adata_sig_a5_a_a23 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL rtl_a1120 : std_logic;
SIGNAL rtl_a1533 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a5_a_areg0 : std_logic;
SIGNAL atwd0_adata_sig_a6_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL atwd1_adata_sig_a6_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL rtl_a1149 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a : std_logic;
SIGNAL rtl_a365 : std_logic;
SIGNAL FLASH_AD_D_a6_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a6_a_a25 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL COM_AD_D_a6_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a6_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a6_a_a25 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL rtl_a2895 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a6_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a6_a : std_logic;
SIGNAL rtl_a2879 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a6_a : std_logic;
SIGNAL rtl_a2894 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a6_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_452_rtl_663_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_452_rtl_663_a1 : std_logic;
SIGNAL rtl_a2892 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a37_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a38_a : std_logic;
SIGNAL rtl_a2887 : std_logic;
SIGNAL rtl_a2898 : std_logic;
SIGNAL slaveregister_inst_aMux_588_rtl_501_rtl_761_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_588_rtl_501_rtl_761_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd1_adata_sig_a7_a_a29 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd0_adata_sig_a7_a_a29 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a6119 : std_logic;
SIGNAL rtl_a9746 : std_logic;
SIGNAL FLASH_AD_D_a7_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a7_a_a28 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL COM_AD_D_a7_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a7_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a7_a_a28 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_587_rtl_504_rtl_764_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL rtl_a9750 : std_logic;
SIGNAL rtl_a9747 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_455_rtl_671_a0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_455_rtl_671_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a7_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a7_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a7_a : std_logic;
SIGNAL rtl_a3022 : std_logic;
SIGNAL rtl_a3037 : std_logic;
SIGNAL rtl_a3035 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a38_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a39_a : std_logic;
SIGNAL rtl_a3030 : std_logic;
SIGNAL rtl_a3041 : std_logic;
SIGNAL slaveregister_inst_aMux_587_rtl_504_rtl_764_a1 : std_logic;
SIGNAL rtl_a1584 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a7_a_areg0 : std_logic;
SIGNAL atwd1_adata_sig_a8_a_a32 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL atwd0_adata_sig_a8_a_a32 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL rtl_a1192 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a : std_logic;
SIGNAL rtl_a398 : std_logic;
SIGNAL FLASH_AD_D_a8_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a8_a_a31 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL COM_AD_D_a8_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a8_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a8_a_a31 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a39_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a40_a : std_logic;
SIGNAL rtl_a1176 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a8_a : std_logic;
SIGNAL rtl_a9618 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_458_rtl_680_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_458_rtl_680_a9 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_458_rtl_681_a4 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a8_a : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_458_rtl_681_a9 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_458_rtl_679_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_458_rtl_679_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_458_rtl_678_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_458_rtl_678_a1 : std_logic;
SIGNAL rtl_a1181 : std_logic;
SIGNAL slaveregister_inst_aMux_586_rtl_507_rtl_767_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_586_rtl_507_rtl_767_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a8_a_areg0 : std_logic;
SIGNAL atwd0_adata_sig_a9_a_a35 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL atwd1_adata_sig_a9_a_a35 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL rtl_a1213 : std_logic;
SIGNAL rtl_a1219 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a : std_logic;
SIGNAL rtl_a416 : std_logic;
SIGNAL FLASH_AD_D_a9_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a9_a_a34 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL COM_AD_D_a9_a_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_D_int_a9_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a9_a_a34 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_585_rtl_510_rtl_770_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_461_rtl_688_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_461_rtl_688_a9 : std_logic;
SIGNAL rtl_a123 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL rtl_a1202 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a9_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_461_rtl_687_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_461_rtl_687_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_461_rtl_686_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_461_rtl_686_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a40_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a41_a : std_logic;
SIGNAL rtl_a1203 : std_logic;
SIGNAL rtl_a1208 : std_logic;
SIGNAL slaveregister_inst_aMux_585_rtl_510_rtl_770_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a9_a_areg0 : std_logic;
SIGNAL atwd0_adata_sig_a10_a_a0 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL atwd1_adata_sig_a10_a_a0 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL rtl_a1240 : std_logic;
SIGNAL rtl_a1246 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a : std_logic;
SIGNAL rtl_a434 : std_logic;
SIGNAL FLASH_NCO_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a10_a_a37 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL COM_AD_OTR_acombout : std_logic;
SIGNAL inst_com_ADC_RC_aCOM_AD_OTR_int : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a10_a_a37 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_464_rtl_695_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_464_rtl_695_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL rtl_a1229 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_464_rtl_694_a0 : std_logic;
SIGNAL rtl_a125 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a10_a : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_464_rtl_696_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_464_rtl_696_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_464_rtl_694_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a41_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a42_a : std_logic;
SIGNAL rtl_a1230 : std_logic;
SIGNAL rtl_a1235 : std_logic;
SIGNAL slaveregister_inst_aMux_584_rtl_513_rtl_773_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_584_rtl_513_rtl_773_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a : std_logic;
SIGNAL rtl_a452 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a11_a_a0 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a11_a_a0 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_583_rtl_516_rtl_776_a0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_467_rtl_703_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_467_rtl_703_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_467_rtl_704_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_467_rtl_704_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_467_rtl_702_a0 : std_logic;
SIGNAL rtl_a127 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL rtl_a1256 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_467_rtl_702_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a42_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a43_a : std_logic;
SIGNAL rtl_a1257 : std_logic;
SIGNAL rtl_a1262 : std_logic;
SIGNAL slaveregister_inst_aMux_583_rtl_516_rtl_776_a1 : std_logic;
SIGNAL atwd0_adata_sig_a11_a_a1 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL atwd1_adata_sig_a11_a_a1 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL rtl_a1273 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a : std_logic;
SIGNAL rtl_a470 : std_logic;
SIGNAL atwd1_adata_sig_a12_a_a2 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL atwd0_adata_sig_a12_a_a2 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL rtl_a1294 : std_logic;
SIGNAL rtl_a1300 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a12_a_a1 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a12_a_a1 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a12_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_470_rtl_712_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_470_rtl_712_a9 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a12_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_470_rtl_711_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_470_rtl_711_a1 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL rtl_a1283 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_470_rtl_710_a0 : std_logic;
SIGNAL rtl_a129 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_470_rtl_710_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a43_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a44_a : std_logic;
SIGNAL rtl_a1284 : std_logic;
SIGNAL rtl_a1289 : std_logic;
SIGNAL slaveregister_inst_aMux_582_rtl_519_rtl_779_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_582_rtl_519_rtl_779_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a12_a_areg0 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a13_a_a2 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a13_a_a2 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_581_rtl_522_rtl_782_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL rtl_a1310 : std_logic;
SIGNAL rtl_a131 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a13_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_473_rtl_720_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_473_rtl_720_a9 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_473_rtl_719_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_473_rtl_719_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_473_rtl_718_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_473_rtl_718_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a44_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a45_a : std_logic;
SIGNAL rtl_a1311 : std_logic;
SIGNAL rtl_a1316 : std_logic;
SIGNAL slaveregister_inst_aMux_581_rtl_522_rtl_782_a1 : std_logic;
SIGNAL rtl_a488 : std_logic;
SIGNAL atwd1_adata_sig_a13_a_a3 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL atwd0_adata_sig_a13_a_a3 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL rtl_a1327 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a : std_logic;
SIGNAL rtl_a506 : std_logic;
SIGNAL atwd1_adata_sig_a14_a_a4 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL atwd0_adata_sig_a14_a_a4 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL rtl_a1348 : std_logic;
SIGNAL rtl_a1354 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a14_a_a3 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a14_a_a3 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_476_rtl_728_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_476_rtl_728_a9 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL rtl_a1337 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_476_rtl_727_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a14_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_476_rtl_727_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_476_rtl_726_a0 : std_logic;
SIGNAL rtl_a133 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_476_rtl_726_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a45_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a46_a : std_logic;
SIGNAL rtl_a1338 : std_logic;
SIGNAL rtl_a1343 : std_logic;
SIGNAL slaveregister_inst_aMux_580_rtl_525_rtl_785_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_580_rtl_525_rtl_785_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a : std_logic;
SIGNAL rtl_a524 : std_logic;
SIGNAL atwd1_adata_sig_a15_a_a5 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL atwd0_adata_sig_a15_a_a5 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL rtl_a9751 : std_logic;
SIGNAL rtl_a9748 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a15_a_a4 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL inst_com_ADC_RC_adata_sig_a15_a_a4 : std_logic;
SIGNAL inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_579_rtl_528_rtl_788_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL rtl_a1364 : std_logic;
SIGNAL rtl_a135 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_479_rtl_735_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_479_rtl_735_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_479_rtl_736_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_479_rtl_736_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_479_rtl_734_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_479_rtl_734_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a46_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a47_a : std_logic;
SIGNAL rtl_a9391 : std_logic;
SIGNAL rtl_a9749 : std_logic;
SIGNAL rtl_a1370 : std_logic;
SIGNAL slaveregister_inst_aMux_579_rtl_528_rtl_788_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a73 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a753 : std_logic;
SIGNAL slaveregister_inst_ai_a757 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a16_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a6037 : std_logic;
SIGNAL slaveregister_inst_ai_a6117 : std_logic;
SIGNAL slaveregister_inst_ai_a6038 : std_logic;
SIGNAL inst_flash_ADC_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a130 : std_logic;
SIGNAL slaveregister_inst_ai_a6116 : std_logic;
SIGNAL slaveregister_inst_ai_a6118 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a16_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a17_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a17_a : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_389_rtl_539_a38 : std_logic;
SIGNAL slaveregister_inst_ai_a6028 : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_389_rtl_539_a28 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a17_a : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_389_rtl_539_a12 : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_389_rtl_539_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_389_rtl_539_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a17_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a18_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_308_rtl_392_rtl_544_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_308_rtl_392_rtl_544_a28 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_308_rtl_392_rtl_544_a12 : std_logic;
SIGNAL slaveregister_inst_aMux_308_rtl_392_rtl_544_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_308_rtl_392_rtl_544_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a18_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a19_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_307_rtl_395_rtl_549_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_307_rtl_395_rtl_549_a28 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_307_rtl_395_rtl_549_a12 : std_logic;
SIGNAL slaveregister_inst_aMux_307_rtl_395_rtl_549_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_307_rtl_395_rtl_549_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a19_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a20_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_306_rtl_398_rtl_554_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_306_rtl_398_rtl_554_a12 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a20_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_306_rtl_398_rtl_554_a28 : std_logic;
SIGNAL slaveregister_inst_aMux_306_rtl_398_rtl_554_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_306_rtl_398_rtl_554_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a20_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a21_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_305_rtl_401_rtl_559_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_305_rtl_401_rtl_559_a12 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a21_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_305_rtl_401_rtl_559_a28 : std_logic;
SIGNAL slaveregister_inst_aMux_305_rtl_401_rtl_559_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_305_rtl_401_rtl_559_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a21_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a22_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_304_rtl_404_rtl_564_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_304_rtl_404_rtl_564_a12 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a22_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_304_rtl_404_rtl_564_a28 : std_logic;
SIGNAL slaveregister_inst_aMux_304_rtl_404_rtl_564_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_304_rtl_404_rtl_564_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a22_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a23_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_303_rtl_407_rtl_569_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a23_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_303_rtl_407_rtl_569_a28 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_303_rtl_407_rtl_569_a12 : std_logic;
SIGNAL slaveregister_inst_aMux_303_rtl_407_rtl_569_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_303_rtl_407_rtl_569_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a23_a_areg0 : std_logic;
SIGNAL FL_ATTN_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a728 : std_logic;
SIGNAL slaveregister_inst_ai_a6040 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a723 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_461_rtl_688_a74 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a764 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a768 : std_logic;
SIGNAL slaveregister_inst_ai_a727 : std_logic;
SIGNAL slaveregister_inst_ai_a429 : std_logic;
SIGNAL slaveregister_inst_ai_a676 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a24_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a25_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_301_rtl_413_rtl_579_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a25_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_301_rtl_413_rtl_579_a28 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_301_rtl_413_rtl_579_a12 : std_logic;
SIGNAL slaveregister_inst_aMux_301_rtl_413_rtl_579_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_301_rtl_413_rtl_579_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a25_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_300_rtl_416_rtl_584_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_300_rtl_416_rtl_584_a28 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_300_rtl_416_rtl_584_a12 : std_logic;
SIGNAL slaveregister_inst_aMux_300_rtl_416_rtl_584_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_300_rtl_416_rtl_584_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a26_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a27_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_299_rtl_419_rtl_589_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_299_rtl_419_rtl_589_a12 : std_logic;
SIGNAL slaveregister_inst_aMux_299_rtl_419_rtl_589_a43 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a27_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_299_rtl_419_rtl_589_a28 : std_logic;
SIGNAL slaveregister_inst_aMux_299_rtl_419_rtl_589_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a27_a_areg0 : std_logic;
SIGNAL FL_TDO_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a745 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a775 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a779 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a6120 : std_logic;
SIGNAL slaveregister_inst_ai_a6115 : std_logic;
SIGNAL slaveregister_inst_ai_a744 : std_logic;
SIGNAL slaveregister_inst_ai_a694 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a28_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_297_rtl_425_rtl_599_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a29_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_297_rtl_425_rtl_599_a28 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_297_rtl_425_rtl_599_a12 : std_logic;
SIGNAL slaveregister_inst_aMux_297_rtl_425_rtl_599_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_297_rtl_425_rtl_599_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a29_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_296_rtl_428_rtl_604_a38 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_296_rtl_428_rtl_604_a12 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_296_rtl_428_rtl_604_a28 : std_logic;
SIGNAL slaveregister_inst_aMux_296_rtl_428_rtl_604_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_296_rtl_428_rtl_604_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a30_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a31_a : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_389_rtl_539_a515 : std_logic;
SIGNAL slaveregister_inst_aMux_295_rtl_431_rtl_609_a500 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a31_a : std_logic;
SIGNAL slaveregister_inst_aMux_295_rtl_431_rtl_609_a12 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a31_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a31_a : std_logic;
SIGNAL slaveregister_inst_aMux_295_rtl_431_rtl_609_a28 : std_logic;
SIGNAL slaveregister_inst_aMux_295_rtl_431_rtl_609_a43 : std_logic;
SIGNAL slaveregister_inst_aMux_295_rtl_431_rtl_609_a42 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_548_rtl_71_rtl_290_a7 : std_logic;
SIGNAL ahb_slave_inst_amasterhresp_a0_a_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL NOT_com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 : std_logic;
SIGNAL NOT_inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL NOT_inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_2_local_a24_a : std_logic;
SIGNAL NOT_ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL NOT_inst_ROC_aRST_areg0 : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_1_local_a0_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_1_local_a11_a : std_logic;
SIGNAL NOT_inst_fe_testpulse_ai_a5 : std_logic;
SIGNAL NOT_inst_fe_r2r_ai_a46 : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_1_local_a4_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a17_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a26_a : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aOneSPE1 : std_logic;

BEGIN

ww_CLK3p <= CLK3p;
ww_CLK4p <= CLK4p;
ww_HDV_Rx <= HDV_Rx;
ww_COINC_UP_B <= COINC_UP_B;
ww_COINC_UP_BBAR <= COINC_UP_BBAR;
ww_COINC_UP_ABAR <= COINC_UP_ABAR;
ww_COINC_UP_A <= COINC_UP_A;
ww_COINC_DOWN_B <= COINC_DOWN_B;
ww_COINC_DOWN_BBAR <= COINC_DOWN_BBAR;
ww_COINC_DOWN_A <= COINC_DOWN_A;
ww_COINC_DOWN_ABAR <= COINC_DOWN_ABAR;
ww_FL_ATTN <= FL_ATTN;
ww_FL_TDO <= FL_TDO;
ww_CLK2p <= CLK2p;
ww_OneSPE <= OneSPE;
ww_FLASH_AD_D <= FLASH_AD_D;
ww_FLASH_NCO <= FLASH_NCO;
ww_CLK1p <= CLK1p;
ww_MultiSPE <= MultiSPE;
ww_ATWD1_D <= ATWD1_D;
ww_ATWD0_D <= ATWD0_D;
ww_COM_AD_D <= COM_AD_D;
ww_COM_AD_OTR <= COM_AD_OTR;
ww_TriggerComplete_0 <= TriggerComplete_0;
ww_TriggerComplete_1 <= TriggerComplete_1;
ww_UARTRXD <= UARTRXD;
ww_INTEXTPIN <= INTEXTPIN;
ww_UARTDSRN <= UARTDSRN;
ww_UARTCTSN <= UARTCTSN;
ww_EBIACK <= EBIACK;
ww_CLK_REF <= CLK_REF;
ww_nPOR <= nPOR;
CLKLK_OUT2p <= ww_CLKLK_OUT2p;
COM_TX_SLEEP <= ww_COM_TX_SLEEP;
COM_DB <= ww_COM_DB;
HDV_RxENA <= ww_HDV_RxENA;
HDV_TxENA <= ww_HDV_TxENA;
HDV_IN <= ww_HDV_IN;
FLASH_AD_STBY <= ww_FLASH_AD_STBY;
ATWDTrigger_0 <= ww_ATWDTrigger_0;
OutputEnable_0 <= ww_OutputEnable_0;
CounterClock_0 <= ww_CounterClock_0;
ShiftClock_0 <= ww_ShiftClock_0;
RampSet_0 <= ww_RampSet_0;
ChannelSelect_0 <= ww_ChannelSelect_0;
ReadWrite_0 <= ww_ReadWrite_0;
AnalogReset_0 <= ww_AnalogReset_0;
DigitalReset_0 <= ww_DigitalReset_0;
DigitalSet_0 <= ww_DigitalSet_0;
ATWD0VDD_SUP <= ww_ATWD0VDD_SUP;
ATWDTrigger_1 <= ww_ATWDTrigger_1;
OutputEnable_1 <= ww_OutputEnable_1;
CounterClock_1 <= ww_CounterClock_1;
ShiftClock_1 <= ww_ShiftClock_1;
RampSet_1 <= ww_RampSet_1;
ChannelSelect_1 <= ww_ChannelSelect_1;
ReadWrite_1 <= ww_ReadWrite_1;
AnalogReset_1 <= ww_AnalogReset_1;
DigitalReset_1 <= ww_DigitalReset_1;
DigitalSet_1 <= ww_DigitalSet_1;
ATWD1VDD_SUP <= ww_ATWD1VDD_SUP;
MultiSPE_nl <= ww_MultiSPE_nl;
OneSPE_nl <= ww_OneSPE_nl;
FE_TEST_PULSE <= ww_FE_TEST_PULSE;
FE_PULSER_P <= ww_FE_PULSER_P;
FE_PULSER_N <= ww_FE_PULSER_N;
R2BUS <= ww_R2BUS;
SingleLED_TRIGGER <= ww_SingleLED_TRIGGER;
COINCIDENCE_OUT_DOWN <= ww_COINCIDENCE_OUT_DOWN;
COINC_DOWN_ALATCH <= ww_COINC_DOWN_ALATCH;
COINC_DOWN_BLATCH <= ww_COINC_DOWN_BLATCH;
COINCIDENCE_OUT_UP <= ww_COINCIDENCE_OUT_UP;
COINC_UP_ALATCH <= ww_COINC_UP_ALATCH;
COINC_UP_BLATCH <= ww_COINC_UP_BLATCH;
FL_Trigger <= ww_FL_Trigger;
FL_Trigger_bar <= ww_FL_Trigger_bar;
FL_PRE_TRIG <= ww_FL_PRE_TRIG;
FL_TMS <= ww_FL_TMS;
FL_TCK <= ww_FL_TCK;
FL_TDI <= ww_FL_TDI;
PDL_FPGA_D <= ww_PDL_FPGA_D;
PGM <= ww_PGM;
UARTDTRN <= ww_UARTDTRN;
UARTRTSN <= ww_UARTRTSN;
UARTTXD <= ww_UARTTXD;
EBIBE <= ww_EBIBE;
EBICSN <= ww_EBICSN;
EBIADDR <= ww_EBIADDR;
EBICLK <= ww_EBICLK;
EBIOEN <= ww_EBIOEN;
EBIWEN <= ww_EBIWEN;
SDRAMADDR <= ww_SDRAMADDR;
SDRAMCSN <= ww_SDRAMCSN;
SDRAMDQM <= ww_SDRAMDQM;
SDRAMRASN <= ww_SDRAMRASN;
SDRAMCASN <= ww_SDRAMCASN;
SDRAMWEN <= ww_SDRAMWEN;
SDRAMCLKE <= ww_SDRAMCLKE;
SDRAMCLKN <= ww_SDRAMCLKN;
SDRAMCLK <= ww_SDRAMCLK;

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_com_ADC_RC_awraddress_sig_a8_a_a26 & inst_com_ADC_RC_awraddress_sig_a7_a_a23 & 
inst_com_ADC_RC_awraddress_sig_a6_a_a20 & inst_com_ADC_RC_awraddress_sig_a5_a_a17 & inst_com_ADC_RC_awraddress_sig_a4_a_a14 & inst_com_ADC_RC_awraddress_sig_a3_a_a11 & inst_com_ADC_RC_awraddress_sig_a2_a_a8 & inst_com_ADC_RC_awraddress_sig_a1_a_a5 & 
inst_com_ADC_RC_awraddress_sig_a0_a_a2);

ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_stripe_inst_alpm_instance_adp2_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp2_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp2_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(0);
stripe_inst_alpm_instance_adp2_aportadataout_a1_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(1);
stripe_inst_alpm_instance_adp2_aportadataout_a2_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(2);
stripe_inst_alpm_instance_adp2_aportadataout_a3_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(3);
stripe_inst_alpm_instance_adp2_aportadataout_a4_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(4);
stripe_inst_alpm_instance_adp2_aportadataout_a5_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(5);
stripe_inst_alpm_instance_adp2_aportadataout_a6_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(6);
stripe_inst_alpm_instance_adp2_aportadataout_a7_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(7);

ww_stripe_inst_alpm_instance_adp0_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp0_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp0_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(0);
stripe_inst_alpm_instance_adp0_aportadataout_a1_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(1);
stripe_inst_alpm_instance_adp0_aportadataout_a2_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(2);
stripe_inst_alpm_instance_adp0_aportadataout_a3_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(3);
stripe_inst_alpm_instance_adp0_aportadataout_a4_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(4);
stripe_inst_alpm_instance_adp0_aportadataout_a5_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(5);
stripe_inst_alpm_instance_adp0_aportadataout_a6_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(6);
stripe_inst_alpm_instance_adp0_aportadataout_a7_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(7);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehaddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehtrans <= (gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehsize <= (a_aVCC & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehburst <= (gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehwdata <= (inst_ahb_master_aslavehwdata_a31_a_areg0 & inst_ahb_master_aslavehwdata_a30_a_areg0 & inst_ahb_master_aslavehwdata_a29_a_areg0 & inst_ahb_master_aslavehwdata_a28_a_areg0 & 
inst_ahb_master_aslavehwdata_a27_a_areg0 & inst_ahb_master_aslavehwdata_a26_a_areg0 & inst_ahb_master_aslavehwdata_a25_a_areg0 & inst_ahb_master_aslavehwdata_a24_a_areg0 & inst_ahb_master_aslavehwdata_a23_a_areg0 & inst_ahb_master_aslavehwdata_a22_a_areg0
& inst_ahb_master_aslavehwdata_a21_a_areg0 & inst_ahb_master_aslavehwdata_a20_a_areg0 & inst_ahb_master_aslavehwdata_a19_a_areg0 & inst_ahb_master_aslavehwdata_a18_a_areg0 & inst_ahb_master_aslavehwdata_a17_a_areg0 & 
inst_ahb_master_aslavehwdata_a16_a_areg0 & inst_ahb_master_aslavehwdata_a15_a_areg0 & inst_ahb_master_aslavehwdata_a14_a_areg0 & inst_ahb_master_aslavehwdata_a13_a_areg0 & inst_ahb_master_aslavehwdata_a12_a_areg0 & inst_ahb_master_aslavehwdata_a11_a_areg0
& inst_ahb_master_aslavehwdata_a10_a_areg0 & inst_ahb_master_aslavehwdata_a9_a_areg0 & inst_ahb_master_aslavehwdata_a8_a_areg0 & inst_ahb_master_aslavehwdata_a7_a_areg0 & inst_ahb_master_aslavehwdata_a6_a_areg0 & inst_ahb_master_aslavehwdata_a5_a_areg0 & 
inst_ahb_master_aslavehwdata_a4_a_areg0 & inst_ahb_master_aslavehwdata_a3_a_areg0 & inst_ahb_master_aslavehwdata_a2_a_areg0 & inst_ahb_master_aslavehwdata_a1_a_areg0 & inst_ahb_master_aslavehwdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_aI_masterhresp <= (NOT stripe_inst_alpm_instance_alcell_hresp1 & NOT stripe_inst_alpm_instance_alcell_hresp0);

ww_stripe_inst_alpm_instance_acore_acore_aI_masterhrdata <= (slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 & 
slaveregister_inst_areg_rdata_a27_a_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 & 
slaveregister_inst_areg_rdata_a22_a_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 & 
slaveregister_inst_areg_rdata_a17_a_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 & 
slaveregister_inst_areg_rdata_a12_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 & 
slaveregister_inst_areg_rdata_a7_a_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0
& slaveregister_inst_areg_rdata_a1_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsin <= (stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqin <= (stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqin <= (stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_aI_intpld <= (gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_debugextin <= (gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_gpi <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(2);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(3);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(4);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(5);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(6);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(7);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(8);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(9);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(10);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(12);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(13);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(14);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(15);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(18);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(19);

stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhtrans(0);
stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhtrans(1);

stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhsize(0);
stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhsize(1);

stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst(0);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst(1);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst(2);

stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(0);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(1);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(2);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(3);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(4);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(5);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(6);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(7);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(8);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(9);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(10);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(11);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(12);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(13);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(14);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(15);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(16);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(17);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(18);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(19);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(20);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(21);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(22);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(23);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(24);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(25);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(26);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(27);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(28);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(29);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(30);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramcsn(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramcsn(1);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(14);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(14);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(15);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(16);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(17);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(18);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(19);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(20);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(21);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(22);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(23);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(24);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(25);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(26);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(27);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(28);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(29);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(30);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe(3);

stripe_inst_alpm_instance_acore_acore_aEBIBE0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebibe(0);
stripe_inst_alpm_instance_acore_acore_aEBIBE1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebibe(1);

stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(0);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(1);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(2);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(3);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(4);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(5);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(6);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(7);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(8);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(9);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(10);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(11);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(12);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(13);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(14);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(15);

stripe_inst_alpm_instance_acore_acore_aEBIADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(0);
stripe_inst_alpm_instance_acore_acore_aEBIADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(1);
stripe_inst_alpm_instance_acore_acore_aEBIADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(2);
stripe_inst_alpm_instance_acore_acore_aEBIADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(3);
stripe_inst_alpm_instance_acore_acore_aEBIADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(4);
stripe_inst_alpm_instance_acore_acore_aEBIADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(5);
stripe_inst_alpm_instance_acore_acore_aEBIADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(6);
stripe_inst_alpm_instance_acore_acore_aEBIADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(7);
stripe_inst_alpm_instance_acore_acore_aEBIADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(8);
stripe_inst_alpm_instance_acore_acore_aEBIADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(9);
stripe_inst_alpm_instance_acore_acore_aEBIADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(10);
stripe_inst_alpm_instance_acore_acore_aEBIADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(11);
stripe_inst_alpm_instance_acore_acore_aEBIADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(12);
stripe_inst_alpm_instance_acore_acore_aEBIADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(13);
stripe_inst_alpm_instance_acore_acore_aEBIADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(14);
stripe_inst_alpm_instance_acore_acore_aEBIADDR15 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(15);
stripe_inst_alpm_instance_acore_acore_aEBIADDR16 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(16);
stripe_inst_alpm_instance_acore_acore_aEBIADDR17 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(17);
stripe_inst_alpm_instance_acore_acore_aEBIADDR18 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(18);
stripe_inst_alpm_instance_acore_acore_aEBIADDR19 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(19);
stripe_inst_alpm_instance_acore_acore_aEBIADDR20 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(20);
stripe_inst_alpm_instance_acore_acore_aEBIADDR21 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(21);
stripe_inst_alpm_instance_acore_acore_aEBIADDR22 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(22);
stripe_inst_alpm_instance_acore_acore_aEBIADDR23 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(23);
stripe_inst_alpm_instance_acore_acore_aEBIADDR24 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(24);

stripe_inst_alpm_instance_acore_acore_aEBICSN0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn(0);
stripe_inst_alpm_instance_acore_acore_aEBICSN1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn(1);
stripe_inst_alpm_instance_acore_acore_aEBICSN2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn(2);
stripe_inst_alpm_instance_acore_acore_aEBICSN3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn(3);
NOT_stripe_inst_alpm_instance_alcell_hgrant <= NOT stripe_inst_alpm_instance_alcell_hgrant;
NOT_stripe_inst_alpm_instance_alcell_hresp0 <= NOT stripe_inst_alpm_instance_alcell_hresp0;
NOT_stripe_inst_alpm_instance_alcell_hresp1 <= NOT stripe_inst_alpm_instance_alcell_hresp1;
NOT_inst_pll2x_aaltclklock_component_aoutclock0 <= NOT inst_pll2x_aaltclklock_component_aoutclock0;
NOT_inst_pll2x_aaltclklock_component_aoutclock1 <= NOT inst_pll2x_aaltclklock_component_aoutclock1;
NOT_com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 <= NOT com_DAC_TX_inst_aCOM_TX_SLEEP_areg0;
NOT_inst_hit_counter_aMultiSPE_nl_areg0 <= NOT inst_hit_counter_aMultiSPE_nl_areg0;
NOT_inst_hit_counter_aOneSPE_nl_areg0 <= NOT inst_hit_counter_aOneSPE_nl_areg0;
NOT_slaveregister_inst_acommand_2_local_a24_a <= NOT slaveregister_inst_acommand_2_local_a24_a;
NOT_ahb_slave_inst_amasterhready_areg0 <= NOT ahb_slave_inst_amasterhready_areg0;
NOT_inst_ROC_aRST_areg0 <= NOT inst_ROC_aRST_areg0;
NOT_slaveregister_inst_acommand_1_local_a0_a <= NOT slaveregister_inst_acommand_1_local_a0_a;
NOT_slaveregister_inst_acommand_1_local_a11_a <= NOT slaveregister_inst_acommand_1_local_a11_a;
NOT_inst_fe_testpulse_ai_a5 <= NOT inst_fe_testpulse_ai_a5;
NOT_inst_fe_r2r_ai_a46 <= NOT inst_fe_r2r_ai_a46;
NOT_slaveregister_inst_acommand_1_local_a4_a <= NOT slaveregister_inst_acommand_1_local_a4_a;
NOT_slaveregister_inst_acommand_0_local_a17_a <= NOT slaveregister_inst_acommand_0_local_a17_a;
NOT_slaveregister_inst_acommand_0_local_a26_a <= NOT slaveregister_inst_acommand_0_local_a26_a;
NOT_inst_hit_counter_ff_aMultiSPE1 <= NOT inst_hit_counter_ff_aMultiSPE1;
NOT_inst_hit_counter_ff_aOneSPE1 <= NOT inst_hit_counter_ff_aOneSPE1;

PGM_rtl_372_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- PGM_rtl_372_awysi_counter_asload_path_a0_a = DFFE(!PGM_rtl_372_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- PGM_rtl_372_awysi_counter_acounter_cell_a0_a_alut2 = CARRY(PGM_rtl_372_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => PGM_rtl_372_awysi_counter_asload_path_a0_a,
	cout => PGM_rtl_372_awysi_counter_acounter_cell_a0_a_alut2);

PGM_rtl_372_awysi_counter_acounter_cell_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- PGM_rtl_372_awysi_counter_acounter_cell_a0_a_a0 = PGM_rtl_372_awysi_counter_acounter_cell_a0_a_alut2 & PGM_rtl_372_awysi_counter_acounter_cell_a0_a_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => PGM_rtl_372_awysi_counter_acounter_cell_a0_a_a0,
	cin => PGM_rtl_372_awysi_counter_acounter_cell_a0_a_alut2,
	devclrn => devclrn,
	devpor => devpor,
	combout => PGM_rtl_372_awysi_counter_acounter_cell_a0_a_a0);

ATWDTrigger_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_0,
	regout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig);

ATWDTrigger_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_1,
	regout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig);

stripe_inst_alpm_instance_acore_acore_aI : apex20ke_upcore 
-- pragma translate_off
GENERIC MAP (
	processor => "ARM",
	sdram_width => 32,
	sdramdqm_width => 4,
	gpio_width => 8)
-- pragma translate_on
PORT MAP (
	clkref => CLK_REF_acombout,
	npor => nPOR_acombout,
	nreseti => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout,
	slavehclk => inst_pll2x_aaltclklock_component_aoutclock0,
	slavehwrite => GND,
	slavehreadyi => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	slavehselreg => GND,
	slavehsel => a_aVCC,
	slavehmastlock => GND,
	masterhclk => inst_pll2x_aaltclklock_component_aoutclock0,
	masterhready => NOT_ahb_slave_inst_amasterhready_areg0,
	masterhgrant => NOT_stripe_inst_alpm_instance_alcell_hgrant,
	ebiack => EBIACK_acombout,
	uartctsn => UARTCTSN_acombout,
	uartdcdin => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout,
	uartdsrn => UARTDSRN_acombout,
	uartrxd => UARTRXD_acombout,
	uartriin => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout,
	intextpin => INTEXTPIN_acombout,
	debugrq => GND,
	debugext0 => GND,
	debugext1 => GND,
	intnmi => stripe_inst_alpm_instance_adp_feedback_sum_a0,
	slavehaddr => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehaddr,
	slavehtrans => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehtrans,
	slavehsize => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehsize,
	slavehburst => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehburst,
	slavehwdata => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehwdata,
	masterhresp => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhresp,
	masterhrdata => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhrdata,
	sdramdqsin => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsin,
	sdramdqin => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqin,
	ebidqin => ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqin,
	intpld => ww_stripe_inst_alpm_instance_acore_acore_aI_intpld,
	debugextin => ww_stripe_inst_alpm_instance_acore_acore_aI_debugextin,
	gpi => ww_stripe_inst_alpm_instance_acore_acore_aI_gpi,
	nreseto => stripe_inst_alpm_instance_acore_acore,
	masterhwrite => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	slavehreadyo => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	sdramclk => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	sdramclkn => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	sdramclke => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	sdramwen => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	sdramcasn => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	sdramrasn => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	sdramdqsoe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	ebiwen => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	ebioen => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	ebiclk => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	ebidqoe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	uartrion => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	uartdcdon => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	uartdcdrioe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	uarttxd => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	uartrtsn => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	uartdtrn => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	masterhaddr => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr,
	masterhtrans => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhtrans,
	masterhsize => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhsize,
	masterhburst => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst,
	masterhwdata => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata,
	sdramcsn => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramcsn,
	sdramdqm => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm,
	sdramaddr => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr,
	sdramdqout => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout,
	sdramdqsout => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout,
	sdramdqoe => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe,
	ebibe => ww_stripe_inst_alpm_instance_acore_acore_aI_ebibe,
	ebidqout => ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout,
	ebiaddr => ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr,
	ebicsn => ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(0),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(1),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(2),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(0),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(1),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(2),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(3),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(4),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(5),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(6),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(7),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(8),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(9),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(10),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(11),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(12),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(13),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(14),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(15),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(16),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(17),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(18),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(19),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(20),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(21),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(22),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(23),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(0),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(1),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(2),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(3),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(4),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(5),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(6),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(7),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(8),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(9),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(10),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(11),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(12),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(13),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(14),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(15),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_auartrin_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTRIN,
	combout => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout);

stripe_inst_alpm_instance_acore_auartdcdn_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTDCDN,
	combout => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout);

stripe_inst_alpm_instance_adp2_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 16384,
	addrwidth => 14,
	width => 8,
	ramblock => 2)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp2_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp2_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp2_adpram_adataout);

stripe_inst_alpm_instance_adp0_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 16384,
	addrwidth => 14,
	width => 8,
	ramblock => 0)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp0_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp0_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp0_adpram_adataout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(3),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(24),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(25),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(26),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(27),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(28),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(29),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(30),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(31),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout);

stripe_inst_alpm_instance_acore_anreset_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore,
	oe => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => nRESET,
	combout => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout);

TriggerComplete_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_0,
	combout => TriggerComplete_0_acombout);

CLK2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK2p,
	combout => CLK2p_acombout);

inst_pll2x_aaltclklock_component_apll : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	effective_phase_shift => -1377,
	effective_clk0_delay => 46824,
	effective_clk1_delay => 21824,
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 2,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 1,
	lock_high => 5,
	invalid_lock_multiplier => 1,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing")
-- pragma translate_on
PORT MAP (
	clk => CLK2p_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1);

inst_ROC_aRST_state_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a4 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a4);

inst_ROC_aRST_state_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a5 = DFFE(!inst_ROC_aRST_state_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_ROC_aRST_state_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a5);

inst_ROC_aRST_state_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a6 = DFFE(inst_ROC_aRST_state_a6 # inst_ROC_aRST_state_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_state_a6,
	datad => inst_ROC_aRST_state_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a6);

inst_ROC_aRST_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_areg0 = DFFE(!inst_ROC_aRST_state_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_ROC_aRST_state_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_areg0);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_0_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_0_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd0_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync);

atwd0_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a14 = DFFE(atwd0_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a14);

atwd0_ainst_atwd_control_areduce_or_147_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_147_a1 = !atwd0_ainst_atwd_control_astate_a17 & !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a17,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_147_a1);

atwd0_ainst_atwd_control_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a8 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a8);

atwd0_ainst_atwd_control_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a14 = DFFE(!atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a14);

atwd0_ainst_atwd_control_aSelect_129_rtl_33_rtl_354_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_129_rtl_33_rtl_354_a1 = atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_readout_areadout_done_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_readout_areadout_done_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_129_rtl_33_rtl_354_a1);

atwd0_ainst_atwd_control_aadd_59_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a0 = !atwd0_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_59_a0COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a0,
	cout => atwd0_ainst_atwd_control_aadd_59_a0COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a0_a & (atwd0_ainst_atwd_control_areduce_or_244_a11 # atwd0_ainst_atwd_control_aadd_59_a0 & atwd0_ainst_atwd_control_astate_a9) # !atwd0_ainst_atwd_control_adigitize_cnt_a0_a & atwd0_ainst_atwd_control_aadd_59_a0 & atwd0_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	datab => atwd0_ainst_atwd_control_aadd_59_a0,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_59_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a1 = atwd0_ainst_atwd_control_adigitize_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_59_a0COUT
-- atwd0_ainst_atwd_control_aadd_59_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a0COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a1,
	cout => atwd0_ainst_atwd_control_aadd_59_a1COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a1 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a1_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aadd_59_a1,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_59_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a2 = atwd0_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_59_a1COUT
-- atwd0_ainst_atwd_control_aadd_59_a2COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_59_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a2,
	cout => atwd0_ainst_atwd_control_aadd_59_a2COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_aadd_59_a2 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a2_a) # !atwd0_ainst_atwd_control_aadd_59_a2 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_59_a2,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_59_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a3 = atwd0_ainst_atwd_control_adigitize_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_59_a2COUT
-- atwd0_ainst_atwd_control_aadd_59_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a2COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a3,
	cout => atwd0_ainst_atwd_control_aadd_59_a3COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a3_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a3) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_59_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a4 = atwd0_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_59_a3COUT
-- atwd0_ainst_atwd_control_aadd_59_a4COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_59_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a4,
	cout => atwd0_ainst_atwd_control_aadd_59_a4COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a4 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a4_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	datad => atwd0_ainst_atwd_control_aadd_59_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_59_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a5 = atwd0_ainst_atwd_control_adigitize_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_59_a4COUT
-- atwd0_ainst_atwd_control_aadd_59_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a4COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a5,
	cout => atwd0_ainst_atwd_control_aadd_59_a5COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a5 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a5_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	datad => atwd0_ainst_atwd_control_aadd_59_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_59_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a6 = atwd0_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_59_a5COUT
-- atwd0_ainst_atwd_control_aadd_59_a6COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_59_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a6,
	cout => atwd0_ainst_atwd_control_aadd_59_a6COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a6 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a6_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	datad => atwd0_ainst_atwd_control_aadd_59_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_59_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a7 = atwd0_ainst_atwd_control_adigitize_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_59_a6COUT
-- atwd0_ainst_atwd_control_aadd_59_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a6COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a7,
	cout => atwd0_ainst_atwd_control_aadd_59_a7COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_aadd_59_a7 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_adigitize_cnt_a7_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_aadd_59_a7 & atwd0_ainst_atwd_control_adigitize_cnt_a7_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_59_a7,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a7_a);

atwd0_ainst_atwd_control_areduce_nor_45_a185_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a185 = atwd0_ainst_atwd_control_adigitize_cnt_a7_a # atwd0_ainst_atwd_control_adigitize_cnt_a5_a # atwd0_ainst_atwd_control_adigitize_cnt_a6_a # atwd0_ainst_atwd_control_adigitize_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a185);

atwd0_ainst_atwd_control_areduce_nor_45_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a214 = atwd0_ainst_atwd_control_adigitize_cnt_a2_a # atwd0_ainst_atwd_control_adigitize_cnt_a0_a # atwd0_ainst_atwd_control_adigitize_cnt_a1_a # atwd0_ainst_atwd_control_adigitize_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a214);

atwd0_ainst_atwd_control_aadd_59_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a8 = atwd0_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_59_a7COUT
-- atwd0_ainst_atwd_control_aadd_59_a8COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_59_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a8,
	cout => atwd0_ainst_atwd_control_aadd_59_a8COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a8_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a8) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_59_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a9 = atwd0_ainst_atwd_control_adigitize_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_59_a8COUT
-- atwd0_ainst_atwd_control_aadd_59_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a8COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a9,
	cout => atwd0_ainst_atwd_control_aadd_59_a9COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a9_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a9) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_59_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a10 = atwd0_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_59_a9COUT
-- atwd0_ainst_atwd_control_aadd_59_a10COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_59_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a10,
	cout => atwd0_ainst_atwd_control_aadd_59_a10COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a10_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a10) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_59_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a11 = atwd0_ainst_atwd_control_adigitize_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_59_a10COUT
-- atwd0_ainst_atwd_control_aadd_59_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a10COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a11,
	cout => atwd0_ainst_atwd_control_aadd_59_a11COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a11_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a11) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_59_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a12 = atwd0_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_59_a11COUT
-- atwd0_ainst_atwd_control_aadd_59_a12COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_59_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a12,
	cout => atwd0_ainst_atwd_control_aadd_59_a12COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a12_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a12) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_59_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a13 = atwd0_ainst_atwd_control_adigitize_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_59_a12COUT
-- atwd0_ainst_atwd_control_aadd_59_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a12COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a13,
	cout => atwd0_ainst_atwd_control_aadd_59_a13COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a13_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a13) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_59_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a14 = atwd0_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_59_a13COUT
-- atwd0_ainst_atwd_control_aadd_59_a14COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_59_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a14,
	cout => atwd0_ainst_atwd_control_aadd_59_a14COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a14_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a14) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_59_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a15 = atwd0_ainst_atwd_control_adigitize_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_59_a14COUT
-- atwd0_ainst_atwd_control_aadd_59_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a14COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a15,
	cout => atwd0_ainst_atwd_control_aadd_59_a15COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a15_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a15) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a15_a);

atwd0_ainst_atwd_control_areduce_nor_45_a139_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a139 = atwd0_ainst_atwd_control_adigitize_cnt_a14_a # atwd0_ainst_atwd_control_adigitize_cnt_a12_a # atwd0_ainst_atwd_control_adigitize_cnt_a13_a # atwd0_ainst_atwd_control_adigitize_cnt_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a139);

atwd0_ainst_atwd_control_areduce_nor_45_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a160 = atwd0_ainst_atwd_control_adigitize_cnt_a8_a # atwd0_ainst_atwd_control_adigitize_cnt_a11_a # atwd0_ainst_atwd_control_adigitize_cnt_a10_a # !atwd0_ainst_atwd_control_adigitize_cnt_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a160);

atwd0_ainst_atwd_control_areduce_nor_45_a268_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a268 = atwd0_ainst_atwd_control_areduce_nor_45_a185 # atwd0_ainst_atwd_control_areduce_nor_45_a214 # atwd0_ainst_atwd_control_areduce_nor_45_a139 # atwd0_ainst_atwd_control_areduce_nor_45_a160

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_nor_45_a185,
	datab => atwd0_ainst_atwd_control_areduce_nor_45_a214,
	datac => atwd0_ainst_atwd_control_areduce_nor_45_a139,
	datad => atwd0_ainst_atwd_control_areduce_nor_45_a160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a268);

atwd0_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a15 = DFFE(atwd0_ainst_atwd_control_aSelect_129_rtl_33_rtl_354_a1 # atwd0_ainst_atwd_control_astate_a9 & !atwd0_ainst_atwd_control_areduce_nor_45_a263 & !atwd0_ainst_atwd_control_areduce_nor_45_a268, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAAE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_129_rtl_33_rtl_354_a1,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_nor_45_a263,
	datad => atwd0_ainst_atwd_control_areduce_nor_45_a268,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a15);

atwd0_ainst_atwd_control_areduce_or_150_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_150_a7 = !atwd0_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a13,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd0_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_150_a7);

atwd0_ainst_atwd_control_areduce_or_180_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_180_a0 = !atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_180_a0);

atwd0_ainst_atwd_control_areduce_or_180_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_180 = atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_180_a0 # !atwd0_ainst_atwd_control_areduce_or_150_a7

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_150_a7,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_180_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_180);

atwd0_ainst_atwd_control_aadd_43_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a0 = !atwd0_ainst_atwd_control_asettle_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_43_a0COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a0,
	cout => atwd0_ainst_atwd_control_aadd_43_a0COUT);

atwd0_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a0 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a0 & atwd0_ainst_atwd_control_asettle_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a0,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_43_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a1 = atwd0_ainst_atwd_control_asettle_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_43_a0COUT
-- atwd0_ainst_atwd_control_aadd_43_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a0COUT # !atwd0_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a1,
	cout => atwd0_ainst_atwd_control_aadd_43_a1COUT);

atwd0_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a1 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a1 & atwd0_ainst_atwd_control_asettle_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a1,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_43_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a2 = atwd0_ainst_atwd_control_asettle_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_43_a1COUT
-- atwd0_ainst_atwd_control_aadd_43_a2COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_43_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a2,
	cout => atwd0_ainst_atwd_control_aadd_43_a2COUT);

atwd0_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a2_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a2) # !atwd0_ainst_atwd_control_asettle_cnt_a2_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a2,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_43_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a3 = atwd0_ainst_atwd_control_asettle_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_43_a2COUT
-- atwd0_ainst_atwd_control_aadd_43_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a2COUT # !atwd0_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a3,
	cout => atwd0_ainst_atwd_control_aadd_43_a3COUT);

atwd0_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a3_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a3 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a3_a & atwd0_ainst_atwd_control_aadd_43_a3 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datab => atwd0_ainst_atwd_control_aadd_43_a3,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_43_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a4 = atwd0_ainst_atwd_control_asettle_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_43_a3COUT
-- atwd0_ainst_atwd_control_aadd_43_a4COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_43_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a4,
	cout => atwd0_ainst_atwd_control_aadd_43_a4COUT);

atwd0_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a4_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a4) # !atwd0_ainst_atwd_control_asettle_cnt_a4_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a4,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_43_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a5 = atwd0_ainst_atwd_control_asettle_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_43_a4COUT
-- atwd0_ainst_atwd_control_aadd_43_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a4COUT # !atwd0_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a5,
	cout => atwd0_ainst_atwd_control_aadd_43_a5COUT);

atwd0_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a5_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a5) # !atwd0_ainst_atwd_control_asettle_cnt_a5_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a5,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_43_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a6 = atwd0_ainst_atwd_control_asettle_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_43_a5COUT
-- atwd0_ainst_atwd_control_aadd_43_a6COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_43_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a6,
	cout => atwd0_ainst_atwd_control_aadd_43_a6COUT);

atwd0_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a6 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a6_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a6 & atwd0_ainst_atwd_control_asettle_cnt_a6_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a6,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	datac => atwd0_ainst_atwd_control_areduce_or_180,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_43_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a7 = atwd0_ainst_atwd_control_asettle_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_43_a6COUT
-- atwd0_ainst_atwd_control_aadd_43_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a6COUT # !atwd0_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a7,
	cout => atwd0_ainst_atwd_control_aadd_43_a7COUT);

atwd0_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a7 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a7_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a7 & atwd0_ainst_atwd_control_asettle_cnt_a7_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a7,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datac => atwd0_ainst_atwd_control_areduce_or_180,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a7_a);

atwd0_ainst_atwd_control_aadd_43_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a8 = atwd0_ainst_atwd_control_asettle_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_43_a7COUT
-- atwd0_ainst_atwd_control_aadd_43_a8COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_43_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a8,
	cout => atwd0_ainst_atwd_control_aadd_43_a8COUT);

atwd0_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a8_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a8) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_43_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_43_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a9 = atwd0_ainst_atwd_control_asettle_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_43_a8COUT
-- atwd0_ainst_atwd_control_aadd_43_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a8COUT # !atwd0_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a9,
	cout => atwd0_ainst_atwd_control_aadd_43_a9COUT);

atwd0_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a9_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a9) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_43_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_43_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a10 = atwd0_ainst_atwd_control_asettle_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_43_a9COUT
-- atwd0_ainst_atwd_control_aadd_43_a10COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_43_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a10,
	cout => atwd0_ainst_atwd_control_aadd_43_a10COUT);

atwd0_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a10_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a10) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_43_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_43_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a11 = atwd0_ainst_atwd_control_asettle_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_43_a10COUT
-- atwd0_ainst_atwd_control_aadd_43_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a10COUT # !atwd0_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a11,
	cout => atwd0_ainst_atwd_control_aadd_43_a11COUT);

atwd0_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a11_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a11) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_43_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_43_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a12 = atwd0_ainst_atwd_control_asettle_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_43_a11COUT
-- atwd0_ainst_atwd_control_aadd_43_a12COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_43_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a12,
	cout => atwd0_ainst_atwd_control_aadd_43_a12COUT);

atwd0_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a12_a # atwd0_ainst_atwd_control_aadd_43_a12 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_aadd_43_a12 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	datac => atwd0_ainst_atwd_control_aadd_43_a12,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_43_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a13 = atwd0_ainst_atwd_control_asettle_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_43_a12COUT
-- atwd0_ainst_atwd_control_aadd_43_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a12COUT # !atwd0_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a13,
	cout => atwd0_ainst_atwd_control_aadd_43_a13COUT);

atwd0_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a13_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a13) # !atwd0_ainst_atwd_control_asettle_cnt_a13_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a13,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_43_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a14 = atwd0_ainst_atwd_control_asettle_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_43_a13COUT
-- atwd0_ainst_atwd_control_aadd_43_a14COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_43_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a14,
	cout => atwd0_ainst_atwd_control_aadd_43_a14COUT);

atwd0_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a14_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a14) # !atwd0_ainst_atwd_control_asettle_cnt_a14_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a14,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_43_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a15 = atwd0_ainst_atwd_control_asettle_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_43_a14COUT
-- atwd0_ainst_atwd_control_aadd_43_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a14COUT # !atwd0_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a15,
	cout => atwd0_ainst_atwd_control_aadd_43_a15COUT);

atwd0_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a15_a # atwd0_ainst_atwd_control_aadd_43_a15 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_aadd_43_a15 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_aadd_43_a15,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a15_a);

atwd0_ainst_atwd_control_aadd_43_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a16 = atwd0_ainst_atwd_control_asettle_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_43_a15COUT
-- atwd0_ainst_atwd_control_aadd_43_a16COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_43_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a16,
	cout => atwd0_ainst_atwd_control_aadd_43_a16COUT);

atwd0_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a16_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a16) # !atwd0_ainst_atwd_control_asettle_cnt_a16_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a16,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_43_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a17 = atwd0_ainst_atwd_control_asettle_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_43_a16COUT
-- atwd0_ainst_atwd_control_aadd_43_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a16COUT # !atwd0_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a17,
	cout => atwd0_ainst_atwd_control_aadd_43_a17COUT);

atwd0_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a17_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a17) # !atwd0_ainst_atwd_control_asettle_cnt_a17_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a17,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_43_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a18 = atwd0_ainst_atwd_control_asettle_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_43_a17COUT
-- atwd0_ainst_atwd_control_aadd_43_a18COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_43_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a18,
	cout => atwd0_ainst_atwd_control_aadd_43_a18COUT);

atwd0_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a18_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a18) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	datad => atwd0_ainst_atwd_control_aadd_43_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_43_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a19 = atwd0_ainst_atwd_control_asettle_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_43_a18COUT
-- atwd0_ainst_atwd_control_aadd_43_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a18COUT # !atwd0_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a19,
	cout => atwd0_ainst_atwd_control_aadd_43_a19COUT);

atwd0_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a19_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a19) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datad => atwd0_ainst_atwd_control_aadd_43_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a19_a);

atwd0_ainst_atwd_control_areduce_nor_29_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a122 = atwd0_ainst_atwd_control_asettle_cnt_a16_a # atwd0_ainst_atwd_control_asettle_cnt_a19_a # atwd0_ainst_atwd_control_asettle_cnt_a18_a # atwd0_ainst_atwd_control_asettle_cnt_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a122);

atwd0_ainst_atwd_control_aadd_43_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a20 = atwd0_ainst_atwd_control_asettle_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_43_a19COUT
-- atwd0_ainst_atwd_control_aadd_43_a20COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_43_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a20,
	cout => atwd0_ainst_atwd_control_aadd_43_a20COUT);

atwd0_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_43_a20 # atwd0_ainst_atwd_control_asettle_cnt_a20_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a20_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	datac => atwd0_ainst_atwd_control_areduce_or_180,
	datad => atwd0_ainst_atwd_control_aadd_43_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_43_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a21 = atwd0_ainst_atwd_control_asettle_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_43_a20COUT
-- atwd0_ainst_atwd_control_aadd_43_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a20COUT # !atwd0_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a21,
	cout => atwd0_ainst_atwd_control_aadd_43_a21COUT);

atwd0_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a21_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a21) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	datad => atwd0_ainst_atwd_control_aadd_43_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_43_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a22 = atwd0_ainst_atwd_control_asettle_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_43_a21COUT
-- atwd0_ainst_atwd_control_aadd_43_a22COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_43_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a22,
	cout => atwd0_ainst_atwd_control_aadd_43_a22COUT);

atwd0_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_43_a22 # atwd0_ainst_atwd_control_asettle_cnt_a22_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a22_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_areduce_or_180,
	datad => atwd0_ainst_atwd_control_aadd_43_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_43_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a23 = atwd0_ainst_atwd_control_asettle_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_43_a22COUT
-- atwd0_ainst_atwd_control_aadd_43_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a22COUT # !atwd0_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a23,
	cout => atwd0_ainst_atwd_control_aadd_43_a23COUT);

atwd0_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a23_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a23) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	datad => atwd0_ainst_atwd_control_aadd_43_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a23_a);

atwd0_ainst_atwd_control_aadd_43_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a24 = atwd0_ainst_atwd_control_asettle_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_43_a23COUT
-- atwd0_ainst_atwd_control_aadd_43_a24COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_43_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a24,
	cout => atwd0_ainst_atwd_control_aadd_43_a24COUT);

atwd0_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a24_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a24) # !atwd0_ainst_atwd_control_asettle_cnt_a24_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a24,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_43_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a25 = atwd0_ainst_atwd_control_asettle_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_43_a24COUT
-- atwd0_ainst_atwd_control_aadd_43_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a24COUT # !atwd0_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a25,
	cout => atwd0_ainst_atwd_control_aadd_43_a25COUT);

atwd0_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a25_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a25) # !atwd0_ainst_atwd_control_asettle_cnt_a25_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a25,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_43_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a26 = atwd0_ainst_atwd_control_asettle_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_43_a25COUT
-- atwd0_ainst_atwd_control_aadd_43_a26COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_43_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a26,
	cout => atwd0_ainst_atwd_control_aadd_43_a26COUT);

atwd0_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_43_a26 # atwd0_ainst_atwd_control_asettle_cnt_a26_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a26_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_43_a26,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_43_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a27 = atwd0_ainst_atwd_control_asettle_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_43_a26COUT
-- atwd0_ainst_atwd_control_aadd_43_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a26COUT # !atwd0_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a27,
	cout => atwd0_ainst_atwd_control_aadd_43_a27COUT);

atwd0_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_43_a27 # atwd0_ainst_atwd_control_asettle_cnt_a27_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a27_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_43_a27,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a27_a);

atwd0_ainst_atwd_control_areduce_nor_29_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a100 = atwd0_ainst_atwd_control_asettle_cnt_a27_a # atwd0_ainst_atwd_control_asettle_cnt_a26_a # atwd0_ainst_atwd_control_asettle_cnt_a25_a # atwd0_ainst_atwd_control_asettle_cnt_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a100);

atwd0_ainst_atwd_control_aadd_43_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a28 = atwd0_ainst_atwd_control_asettle_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_43_a27COUT
-- atwd0_ainst_atwd_control_aadd_43_a28COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_43_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a28,
	cout => atwd0_ainst_atwd_control_aadd_43_a28COUT);

atwd0_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a28_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a28 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a28_a & atwd0_ainst_atwd_control_aadd_43_a28 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	datab => atwd0_ainst_atwd_control_aadd_43_a28,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_43_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a29 = atwd0_ainst_atwd_control_asettle_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_43_a28COUT
-- atwd0_ainst_atwd_control_aadd_43_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a28COUT # !atwd0_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a29,
	cout => atwd0_ainst_atwd_control_aadd_43_a29COUT);

atwd0_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_43_a29 # atwd0_ainst_atwd_control_asettle_cnt_a29_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a29_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_43_a29,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_43_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a30 = atwd0_ainst_atwd_control_asettle_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_43_a29COUT
-- atwd0_ainst_atwd_control_aadd_43_a30COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_43_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a30,
	cout => atwd0_ainst_atwd_control_aadd_43_a30COUT);

atwd0_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_43_a30 # atwd0_ainst_atwd_control_asettle_cnt_a30_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a30_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_43_a30,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_43_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a31 = atwd0_ainst_atwd_control_asettle_cnt_a31_a $ atwd0_ainst_atwd_control_aadd_43_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a31);

atwd0_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_43_a31 # atwd0_ainst_atwd_control_asettle_cnt_a31_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a31_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_43_a31,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a31_a);

atwd0_ainst_atwd_control_areduce_nor_29_a95_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a95 = atwd0_ainst_atwd_control_asettle_cnt_a28_a # atwd0_ainst_atwd_control_asettle_cnt_a31_a # atwd0_ainst_atwd_control_asettle_cnt_a30_a # atwd0_ainst_atwd_control_asettle_cnt_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a95);

atwd0_ainst_atwd_control_areduce_nor_29_a109_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a109 = atwd0_ainst_atwd_control_asettle_cnt_a21_a # atwd0_ainst_atwd_control_asettle_cnt_a22_a # atwd0_ainst_atwd_control_asettle_cnt_a23_a # atwd0_ainst_atwd_control_asettle_cnt_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a109);

atwd0_ainst_atwd_control_areduce_nor_29_a263_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a263 = atwd0_ainst_atwd_control_areduce_nor_29_a122 # atwd0_ainst_atwd_control_areduce_nor_29_a100 # atwd0_ainst_atwd_control_areduce_nor_29_a95 # atwd0_ainst_atwd_control_areduce_nor_29_a109

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_nor_29_a122,
	datab => atwd0_ainst_atwd_control_areduce_nor_29_a100,
	datac => atwd0_ainst_atwd_control_areduce_nor_29_a95,
	datad => atwd0_ainst_atwd_control_areduce_nor_29_a109,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a263);

atwd0_ainst_atwd_control_areduce_nor_29_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a160 = atwd0_ainst_atwd_control_asettle_cnt_a11_a # atwd0_ainst_atwd_control_asettle_cnt_a9_a # atwd0_ainst_atwd_control_asettle_cnt_a10_a # atwd0_ainst_atwd_control_asettle_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a160);

atwd0_ainst_atwd_control_areduce_nor_29_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a214 = atwd0_ainst_atwd_control_asettle_cnt_a2_a # atwd0_ainst_atwd_control_asettle_cnt_a0_a # atwd0_ainst_atwd_control_asettle_cnt_a3_a # atwd0_ainst_atwd_control_asettle_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a214);

atwd0_ainst_atwd_control_areduce_nor_29_a139_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a139 = atwd0_ainst_atwd_control_asettle_cnt_a13_a # atwd0_ainst_atwd_control_asettle_cnt_a15_a # atwd0_ainst_atwd_control_asettle_cnt_a14_a # atwd0_ainst_atwd_control_asettle_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a139);

atwd0_ainst_atwd_control_areduce_nor_29_a185_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a185 = atwd0_ainst_atwd_control_asettle_cnt_a5_a # atwd0_ainst_atwd_control_asettle_cnt_a6_a # atwd0_ainst_atwd_control_asettle_cnt_a4_a # !atwd0_ainst_atwd_control_asettle_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a185);

atwd0_ainst_atwd_control_areduce_nor_29_a268_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a268 = atwd0_ainst_atwd_control_areduce_nor_29_a160 # atwd0_ainst_atwd_control_areduce_nor_29_a214 # atwd0_ainst_atwd_control_areduce_nor_29_a139 # atwd0_ainst_atwd_control_areduce_nor_29_a185

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_nor_29_a160,
	datab => atwd0_ainst_atwd_control_areduce_nor_29_a214,
	datac => atwd0_ainst_atwd_control_areduce_nor_29_a139,
	datad => atwd0_ainst_atwd_control_areduce_nor_29_a185,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a268);

atwd0_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a18 = DFFE(atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_areduce_nor_29_a263 # atwd0_ainst_atwd_control_areduce_nor_29_a268), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_nor_29_a263,
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_areduce_nor_29_a268,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a18);

atwd0_ainst_atwd_control_areduce_or_147_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_147_a0 = !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_control_astate_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a14,
	datab => atwd0_ainst_atwd_control_astate_a13,
	datac => atwd0_ainst_atwd_control_astate_a19,
	datad => atwd0_ainst_atwd_control_astate_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_147_a0);

atwd0_ainst_atwd_control_areduce_or_156_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_156_a0 = !atwd0_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_156_a0);

atwd0_ainst_atwd_control_areduce_or_244_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_244_a11 = !atwd0_ainst_atwd_control_areduce_or_156_a0 # !atwd0_ainst_atwd_control_astate_a8 # !atwd0_ainst_atwd_control_areduce_or_147_a0 # !atwd0_ainst_atwd_control_areduce_or_147_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_147_a1,
	datab => atwd0_ainst_atwd_control_areduce_or_147_a0,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_244_a11);

atwd0_ainst_atwd_control_aadd_59_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a16 = atwd0_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_59_a15COUT
-- atwd0_ainst_atwd_control_aadd_59_a16COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_59_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a16,
	cout => atwd0_ainst_atwd_control_aadd_59_a16COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a16_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a16) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_59_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a17 = atwd0_ainst_atwd_control_adigitize_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_59_a16COUT
-- atwd0_ainst_atwd_control_aadd_59_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a16COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a17,
	cout => atwd0_ainst_atwd_control_aadd_59_a17COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a17_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a17) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_59_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a18 = atwd0_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_59_a17COUT
-- atwd0_ainst_atwd_control_aadd_59_a18COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_59_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a18,
	cout => atwd0_ainst_atwd_control_aadd_59_a18COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a18_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a18) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_59_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a19 = atwd0_ainst_atwd_control_adigitize_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_59_a18COUT
-- atwd0_ainst_atwd_control_aadd_59_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a18COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a19,
	cout => atwd0_ainst_atwd_control_aadd_59_a19COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a19_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a19) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a19_a);

atwd0_ainst_atwd_control_areduce_nor_45_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a122 = atwd0_ainst_atwd_control_adigitize_cnt_a18_a # atwd0_ainst_atwd_control_adigitize_cnt_a17_a # atwd0_ainst_atwd_control_adigitize_cnt_a19_a # atwd0_ainst_atwd_control_adigitize_cnt_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a122);

atwd0_ainst_atwd_control_aadd_59_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a20 = atwd0_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_59_a19COUT
-- atwd0_ainst_atwd_control_aadd_59_a20COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_59_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a20,
	cout => atwd0_ainst_atwd_control_aadd_59_a20COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a20_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a20) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_59_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a21 = atwd0_ainst_atwd_control_adigitize_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_59_a20COUT
-- atwd0_ainst_atwd_control_aadd_59_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a20COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a21,
	cout => atwd0_ainst_atwd_control_aadd_59_a21COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a21_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a21) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_59_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a22 = atwd0_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_59_a21COUT
-- atwd0_ainst_atwd_control_aadd_59_a22COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_59_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a22,
	cout => atwd0_ainst_atwd_control_aadd_59_a22COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a22_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a22) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_59_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a23 = atwd0_ainst_atwd_control_adigitize_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_59_a22COUT
-- atwd0_ainst_atwd_control_aadd_59_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a22COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a23,
	cout => atwd0_ainst_atwd_control_aadd_59_a23COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a23_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a23) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a23_a);

atwd0_ainst_atwd_control_aadd_59_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a24 = atwd0_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_59_a23COUT
-- atwd0_ainst_atwd_control_aadd_59_a24COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_59_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a24,
	cout => atwd0_ainst_atwd_control_aadd_59_a24COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & (atwd0_ainst_atwd_control_areduce_or_244_a11 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a24) # !atwd0_ainst_atwd_control_adigitize_cnt_a24_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_59_a24,
	datad => atwd0_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_59_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a25 = atwd0_ainst_atwd_control_adigitize_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_59_a24COUT
-- atwd0_ainst_atwd_control_aadd_59_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a24COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a25,
	cout => atwd0_ainst_atwd_control_aadd_59_a25COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a25_a & (atwd0_ainst_atwd_control_areduce_or_244_a11 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a25) # !atwd0_ainst_atwd_control_adigitize_cnt_a25_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_59_a25,
	datad => atwd0_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_59_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a26 = atwd0_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_59_a25COUT
-- atwd0_ainst_atwd_control_aadd_59_a26COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_59_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a26,
	cout => atwd0_ainst_atwd_control_aadd_59_a26COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a26 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a26_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd0_ainst_atwd_control_aadd_59_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_59_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a27 = atwd0_ainst_atwd_control_adigitize_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_59_a26COUT
-- atwd0_ainst_atwd_control_aadd_59_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a26COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a27,
	cout => atwd0_ainst_atwd_control_aadd_59_a27COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a27 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a27_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	datad => atwd0_ainst_atwd_control_aadd_59_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a27_a);

atwd0_ainst_atwd_control_aadd_59_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a28 = atwd0_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_59_a27COUT
-- atwd0_ainst_atwd_control_aadd_59_a28COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_59_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a28,
	cout => atwd0_ainst_atwd_control_aadd_59_a28COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a28 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a28_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	datad => atwd0_ainst_atwd_control_aadd_59_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_59_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a29 = atwd0_ainst_atwd_control_adigitize_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_59_a28COUT
-- atwd0_ainst_atwd_control_aadd_59_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a28COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a29,
	cout => atwd0_ainst_atwd_control_aadd_59_a29COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a29 # atwd0_ainst_atwd_control_adigitize_cnt_a29_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a29_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_59_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a30 = atwd0_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_59_a29COUT
-- atwd0_ainst_atwd_control_aadd_59_a30COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_59_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a30,
	cout => atwd0_ainst_atwd_control_aadd_59_a30COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a30_a & (atwd0_ainst_atwd_control_areduce_or_244_a11 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a30) # !atwd0_ainst_atwd_control_adigitize_cnt_a30_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_59_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a31 = atwd0_ainst_atwd_control_adigitize_cnt_a31_a $ atwd0_ainst_atwd_control_aadd_59_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a31);

atwd0_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a31_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a31) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_aadd_59_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a31_a);

atwd0_ainst_atwd_control_areduce_nor_45_a95_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a95 = atwd0_ainst_atwd_control_adigitize_cnt_a30_a # atwd0_ainst_atwd_control_adigitize_cnt_a29_a # atwd0_ainst_atwd_control_adigitize_cnt_a31_a # atwd0_ainst_atwd_control_adigitize_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a95);

atwd0_ainst_atwd_control_areduce_nor_45_a109_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a109 = atwd0_ainst_atwd_control_adigitize_cnt_a20_a # atwd0_ainst_atwd_control_adigitize_cnt_a22_a # atwd0_ainst_atwd_control_adigitize_cnt_a21_a # atwd0_ainst_atwd_control_adigitize_cnt_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a109);

atwd0_ainst_atwd_control_areduce_nor_45_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a100 = atwd0_ainst_atwd_control_adigitize_cnt_a24_a # atwd0_ainst_atwd_control_adigitize_cnt_a27_a # atwd0_ainst_atwd_control_adigitize_cnt_a25_a # atwd0_ainst_atwd_control_adigitize_cnt_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a100);

atwd0_ainst_atwd_control_areduce_nor_45_a263_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a263 = atwd0_ainst_atwd_control_areduce_nor_45_a122 # atwd0_ainst_atwd_control_areduce_nor_45_a95 # atwd0_ainst_atwd_control_areduce_nor_45_a109 # atwd0_ainst_atwd_control_areduce_nor_45_a100

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_nor_45_a122,
	datab => atwd0_ainst_atwd_control_areduce_nor_45_a95,
	datac => atwd0_ainst_atwd_control_areduce_nor_45_a109,
	datad => atwd0_ainst_atwd_control_areduce_nor_45_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a263);

atwd0_ainst_atwd_control_areduce_nor_45_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45 = atwd0_ainst_atwd_control_areduce_nor_45_a263 # atwd0_ainst_atwd_control_areduce_nor_45_a268

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_areduce_nor_45_a263,
	datad => atwd0_ainst_atwd_control_areduce_nor_45_a268,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45);

atwd0_ainst_atwd_control_areduce_nor_29_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29 = atwd0_ainst_atwd_control_areduce_nor_29_a263 # atwd0_ainst_atwd_control_areduce_nor_29_a268

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_areduce_nor_29_a263,
	datad => atwd0_ainst_atwd_control_areduce_nor_29_a268,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29);

atwd0_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a9 = DFFE(atwd0_ainst_atwd_control_areduce_nor_45 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_areduce_nor_29) # !atwd0_ainst_atwd_control_areduce_nor_45 & atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_areduce_nor_29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_nor_45,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_nor_29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a9);

atwd0_ainst_atwd_control_areduce_or_168_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_168 = atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_147_a0 # !atwd0_ainst_atwd_control_areduce_or_147_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_147_a1,
	datad => atwd0_ainst_atwd_control_areduce_or_147_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_168);

atwd0_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astart_readout_areg0 & atwd0_ainst_atwd_control_areduce_or_168, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astart_readout_areg0,
	datab => atwd0_ainst_atwd_control_areduce_or_168,
	datac => atwd0_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astart_readout_areg0);

atwd0_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a8 = DFFE(!atwd0_ainst_atwd_readout_astate_a14 & (atwd0_ainst_atwd_readout_astate_a8 # atwd0_ainst_atwd_control_astart_readout_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3330",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a14,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_control_astart_readout_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a8);

atwd0_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_arst_divide = DFFE(atwd0_ainst_atwd_readout_arst_divide & (atwd0_ainst_atwd_readout_astate_a12 # !atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20) # !atwd0_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3BB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_arst_divide,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	datad => atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_arst_divide);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a = DFFE(!atwd0_ainst_atwd_readout_arst_divide & atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_acounter_cell_a0_a_aCOUT $ atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a,
	cin => atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a);

atwd0_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a11 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_astate_a11 & atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datac => atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a11);

atwd0_ainst_atwd_readout_areduce_or_143_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_143_a10 = atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a14 # atwd0_ainst_atwd_readout_astate_a13 # atwd0_ainst_atwd_readout_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a9,
	datab => atwd0_ainst_atwd_readout_astate_a14,
	datac => atwd0_ainst_atwd_readout_astate_a13,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_143_a10);

atwd0_ainst_atwd_readout_aadd_28_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a0 = !atwd0_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_28_a0COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a0,
	cout => atwd0_ainst_atwd_readout_aadd_28_a0COUT);

atwd0_ainst_atwd_readout_aadd_28_rtl_941_a126_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_rtl_941_a126 = atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_rtl_941_a126);

atwd0_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_aadd_28_rtl_941_a126 # atwd0_ainst_atwd_readout_areadout_cnt_a0_a & (atwd0_ainst_atwd_readout_areduce_or_143_a10 # atwd0_ainst_atwd_readout_astate_a12), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	datad => atwd0_ainst_atwd_readout_aadd_28_rtl_941_a126,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a0_a);

atwd0_ainst_atwd_readout_aadd_28_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a1 = atwd0_ainst_atwd_readout_areadout_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_28_a0COUT
-- atwd0_ainst_atwd_readout_aadd_28_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a0COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a1,
	cout => atwd0_ainst_atwd_readout_aadd_28_a1COUT);

atwd0_ainst_atwd_readout_aadd_28_rtl_941_a123_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_rtl_941_a123 = atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_rtl_941_a123);

atwd0_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_aadd_28_rtl_941_a123 # atwd0_ainst_atwd_readout_areadout_cnt_a1_a & (atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_areduce_or_143_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a12,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_rtl_941_a123,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a1_a);

atwd0_ainst_atwd_readout_areduce_or_143_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_143_a2 = !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a13,
	datad => atwd0_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_143_a2);

atwd0_ainst_atwd_readout_areduce_or_143_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_143 = atwd0_ainst_atwd_readout_astate_a11 # atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a12 # !atwd0_ainst_atwd_readout_areduce_or_143_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143_a2,
	datab => atwd0_ainst_atwd_readout_astate_a11,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	datad => atwd0_ainst_atwd_readout_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_143);

atwd0_ainst_atwd_readout_aadd_28_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a2 = atwd0_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_28_a1COUT
-- atwd0_ainst_atwd_readout_aadd_28_a2COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_28_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a2,
	cout => atwd0_ainst_atwd_readout_aadd_28_a2COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_aadd_28_a2 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_areadout_cnt_a2_a) # !atwd0_ainst_atwd_readout_aadd_28_a2 & atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_areadout_cnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_28_a2,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a2_a);

atwd0_ainst_atwd_readout_aadd_28_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a3 = atwd0_ainst_atwd_readout_areadout_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_28_a2COUT
-- atwd0_ainst_atwd_readout_aadd_28_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a2COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a3,
	cout => atwd0_ainst_atwd_readout_aadd_28_a3COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a3_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a3) # !atwd0_ainst_atwd_readout_areadout_cnt_a3_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a3_a);

atwd0_ainst_atwd_readout_areduce_nor_32_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a214 = atwd0_ainst_atwd_readout_areadout_cnt_a1_a # atwd0_ainst_atwd_readout_areadout_cnt_a0_a # atwd0_ainst_atwd_readout_areadout_cnt_a3_a # atwd0_ainst_atwd_readout_areadout_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a214);

atwd0_ainst_atwd_readout_aadd_28_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a4 = atwd0_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_28_a3COUT
-- atwd0_ainst_atwd_readout_aadd_28_a4COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_28_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a4,
	cout => atwd0_ainst_atwd_readout_aadd_28_a4COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a4_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a4) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a4_a);

atwd0_ainst_atwd_readout_aadd_28_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a5 = atwd0_ainst_atwd_readout_areadout_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_28_a4COUT
-- atwd0_ainst_atwd_readout_aadd_28_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a4COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a5,
	cout => atwd0_ainst_atwd_readout_aadd_28_a5COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a5_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a5) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a5_a);

atwd0_ainst_atwd_readout_aadd_28_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a6 = atwd0_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_28_a5COUT
-- atwd0_ainst_atwd_readout_aadd_28_a6COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_28_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a6,
	cout => atwd0_ainst_atwd_readout_aadd_28_a6COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a6 # atwd0_ainst_atwd_readout_areadout_cnt_a6_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a6_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	datac => atwd0_ainst_atwd_readout_aadd_28_a6,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a6_a);

atwd0_ainst_atwd_readout_aadd_28_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a7 = atwd0_ainst_atwd_readout_areadout_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_28_a6COUT
-- atwd0_ainst_atwd_readout_aadd_28_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a6COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a7,
	cout => atwd0_ainst_atwd_readout_aadd_28_a7COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a7_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a7) # !atwd0_ainst_atwd_readout_areadout_cnt_a7_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_28_a7,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a7_a);

atwd0_ainst_atwd_readout_aadd_28_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a8 = atwd0_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd0_ainst_atwd_readout_aadd_28_a7COUT
-- atwd0_ainst_atwd_readout_aadd_28_a8COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a8_a & !atwd0_ainst_atwd_readout_aadd_28_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a8,
	cout => atwd0_ainst_atwd_readout_aadd_28_a8COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a8_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a8) # !atwd0_ainst_atwd_readout_areadout_cnt_a8_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_143,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a8_a);

atwd0_ainst_atwd_readout_aadd_28_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a9 = atwd0_ainst_atwd_readout_areadout_cnt_a9_a $ atwd0_ainst_atwd_readout_aadd_28_a8COUT
-- atwd0_ainst_atwd_readout_aadd_28_a9COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a8COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a9,
	cout => atwd0_ainst_atwd_readout_aadd_28_a9COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a9_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a9) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a9_a);

atwd0_ainst_atwd_readout_aadd_28_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a10 = atwd0_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd0_ainst_atwd_readout_aadd_28_a9COUT
-- atwd0_ainst_atwd_readout_aadd_28_a10COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a10_a & !atwd0_ainst_atwd_readout_aadd_28_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a10,
	cout => atwd0_ainst_atwd_readout_aadd_28_a10COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a10_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a10) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a10_a);

atwd0_ainst_atwd_readout_aadd_28_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a11 = atwd0_ainst_atwd_readout_areadout_cnt_a11_a $ atwd0_ainst_atwd_readout_aadd_28_a10COUT
-- atwd0_ainst_atwd_readout_aadd_28_a11COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a10COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a11,
	cout => atwd0_ainst_atwd_readout_aadd_28_a11COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a11_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a11) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a11_a);

atwd0_ainst_atwd_readout_aadd_28_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a12 = atwd0_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd0_ainst_atwd_readout_aadd_28_a11COUT
-- atwd0_ainst_atwd_readout_aadd_28_a12COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a12_a & !atwd0_ainst_atwd_readout_aadd_28_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a12,
	cout => atwd0_ainst_atwd_readout_aadd_28_a12COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a12_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a12) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a12_a);

atwd0_ainst_atwd_readout_aadd_28_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a13 = atwd0_ainst_atwd_readout_areadout_cnt_a13_a $ atwd0_ainst_atwd_readout_aadd_28_a12COUT
-- atwd0_ainst_atwd_readout_aadd_28_a13COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a12COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a13,
	cout => atwd0_ainst_atwd_readout_aadd_28_a13COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a13_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a13) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a13_a);

atwd0_ainst_atwd_readout_aadd_28_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a14 = atwd0_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd0_ainst_atwd_readout_aadd_28_a13COUT
-- atwd0_ainst_atwd_readout_aadd_28_a14COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a14_a & !atwd0_ainst_atwd_readout_aadd_28_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a14,
	cout => atwd0_ainst_atwd_readout_aadd_28_a14COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a14_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a14) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a14_a);

atwd0_ainst_atwd_readout_aadd_28_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a15 = atwd0_ainst_atwd_readout_areadout_cnt_a15_a $ atwd0_ainst_atwd_readout_aadd_28_a14COUT
-- atwd0_ainst_atwd_readout_aadd_28_a15COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a14COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a15,
	cout => atwd0_ainst_atwd_readout_aadd_28_a15COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a15_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a15) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a15_a);

atwd0_ainst_atwd_readout_areduce_nor_32_a139_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a139 = atwd0_ainst_atwd_readout_areadout_cnt_a13_a # atwd0_ainst_atwd_readout_areadout_cnt_a15_a # atwd0_ainst_atwd_readout_areadout_cnt_a12_a # atwd0_ainst_atwd_readout_areadout_cnt_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a139);

atwd0_ainst_atwd_readout_areduce_nor_32_a185_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a185 = atwd0_ainst_atwd_readout_areadout_cnt_a5_a # atwd0_ainst_atwd_readout_areadout_cnt_a4_a # atwd0_ainst_atwd_readout_areadout_cnt_a6_a # !atwd0_ainst_atwd_readout_areadout_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a185);

atwd0_ainst_atwd_readout_areduce_nor_32_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a160 = atwd0_ainst_atwd_readout_areadout_cnt_a11_a # atwd0_ainst_atwd_readout_areadout_cnt_a8_a # atwd0_ainst_atwd_readout_areadout_cnt_a10_a # atwd0_ainst_atwd_readout_areadout_cnt_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a160);

atwd0_ainst_atwd_readout_areduce_nor_32_a268_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a268 = atwd0_ainst_atwd_readout_areduce_nor_32_a214 # atwd0_ainst_atwd_readout_areduce_nor_32_a139 # atwd0_ainst_atwd_readout_areduce_nor_32_a185 # atwd0_ainst_atwd_readout_areduce_nor_32_a160

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_nor_32_a214,
	datab => atwd0_ainst_atwd_readout_areduce_nor_32_a139,
	datac => atwd0_ainst_atwd_readout_areduce_nor_32_a185,
	datad => atwd0_ainst_atwd_readout_areduce_nor_32_a160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a268);

atwd0_ainst_atwd_readout_aSelect_58_rtl_20_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_58_rtl_20_a4 = atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a11 & (atwd0_ainst_atwd_readout_areduce_nor_32_a263 # atwd0_ainst_atwd_readout_areduce_nor_32_a268)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datab => atwd0_ainst_atwd_readout_areduce_nor_32_a263,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	datad => atwd0_ainst_atwd_readout_areduce_nor_32_a268,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_58_rtl_20_a4);

atwd0_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a9 = DFFE(atwd0_ainst_atwd_control_astart_readout_areg0 & (!atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_aSelect_58_rtl_20_a4 # !atwd0_ainst_atwd_readout_astate_a8) # !atwd0_ainst_atwd_control_astart_readout_areg0 & !atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_aSelect_58_rtl_20_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astart_readout_areg0,
	datab => atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_aSelect_58_rtl_20_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a9);

atwd0_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a10 = DFFE(atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a10);

atwd0_ainst_atwd_readout_aadd_28_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a16 = atwd0_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd0_ainst_atwd_readout_aadd_28_a15COUT
-- atwd0_ainst_atwd_readout_aadd_28_a16COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a16_a & !atwd0_ainst_atwd_readout_aadd_28_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a16,
	cout => atwd0_ainst_atwd_readout_aadd_28_a16COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd0_ainst_atwd_readout_aadd_28_a16 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areadout_cnt_a16_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_aadd_28_a16 & atwd0_ainst_atwd_readout_areadout_cnt_a16_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_28_a16,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a16_a);

atwd0_ainst_atwd_readout_aadd_28_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a17 = atwd0_ainst_atwd_readout_areadout_cnt_a17_a $ atwd0_ainst_atwd_readout_aadd_28_a16COUT
-- atwd0_ainst_atwd_readout_aadd_28_a17COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a16COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a17,
	cout => atwd0_ainst_atwd_readout_aadd_28_a17COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a17_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a17) # !atwd0_ainst_atwd_readout_areadout_cnt_a17_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a17_a);

atwd0_ainst_atwd_readout_aadd_28_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a18 = atwd0_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd0_ainst_atwd_readout_aadd_28_a17COUT
-- atwd0_ainst_atwd_readout_aadd_28_a18COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a18_a & !atwd0_ainst_atwd_readout_aadd_28_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a18,
	cout => atwd0_ainst_atwd_readout_aadd_28_a18COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a18_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a18) # !atwd0_ainst_atwd_readout_areadout_cnt_a18_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_28_a18,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a18_a);

atwd0_ainst_atwd_readout_aadd_28_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a19 = atwd0_ainst_atwd_readout_areadout_cnt_a19_a $ atwd0_ainst_atwd_readout_aadd_28_a18COUT
-- atwd0_ainst_atwd_readout_aadd_28_a19COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a18COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a19,
	cout => atwd0_ainst_atwd_readout_aadd_28_a19COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a19_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a19) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a19_a);

atwd0_ainst_atwd_readout_aadd_28_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a20 = atwd0_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd0_ainst_atwd_readout_aadd_28_a19COUT
-- atwd0_ainst_atwd_readout_aadd_28_a20COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a20_a & !atwd0_ainst_atwd_readout_aadd_28_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a20,
	cout => atwd0_ainst_atwd_readout_aadd_28_a20COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a20_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a20) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a20_a);

atwd0_ainst_atwd_readout_aadd_28_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a21 = atwd0_ainst_atwd_readout_areadout_cnt_a21_a $ atwd0_ainst_atwd_readout_aadd_28_a20COUT
-- atwd0_ainst_atwd_readout_aadd_28_a21COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a20COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a21,
	cout => atwd0_ainst_atwd_readout_aadd_28_a21COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a21_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a21) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a21_a);

atwd0_ainst_atwd_readout_aadd_28_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a22 = atwd0_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd0_ainst_atwd_readout_aadd_28_a21COUT
-- atwd0_ainst_atwd_readout_aadd_28_a22COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a22_a & !atwd0_ainst_atwd_readout_aadd_28_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a22,
	cout => atwd0_ainst_atwd_readout_aadd_28_a22COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a22_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a22) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a22_a);

atwd0_ainst_atwd_readout_aadd_28_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a23 = atwd0_ainst_atwd_readout_areadout_cnt_a23_a $ atwd0_ainst_atwd_readout_aadd_28_a22COUT
-- atwd0_ainst_atwd_readout_aadd_28_a23COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a22COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a23,
	cout => atwd0_ainst_atwd_readout_aadd_28_a23COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a23_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a23) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a23_a);

atwd0_ainst_atwd_readout_aadd_28_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a24 = atwd0_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd0_ainst_atwd_readout_aadd_28_a23COUT
-- atwd0_ainst_atwd_readout_aadd_28_a24COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & !atwd0_ainst_atwd_readout_aadd_28_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a24,
	cout => atwd0_ainst_atwd_readout_aadd_28_a24COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a24) # !atwd0_ainst_atwd_readout_areadout_cnt_a24_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_28_a24,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a24_a);

atwd0_ainst_atwd_readout_aadd_28_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a25 = atwd0_ainst_atwd_readout_areadout_cnt_a25_a $ atwd0_ainst_atwd_readout_aadd_28_a24COUT
-- atwd0_ainst_atwd_readout_aadd_28_a25COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a24COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a25,
	cout => atwd0_ainst_atwd_readout_aadd_28_a25COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a25_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a25) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a25,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a25_a);

atwd0_ainst_atwd_readout_aadd_28_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a26 = atwd0_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd0_ainst_atwd_readout_aadd_28_a25COUT
-- atwd0_ainst_atwd_readout_aadd_28_a26COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a26_a & !atwd0_ainst_atwd_readout_aadd_28_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a26,
	cout => atwd0_ainst_atwd_readout_aadd_28_a26COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a26 # atwd0_ainst_atwd_readout_areadout_cnt_a26_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a26_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a26_a);

atwd0_ainst_atwd_readout_aadd_28_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a27 = atwd0_ainst_atwd_readout_areadout_cnt_a27_a $ atwd0_ainst_atwd_readout_aadd_28_a26COUT
-- atwd0_ainst_atwd_readout_aadd_28_a27COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a26COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a27,
	cout => atwd0_ainst_atwd_readout_aadd_28_a27COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a27_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a27) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd0_ainst_atwd_readout_aadd_28_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a27_a);

atwd0_ainst_atwd_readout_areduce_nor_32_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a100 = atwd0_ainst_atwd_readout_areadout_cnt_a24_a # atwd0_ainst_atwd_readout_areadout_cnt_a26_a # atwd0_ainst_atwd_readout_areadout_cnt_a25_a # atwd0_ainst_atwd_readout_areadout_cnt_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a100);

atwd0_ainst_atwd_readout_areduce_nor_32_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a122 = atwd0_ainst_atwd_readout_areadout_cnt_a18_a # atwd0_ainst_atwd_readout_areadout_cnt_a19_a # atwd0_ainst_atwd_readout_areadout_cnt_a17_a # atwd0_ainst_atwd_readout_areadout_cnt_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a122);

atwd0_ainst_atwd_readout_aadd_28_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a28 = atwd0_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd0_ainst_atwd_readout_aadd_28_a27COUT
-- atwd0_ainst_atwd_readout_aadd_28_a28COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a28_a & !atwd0_ainst_atwd_readout_aadd_28_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a28,
	cout => atwd0_ainst_atwd_readout_aadd_28_a28COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a28_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a28) # !atwd0_ainst_atwd_readout_areadout_cnt_a28_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_143,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a28_a);

atwd0_ainst_atwd_readout_aadd_28_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a29 = atwd0_ainst_atwd_readout_areadout_cnt_a29_a $ atwd0_ainst_atwd_readout_aadd_28_a28COUT
-- atwd0_ainst_atwd_readout_aadd_28_a29COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a28COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a29,
	cout => atwd0_ainst_atwd_readout_aadd_28_a29COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a29_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a29) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datad => atwd0_ainst_atwd_readout_aadd_28_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a29_a);

atwd0_ainst_atwd_readout_aadd_28_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a30 = atwd0_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd0_ainst_atwd_readout_aadd_28_a29COUT
-- atwd0_ainst_atwd_readout_aadd_28_a30COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a30_a & !atwd0_ainst_atwd_readout_aadd_28_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a30,
	cout => atwd0_ainst_atwd_readout_aadd_28_a30COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a30_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a30) # !atwd0_ainst_atwd_readout_areadout_cnt_a30_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_143,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a30_a);

atwd0_ainst_atwd_readout_aadd_28_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a31 = atwd0_ainst_atwd_readout_areadout_cnt_a31_a $ atwd0_ainst_atwd_readout_aadd_28_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a31);

atwd0_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a31_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a31) # !atwd0_ainst_atwd_readout_areadout_cnt_a31_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_143,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a31_a);

atwd0_ainst_atwd_readout_areduce_nor_32_a95_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a95 = atwd0_ainst_atwd_readout_areadout_cnt_a29_a # atwd0_ainst_atwd_readout_areadout_cnt_a30_a # atwd0_ainst_atwd_readout_areadout_cnt_a31_a # atwd0_ainst_atwd_readout_areadout_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a95);

atwd0_ainst_atwd_readout_areduce_nor_32_a109_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a109 = atwd0_ainst_atwd_readout_areadout_cnt_a20_a # atwd0_ainst_atwd_readout_areadout_cnt_a21_a # atwd0_ainst_atwd_readout_areadout_cnt_a22_a # atwd0_ainst_atwd_readout_areadout_cnt_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a109);

atwd0_ainst_atwd_readout_areduce_nor_32_a263_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a263 = atwd0_ainst_atwd_readout_areduce_nor_32_a100 # atwd0_ainst_atwd_readout_areduce_nor_32_a122 # atwd0_ainst_atwd_readout_areduce_nor_32_a95 # atwd0_ainst_atwd_readout_areduce_nor_32_a109

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_nor_32_a100,
	datab => atwd0_ainst_atwd_readout_areduce_nor_32_a122,
	datac => atwd0_ainst_atwd_readout_areduce_nor_32_a95,
	datad => atwd0_ainst_atwd_readout_areduce_nor_32_a109,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a263);

atwd0_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a12 = DFFE(!atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a & !atwd0_ainst_atwd_readout_areduce_nor_32_a263 & atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_areduce_nor_32_a268, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_adivide_cnt_rtl_377_awysi_counter_asload_path_a1_a,
	datab => atwd0_ainst_atwd_readout_areduce_nor_32_a263,
	datac => atwd0_ainst_atwd_readout_astate_a11,
	datad => atwd0_ainst_atwd_readout_areduce_nor_32_a268,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a12);

atwd0_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a13 = DFFE(atwd0_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a13);

atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20 = !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a14 & !atwd0_ainst_atwd_readout_astate_a10 & !atwd0_ainst_atwd_readout_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a13,
	datab => atwd0_ainst_atwd_readout_astate_a14,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20);

atwd0_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_areadout_done_areg0 & (atwd0_ainst_atwd_readout_astate_a9 # !atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20,
	datab => atwd0_ainst_atwd_readout_areadout_done_areg0,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	datad => atwd0_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_done_areg0);

atwd0_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a16 = DFFE(atwd0_ainst_atwd_readout_areadout_done_areg0 & atwd0_ainst_atwd_control_astate_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_done_areg0,
	datac => atwd0_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a16);

atwd0_ainst_atwd_control_aSelect_133_rtl_35_rtl_356_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_133_rtl_35_rtl_356_a4 = atwd0_ainst_atwd_control_achannel_a0_a & atwd0_ainst_atwd_control_achannel_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_achannel_a0_a,
	datad => atwd0_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_133_rtl_35_rtl_356_a4);

atwd0_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a17 = DFFE(atwd0_ainst_atwd_control_astate_a17 & (atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync # atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_aSelect_133_rtl_35_rtl_356_a4) # !atwd0_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_aSelect_133_rtl_35_rtl_356_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datac => atwd0_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_aSelect_133_rtl_35_rtl_356_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a17);

atwd0_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a13 = DFFE(atwd0_ainst_atwd_control_astate_a17 & !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a13);

atwd0_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a10 = DFFE(atwd0_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a14 # atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_control_astate_a13,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a10);

atwd0_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a19 = DFFE(atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd0_ainst_atwd_trigger_aATWDTrigger_sig & atwd0_ainst_atwd_control_astate_a10 # !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & (atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_trigger_aATWDTrigger_sig & atwd0_ainst_atwd_control_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datab => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => atwd0_ainst_atwd_control_astate_a19,
	datad => atwd0_ainst_atwd_control_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a19);

atwd0_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a11 = DFFE(atwd0_ainst_atwd_control_astate_a12 # atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd0_ainst_atwd_control_astate_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a11);

atwd0_ainst_atwd_control_areduce_or_156_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_156_a2 = !atwd0_ainst_atwd_control_astate_a11 & atwd0_ainst_atwd_control_areduce_or_147_a0 & !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_156_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_areduce_or_147_a0,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_156_a2);

atwd0_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a0_a = DFFE(atwd0_ainst_atwd_control_achannel_a0_a & (atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_156_a2) # !atwd0_ainst_atwd_control_achannel_a0_a & atwd0_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE4E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_achannel_a0_a,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_areduce_or_156_a2,
	datad => atwd0_ainst_atwd_control_astate_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a0_a);

atwd0_ainst_atwd_control_aSelect_157_rtl_49_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_157_rtl_49_a1 = atwd0_ainst_atwd_control_astate_a12 & (atwd0_ainst_atwd_control_achannel_a0_a $ atwd0_ainst_atwd_control_achannel_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6060",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_achannel_a0_a,
	datab => atwd0_ainst_atwd_control_achannel_a1_a,
	datac => atwd0_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_157_rtl_49_a1);

atwd0_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a1_a = DFFE(atwd0_ainst_atwd_control_aSelect_157_rtl_49_a1 # atwd0_ainst_atwd_control_achannel_a1_a & (atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_156_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_157_rtl_49_a1,
	datab => atwd0_ainst_atwd_control_achannel_a1_a,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a1_a);

atwd0_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a12 = DFFE(atwd0_ainst_atwd_control_astate_a16 & (!atwd0_ainst_atwd_control_achannel_a0_a # !atwd0_ainst_atwd_control_achannel_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4C4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_achannel_a1_a,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_achannel_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a12);

atwd0_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_areduce_or_156_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a12,
	datab => atwd0_ainst_atwd_control_astate_a17,
	datac => atwd0_ainst_atwd_control_areset_trig_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_areset_trig_areg0);

atwd0_ainst_atwd_control_areduce_or_165_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_165_a0 = !atwd0_ainst_atwd_control_astate_a17 & !atwd0_ainst_atwd_control_astate_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_165_a0);

atwd0_ainst_atwd_control_areduce_or_165_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_165_a12 = atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_165_a12);

atwd0_ainst_atwd_control_areduce_or_165_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_165 = atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_areduce_or_165_a12 # !atwd0_ainst_atwd_control_areduce_or_165_a0 # !atwd0_ainst_atwd_control_areduce_or_150_a7

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF7",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_150_a7,
	datab => atwd0_ainst_atwd_control_areduce_or_165_a0,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_165_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_165);

atwd0_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_abusy_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_control_areduce_or_165 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a19,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd0_ainst_atwd_control_areduce_or_165,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_abusy_areg0);

ahb_slave_inst_ai_a1044_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_ai_a1044 = !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_ai_a1044);

ahb_slave_inst_aSelect_536_rtl_40_a233_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_536_rtl_40_a233 = !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_ai_a1044

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_ai_a1044,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_536_rtl_40_a233);

ahb_slave_inst_areduce_nor_10_aI : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_10 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a
-- ahb_slave_inst_areduce_nor_10_a17 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_10,
	cascout => ahb_slave_inst_areduce_nor_10_a17);

ahb_slave_inst_aSelect_538_rtl_41_a98_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_538_rtl_41_a98 = ahb_slave_inst_aslave_state_a9 & (stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a # stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a # !stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_538_rtl_41_a98);

ahb_slave_inst_aSelect_541_rtl_43_rtl_289_a38_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_541_rtl_43_rtl_289_a38 = !ahb_slave_inst_aslave_state_a8 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_541_rtl_43_rtl_289_a38);

ahb_slave_inst_aslave_state_a9_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a9 = DFFE((ahb_slave_inst_aSelect_538_rtl_41_a98 # ahb_slave_inst_ai_a1044 & ahb_slave_inst_aSelect_541_rtl_43_rtl_289_a38 & stripe_inst_alpm_instance_acore_aMASTERHWRITE) & CASCADE(ahb_slave_inst_areduce_nor_10_a17), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_538_rtl_41_a98,
	datab => ahb_slave_inst_ai_a1044,
	datac => ahb_slave_inst_aSelect_541_rtl_43_rtl_289_a38,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	cascin => ahb_slave_inst_areduce_nor_10_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a9);

ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a
-- ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a174 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0404",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151,
	cascout => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a174);

ahb_slave_inst_aSelect_536_rtl_40_a20_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_536_rtl_40_a20 = ahb_slave_inst_aslave_state_a9 & !ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_536_rtl_40_a20);

ahb_slave_inst_areduce_nor_4_aI : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_4 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_4);

ahb_slave_inst_aSelect_536_rtl_40_a234_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_536_rtl_40_a234 = !ahb_slave_inst_aslave_state_a9 & !ahb_slave_inst_aslave_state_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aslave_state_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_536_rtl_40_a234);

ahb_slave_inst_aslave_state_a11_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a11 = DFFE(!ahb_slave_inst_ai_a1044 & !ahb_slave_inst_aslave_state_a8 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1110",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_ai_a1044,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a11);

ahb_slave_inst_aSelect_536_rtl_40_a248_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_536_rtl_40_a248 = ahb_slave_inst_aslave_state_a11 # !ahb_slave_inst_areduce_nor_4 & (!ahb_slave_inst_aSelect_536_rtl_40_a234 # !ahb_slave_inst_aslave_state_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF13",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => ahb_slave_inst_areduce_nor_4,
	datac => ahb_slave_inst_aSelect_536_rtl_40_a234,
	datad => ahb_slave_inst_aslave_state_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_536_rtl_40_a248);

ahb_slave_inst_aslave_state_a8_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a8 = DFFE(!ahb_slave_inst_aSelect_536_rtl_40_a248 & (ahb_slave_inst_areduce_nor_10 # !ahb_slave_inst_aSelect_536_rtl_40_a233 & !ahb_slave_inst_aSelect_536_rtl_40_a20), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CD",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_536_rtl_40_a233,
	datab => ahb_slave_inst_areduce_nor_10,
	datac => ahb_slave_inst_aSelect_536_rtl_40_a20,
	datad => ahb_slave_inst_aSelect_536_rtl_40_a248,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a8);

ahb_slave_inst_aSelect_543_rtl_44_a96_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_543_rtl_44_a96 = !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_ai_a1044 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_ai_a1044,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_543_rtl_44_a96);

ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a153_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a153 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a9 & ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a153);

ahb_slave_inst_aslave_state_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a12 = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWRITE & (ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a153 # ahb_slave_inst_aSelect_543_rtl_44_a96 & ahb_slave_inst_areduce_nor_10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5450",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datab => ahb_slave_inst_aSelect_543_rtl_44_a96,
	datac => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a153,
	datad => ahb_slave_inst_areduce_nor_10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a12);

ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a121_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a121 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (ahb_slave_inst_aslave_state_a9 # ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2220",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aslave_state_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a121);

ahb_slave_inst_aslave_state_a10_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a10 = DFFE(ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a121 # stripe_inst_alpm_instance_acore_aMASTERHWRITE & ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a153, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datab => ahb_slave_inst_aslave_state_a12,
	datac => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a153,
	datad => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a121,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a10);

ahb_slave_inst_aSelect_549_rtl_70_a3_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_549_rtl_70_a3 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & ahb_slave_inst_aslave_state_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_549_rtl_70_a3);

ahb_slave_inst_aSelect_575_a16_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_575_a16 = !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_areduce_nor_10 & ahb_slave_inst_ai_a1044 & ahb_slave_inst_areduce_nor_4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => ahb_slave_inst_areduce_nor_10,
	datac => ahb_slave_inst_ai_a1044,
	datad => ahb_slave_inst_areduce_nor_4,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_575_a16);

ahb_slave_inst_aSelect_575_a14_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_575_a14 = ahb_slave_inst_aslave_state_a9 & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_aslave_state_a9,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_575_a14);

ahb_slave_inst_aSelect_576_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_576_a12 = ahb_slave_inst_aSelect_549_rtl_70_a3 # ahb_slave_inst_aSelect_575_a16 # ahb_slave_inst_aSelect_575_a14 # ahb_slave_inst_aslave_state_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_549_rtl_70_a3,
	datab => ahb_slave_inst_aSelect_575_a16,
	datac => ahb_slave_inst_aSelect_575_a14,
	datad => ahb_slave_inst_aslave_state_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_576_a12);

ahb_slave_inst_aSelect_583_a19_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_583_a19 = !ahb_slave_inst_aslave_state_a8 & (!ahb_slave_inst_areduce_nor_4 # !ahb_slave_inst_areduce_nor_10 # !ahb_slave_inst_ai_a1044)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1333",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_ai_a1044,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => ahb_slave_inst_areduce_nor_10,
	datad => ahb_slave_inst_areduce_nor_4,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_583_a19);

ahb_slave_inst_ai_a1063_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_ai_a1063 = (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a) & CASCADE(ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a174)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	cascin => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a174,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_ai_a1063);

ahb_slave_inst_aSelect_583_a385_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_583_a385 = !ahb_slave_inst_aslave_state_a11 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a11,
	datad => ahb_slave_inst_aslave_state_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_583_a385);

ahb_slave_inst_aSelect_583_a377_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_583_a377 = !ahb_slave_inst_aSelect_583_a19 & ahb_slave_inst_aSelect_583_a385 & (ahb_slave_inst_ai_a1063 # !ahb_slave_inst_aslave_state_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_583_a19,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_ai_a1063,
	datad => ahb_slave_inst_aSelect_583_a385,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_583_a377);

ahb_slave_inst_areg_address_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a4_a_areg0 = DFFE(ahb_slave_inst_aSelect_576_a12 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a # ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_aSelect_576_a12 & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_576_a12,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a4_a_areg0);

ahb_slave_inst_areg_address_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a5_a_areg0 = DFFE(ahb_slave_inst_areg_address_a5_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_areg_address_a5_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a & ahb_slave_inst_aSelect_576_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a,
	datac => ahb_slave_inst_aSelect_583_a377,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a5_a_areg0);

slaveregister_inst_acommand_0_local_a30_a_a126_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a126 = !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a126);

ahb_slave_inst_areg_address_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a18_a_areg0 = DFFE(ahb_slave_inst_areg_address_a18_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_areg_address_a18_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a & ahb_slave_inst_aSelect_576_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a,
	datac => ahb_slave_inst_aSelect_583_a377,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a18_a_areg0);

ahb_slave_inst_areg_address_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a19_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a & (ahb_slave_inst_aSelect_576_a12 # ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a & ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_aSelect_576_a12,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a19_a_areg0);

ahb_slave_inst_areg_address_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a2_a_areg0 = DFFE(ahb_slave_inst_areg_address_a2_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_areg_address_a2_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & ahb_slave_inst_aSelect_576_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a,
	datac => ahb_slave_inst_aSelect_583_a377,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a2_a_areg0);

ahb_slave_inst_areg_address_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a6_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a & (ahb_slave_inst_aSelect_576_a12 # ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a & ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_aSelect_576_a12,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a6_a_areg0);

ahb_slave_inst_areg_address_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a12_a_areg0 = DFFE(ahb_slave_inst_aSelect_576_a12 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a # ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_aSelect_576_a12 & ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_576_a12,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a12_a_areg0);

ahb_slave_inst_areg_address_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a13_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a & (ahb_slave_inst_aSelect_576_a12 # ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a & ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_aSelect_583_a377,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a13_a_areg0);

slaveregister_inst_acommand_3_local_a0_a_a89_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a89 = !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0
-- slaveregister_inst_acommand_3_local_a0_a_a117 = !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a89,
	cascout => slaveregister_inst_acommand_3_local_a0_a_a117);

slaveregister_inst_acommand_3_local_a0_a_a115_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a115 = (!ahb_slave_inst_areg_address_a18_a_areg0 & ahb_slave_inst_areg_address_a19_a_areg0) & CASCADE(slaveregister_inst_acommand_3_local_a0_a_a117)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	cascin => slaveregister_inst_acommand_3_local_a0_a_a117,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a115);

ahb_slave_inst_areg_address_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a3_a_areg0 = DFFE(ahb_slave_inst_areg_address_a3_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_areg_address_a3_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & ahb_slave_inst_aSelect_576_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a,
	datac => ahb_slave_inst_aSelect_583_a377,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a3_a_areg0);

ahb_slave_inst_aSelect_583_a40_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_583_a40 = stripe_inst_alpm_instance_acore_aMASTERHWRITE & (ahb_slave_inst_aSelect_549_rtl_70_a3 # ahb_slave_inst_aSelect_575_a16 # ahb_slave_inst_aSelect_575_a14)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_549_rtl_70_a3,
	datab => ahb_slave_inst_aSelect_575_a16,
	datac => ahb_slave_inst_aSelect_575_a14,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_583_a40);

ahb_slave_inst_areg_write_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_write_areg0 = DFFE(ahb_slave_inst_aSelect_583_a40 # ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_aslave_state_a12 # !ahb_slave_inst_aSelect_583_a377), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a12,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_aSelect_583_a40,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_write_areg0);

ahb_slave_inst_areg_address_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a14_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & (ahb_slave_inst_aSelect_576_a12 # ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_aSelect_583_a377,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a14_a_areg0);

ahb_slave_inst_areg_address_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a15_a_areg0 = DFFE(ahb_slave_inst_aSelect_576_a12 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a # ahb_slave_inst_areg_address_a15_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_aSelect_576_a12 & ahb_slave_inst_areg_address_a15_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_576_a12,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a15_a_areg0);

ahb_slave_inst_aSelect_549_rtl_70_a161_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_549_rtl_70_a161 = ahb_slave_inst_aslave_state_a12 # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & ahb_slave_inst_aslave_state_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a12,
	datad => ahb_slave_inst_aslave_state_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_549_rtl_70_a161);

ahb_slave_inst_aSelect_549_rtl_70_a30_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_549_rtl_70_a30 = ahb_slave_inst_ai_a1044 & !ahb_slave_inst_aslave_state_a8 & (ahb_slave_inst_areg_enable_areg0 # ahb_slave_inst_areduce_nor_10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => ahb_slave_inst_ai_a1044,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_areduce_nor_10,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_549_rtl_70_a30);

ahb_slave_inst_aSelect_549_rtl_70_a31_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_549_rtl_70_a31 = ahb_slave_inst_aslave_state_a9 & (ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151 # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => ahb_slave_inst_aSelect_539_rtl_42_rtl_369_a151,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_549_rtl_70_a31);

ahb_slave_inst_areg_enable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_enable_areg0 = DFFE(ahb_slave_inst_aSelect_549_rtl_70_a161 # ahb_slave_inst_areduce_nor_4 & (ahb_slave_inst_aSelect_549_rtl_70_a30 # ahb_slave_inst_aSelect_549_rtl_70_a31), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_549_rtl_70_a161,
	datab => ahb_slave_inst_aSelect_549_rtl_70_a30,
	datac => ahb_slave_inst_aSelect_549_rtl_70_a31,
	datad => ahb_slave_inst_areduce_nor_4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_enable_areg0);

slaveregister_inst_acommand_3_local_a0_a_a75_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a75 = ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0 & ahb_slave_inst_areg_enable_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a75);

slaveregister_inst_acommand_0_local_a30_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a32 = slaveregister_inst_acommand_0_local_a30_a_a126 & slaveregister_inst_acommand_3_local_a0_a_a115 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a0_a_a75

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a126,
	datab => slaveregister_inst_acommand_3_local_a0_a_a115,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a0_a_a75,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a32);

slaveregister_inst_acommand_0_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a0_a);

slaveregister_inst_acommand_0_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a15_a);

slaveregister_inst_acommand_0_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a1_a);

inst_atwd_ping_pong_aatwd0_state_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_state_a8 = DFFE(slaveregister_inst_acommand_0_local_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_state_a8);

slaveregister_inst_acommand_0_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a2_a);

inst_atwd_ping_pong_aatwd0_read_done_dly_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_read_done_dly = DFFE(slaveregister_inst_acommand_0_local_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_read_done_dly);

inst_atwd_ping_pong_aSelect_51_rtl_361_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aSelect_51_rtl_361_a10 = slaveregister_inst_acommand_0_local_a2_a & !inst_atwd_ping_pong_aatwd0_read_done_dly

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a2_a,
	datad => inst_atwd_ping_pong_aatwd0_read_done_dly,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aSelect_51_rtl_361_a10);

inst_atwd_ping_pong_aatwd0_state_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_state_a10 = DFFE(slaveregister_inst_acommand_0_local_a15_a & (inst_atwd_ping_pong_aatwd0_state_a9 # inst_atwd_ping_pong_aatwd0_state_a10 & !inst_atwd_ping_pong_aSelect_51_rtl_361_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0E0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd0_state_a9,
	datab => inst_atwd_ping_pong_aatwd0_state_a10,
	datac => slaveregister_inst_acommand_0_local_a15_a,
	datad => inst_atwd_ping_pong_aSelect_51_rtl_361_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_state_a10);

inst_atwd_ping_pong_aatwd0_state_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_state_a11 = DFFE(slaveregister_inst_acommand_0_local_a2_a & inst_atwd_ping_pong_aatwd0_state_a10 & slaveregister_inst_acommand_0_local_a15_a & !inst_atwd_ping_pong_aatwd0_read_done_dly, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a2_a,
	datab => inst_atwd_ping_pong_aatwd0_state_a10,
	datac => slaveregister_inst_acommand_0_local_a15_a,
	datad => inst_atwd_ping_pong_aatwd0_read_done_dly,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_state_a11);

inst_atwd_ping_pong_aatwd0_state_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_state_a9 = DFFE(slaveregister_inst_acommand_0_local_a15_a & (inst_atwd_ping_pong_aatwd0_state_a11 # !inst_atwd_ping_pong_aatwd0_state_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a15_a,
	datac => inst_atwd_ping_pong_aatwd0_state_a8,
	datad => inst_atwd_ping_pong_aatwd0_state_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_state_a9);

inst_atwd_ping_pong_aatwd0_pong_enable_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_pong_enable = DFFE(inst_atwd_ping_pong_aatwd0_state_a9 # inst_atwd_ping_pong_aatwd0_state_a10 & inst_atwd_ping_pong_aatwd0_pong_enable, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd0_state_a9,
	datab => inst_atwd_ping_pong_aatwd0_state_a10,
	datac => inst_atwd_ping_pong_aatwd0_pong_enable,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_pong_enable);

inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2 = slaveregister_inst_acommand_0_local_a15_a & !inst_atwd_ping_pong_aatwd0_pong_enable # !slaveregister_inst_acommand_0_local_a15_a & !slaveregister_inst_acommand_0_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "03CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datac => slaveregister_inst_acommand_0_local_a1_a,
	datad => inst_atwd_ping_pong_aatwd0_pong_enable,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2);

atwd0_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_old = DFFE(slaveregister_inst_acommand_0_local_a15_a & inst_atwd_ping_pong_aatwd0_pong_enable # !slaveregister_inst_acommand_0_local_a15_a & slaveregister_inst_acommand_0_local_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datac => slaveregister_inst_acommand_0_local_a1_a,
	datad => inst_atwd_ping_pong_aatwd0_pong_enable,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_old);

atwd0_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_sig = DFFE(inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2 & !atwd0_ainst_atwd_trigger_aATWDTrigger_sig & atwd0_ainst_atwd_trigger_aenable_disc_sig # !inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2 & (!atwd0_ainst_atwd_trigger_aATWDTrigger_sig & atwd0_ainst_atwd_trigger_aenable_disc_sig # !atwd0_ainst_atwd_trigger_aenable_disc_old), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3075",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2,
	datab => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datad => atwd0_ainst_atwd_trigger_aenable_disc_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_sig);

atwd0_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_acommand_0_local_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_old);

atwd0_ainst_atwd_trigger_ai_a41_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_ai_a41 = atwd0_ainst_atwd_trigger_aenable_disc_sig # slaveregister_inst_acommand_0_local_a0_a & !atwd0_ainst_atwd_trigger_aenable_old

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a0_a,
	datac => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datad => atwd0_ainst_atwd_trigger_aenable_old,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_ai_a41);

atwd0_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_trigger_aATWDTrigger_sig # !atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_trigger_ai_a41), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5510",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areset_trig_areg0,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_trigger_ai_a41,
	datad => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a);

OneSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_OneSPE,
	combout => OneSPE_acombout);

atwd0_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), !inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adiscFF);

atwd0_ainst_atwd_trigger_ai_a137_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_ai_a137 = slaveregister_inst_acommand_0_local_a0_a & !atwd0_ainst_atwd_trigger_aenable_old

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a0_a,
	datad => atwd0_ainst_atwd_trigger_aenable_old,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_ai_a137);

atwd0_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_trigger_aATWDTrigger_sig # !atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_trigger_ai_a137), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5510",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areset_trig_areg0,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_trigger_ai_a137,
	datad => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a);

atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd0_ainst_atwd_trigger_alaunch_mode_a0_a # atwd0_ainst_atwd_trigger_alaunch_mode_a1_a & atwd0_ainst_atwd_trigger_adiscFF

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a,
	datac => atwd0_ainst_atwd_trigger_adiscFF,
	datad => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

TriggerComplete_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_1,
	combout => TriggerComplete_1_acombout);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_1_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_1_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd1_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync);

atwd1_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a10 = DFFE(atwd1_ainst_atwd_readout_astate_a9 & atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a9,
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a10);

atwd1_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a11 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_astate_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a,
	datad => atwd1_ainst_atwd_readout_astate_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a11);

atwd1_ainst_atwd_readout_areduce_or_143_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_143_a2 = !atwd1_ainst_atwd_readout_astate_a14 & !atwd1_ainst_atwd_readout_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a14,
	datac => atwd1_ainst_atwd_readout_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_143_a2);

atwd1_ainst_atwd_readout_areduce_or_143_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_143 = atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_astate_a11 # atwd1_ainst_atwd_readout_astate_a9 # !atwd1_ainst_atwd_readout_areduce_or_143_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a12,
	datab => atwd1_ainst_atwd_readout_astate_a11,
	datac => atwd1_ainst_atwd_readout_astate_a9,
	datad => atwd1_ainst_atwd_readout_areduce_or_143_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_143);

atwd1_ainst_atwd_readout_areduce_or_143_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_143_a10 = atwd1_ainst_atwd_readout_astate_a13 # atwd1_ainst_atwd_readout_astate_a14 # atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a13,
	datab => atwd1_ainst_atwd_readout_astate_a14,
	datac => atwd1_ainst_atwd_readout_astate_a9,
	datad => atwd1_ainst_atwd_readout_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_143_a10);

atwd1_ainst_atwd_readout_aadd_28_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a0 = !atwd1_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_28_a0COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a0,
	cout => atwd1_ainst_atwd_readout_aadd_28_a0COUT);

atwd1_ainst_atwd_readout_aadd_28_rtl_938_a126_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_rtl_938_a126 = atwd1_ainst_atwd_readout_aadd_28_a0 & atwd1_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_aadd_28_a0,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_rtl_938_a126);

atwd1_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_aadd_28_rtl_938_a126 # atwd1_ainst_atwd_readout_areadout_cnt_a0_a & (atwd1_ainst_atwd_readout_areduce_or_143_a10 # atwd1_ainst_atwd_readout_astate_a12), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd1_ainst_atwd_readout_astate_a12,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_rtl_938_a126,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a0_a);

atwd1_ainst_atwd_readout_aadd_28_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a1 = atwd1_ainst_atwd_readout_areadout_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_28_a0COUT
-- atwd1_ainst_atwd_readout_aadd_28_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a0COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a1,
	cout => atwd1_ainst_atwd_readout_aadd_28_a1COUT);

atwd1_ainst_atwd_readout_aadd_28_rtl_938_a123_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_rtl_938_a123 = atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_rtl_938_a123);

atwd1_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_aadd_28_rtl_938_a123 # atwd1_ainst_atwd_readout_areadout_cnt_a1_a & (atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_areduce_or_143_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a12,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_rtl_938_a123,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a1_a);

atwd1_ainst_atwd_readout_aadd_28_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a2 = atwd1_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_28_a1COUT
-- atwd1_ainst_atwd_readout_aadd_28_a2COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_28_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a2,
	cout => atwd1_ainst_atwd_readout_aadd_28_a2COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a2_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a2) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a2_a);

atwd1_ainst_atwd_readout_aadd_28_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a3 = atwd1_ainst_atwd_readout_areadout_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_28_a2COUT
-- atwd1_ainst_atwd_readout_aadd_28_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a2COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a3,
	cout => atwd1_ainst_atwd_readout_aadd_28_a3COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a3 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a3_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a3_a);

atwd1_ainst_atwd_readout_aadd_28_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a4 = atwd1_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_28_a3COUT
-- atwd1_ainst_atwd_readout_aadd_28_a4COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_28_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a4,
	cout => atwd1_ainst_atwd_readout_aadd_28_a4COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a4_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_aadd_28_a4 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areadout_cnt_a4_a & atwd1_ainst_atwd_readout_aadd_28_a4 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	datab => atwd1_ainst_atwd_readout_aadd_28_a4,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a4_a);

atwd1_ainst_atwd_readout_aadd_28_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a5 = atwd1_ainst_atwd_readout_areadout_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_28_a4COUT
-- atwd1_ainst_atwd_readout_aadd_28_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a4COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a5,
	cout => atwd1_ainst_atwd_readout_aadd_28_a5COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_aadd_28_a5 & (atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_areadout_cnt_a5_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_aadd_28_a5 & atwd1_ainst_atwd_readout_areadout_cnt_a5_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_28_a5,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a5_a);

atwd1_ainst_atwd_readout_aadd_28_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a6 = atwd1_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_28_a5COUT
-- atwd1_ainst_atwd_readout_aadd_28_a6COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_28_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a6,
	cout => atwd1_ainst_atwd_readout_aadd_28_a6COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a6_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a6) # !atwd1_ainst_atwd_readout_areadout_cnt_a6_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a6_a);

atwd1_ainst_atwd_readout_aadd_28_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a7 = atwd1_ainst_atwd_readout_areadout_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_28_a6COUT
-- atwd1_ainst_atwd_readout_aadd_28_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a6COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a7,
	cout => atwd1_ainst_atwd_readout_aadd_28_a7COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a7_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a7) # !atwd1_ainst_atwd_readout_areadout_cnt_a7_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a7_a);

atwd1_ainst_atwd_readout_aadd_28_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a8 = atwd1_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd1_ainst_atwd_readout_aadd_28_a7COUT
-- atwd1_ainst_atwd_readout_aadd_28_a8COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a8_a & !atwd1_ainst_atwd_readout_aadd_28_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a8,
	cout => atwd1_ainst_atwd_readout_aadd_28_a8COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a8_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a8) # !atwd1_ainst_atwd_readout_areadout_cnt_a8_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a8_a);

atwd1_ainst_atwd_readout_aadd_28_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a9 = atwd1_ainst_atwd_readout_areadout_cnt_a9_a $ atwd1_ainst_atwd_readout_aadd_28_a8COUT
-- atwd1_ainst_atwd_readout_aadd_28_a9COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a8COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a9,
	cout => atwd1_ainst_atwd_readout_aadd_28_a9COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a9 # atwd1_ainst_atwd_readout_areadout_cnt_a9_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a9_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a9_a);

atwd1_ainst_atwd_readout_aadd_28_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a10 = atwd1_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd1_ainst_atwd_readout_aadd_28_a9COUT
-- atwd1_ainst_atwd_readout_aadd_28_a10COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a10_a & !atwd1_ainst_atwd_readout_aadd_28_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a10,
	cout => atwd1_ainst_atwd_readout_aadd_28_a10COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a10 # atwd1_ainst_atwd_readout_areadout_cnt_a10_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a10_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a10_a);

atwd1_ainst_atwd_readout_aadd_28_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a11 = atwd1_ainst_atwd_readout_areadout_cnt_a11_a $ atwd1_ainst_atwd_readout_aadd_28_a10COUT
-- atwd1_ainst_atwd_readout_aadd_28_a11COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a10COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a11,
	cout => atwd1_ainst_atwd_readout_aadd_28_a11COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a11_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a11) # !atwd1_ainst_atwd_readout_areadout_cnt_a11_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a11_a);

atwd1_ainst_atwd_readout_aadd_28_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a12 = atwd1_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd1_ainst_atwd_readout_aadd_28_a11COUT
-- atwd1_ainst_atwd_readout_aadd_28_a12COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a12_a & !atwd1_ainst_atwd_readout_aadd_28_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a12,
	cout => atwd1_ainst_atwd_readout_aadd_28_a12COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a12 # atwd1_ainst_atwd_readout_areadout_cnt_a12_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a12_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	datac => atwd1_ainst_atwd_readout_aadd_28_a12,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a12_a);

atwd1_ainst_atwd_readout_aadd_28_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a13 = atwd1_ainst_atwd_readout_areadout_cnt_a13_a $ atwd1_ainst_atwd_readout_aadd_28_a12COUT
-- atwd1_ainst_atwd_readout_aadd_28_a13COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a12COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a13,
	cout => atwd1_ainst_atwd_readout_aadd_28_a13COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a13 # atwd1_ainst_atwd_readout_areadout_cnt_a13_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a13_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datac => atwd1_ainst_atwd_readout_aadd_28_a13,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a13_a);

atwd1_ainst_atwd_readout_aadd_28_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a14 = atwd1_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd1_ainst_atwd_readout_aadd_28_a13COUT
-- atwd1_ainst_atwd_readout_aadd_28_a14COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a14_a & !atwd1_ainst_atwd_readout_aadd_28_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a14,
	cout => atwd1_ainst_atwd_readout_aadd_28_a14COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a14_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a14) # !atwd1_ainst_atwd_readout_areadout_cnt_a14_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_28_a14,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a14_a);

atwd1_ainst_atwd_readout_aadd_28_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a15 = atwd1_ainst_atwd_readout_areadout_cnt_a15_a $ atwd1_ainst_atwd_readout_aadd_28_a14COUT
-- atwd1_ainst_atwd_readout_aadd_28_a15COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a14COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a15,
	cout => atwd1_ainst_atwd_readout_aadd_28_a15COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd1_ainst_atwd_readout_aadd_28_a15 & (atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_areadout_cnt_a15_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_aadd_28_a15 & atwd1_ainst_atwd_readout_areadout_cnt_a15_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_28_a15,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a15_a);

atwd1_ainst_atwd_readout_aadd_28_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a16 = atwd1_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd1_ainst_atwd_readout_aadd_28_a15COUT
-- atwd1_ainst_atwd_readout_aadd_28_a16COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a16_a & !atwd1_ainst_atwd_readout_aadd_28_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a16,
	cout => atwd1_ainst_atwd_readout_aadd_28_a16COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a16_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a16) # !atwd1_ainst_atwd_readout_areadout_cnt_a16_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_28_a16,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a16_a);

atwd1_ainst_atwd_readout_aadd_28_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a17 = atwd1_ainst_atwd_readout_areadout_cnt_a17_a $ atwd1_ainst_atwd_readout_aadd_28_a16COUT
-- atwd1_ainst_atwd_readout_aadd_28_a17COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a16COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a17,
	cout => atwd1_ainst_atwd_readout_aadd_28_a17COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a17_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a17) # !atwd1_ainst_atwd_readout_areadout_cnt_a17_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_28_a17,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a17_a);

atwd1_ainst_atwd_readout_aadd_28_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a18 = atwd1_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd1_ainst_atwd_readout_aadd_28_a17COUT
-- atwd1_ainst_atwd_readout_aadd_28_a18COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a18_a & !atwd1_ainst_atwd_readout_aadd_28_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a18,
	cout => atwd1_ainst_atwd_readout_aadd_28_a18COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a18_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a18) # !atwd1_ainst_atwd_readout_areadout_cnt_a18_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_28_a18,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a18_a);

atwd1_ainst_atwd_readout_aadd_28_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a19 = atwd1_ainst_atwd_readout_areadout_cnt_a19_a $ atwd1_ainst_atwd_readout_aadd_28_a18COUT
-- atwd1_ainst_atwd_readout_aadd_28_a19COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a18COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a19,
	cout => atwd1_ainst_atwd_readout_aadd_28_a19COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a19_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a19) # !atwd1_ainst_atwd_readout_areadout_cnt_a19_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_28_a19,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a19_a);

atwd1_ainst_atwd_readout_aadd_28_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a20 = atwd1_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd1_ainst_atwd_readout_aadd_28_a19COUT
-- atwd1_ainst_atwd_readout_aadd_28_a20COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a20_a & !atwd1_ainst_atwd_readout_aadd_28_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a20,
	cout => atwd1_ainst_atwd_readout_aadd_28_a20COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a20_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a20) # !atwd1_ainst_atwd_readout_areadout_cnt_a20_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a20_a);

atwd1_ainst_atwd_readout_aadd_28_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a21 = atwd1_ainst_atwd_readout_areadout_cnt_a21_a $ atwd1_ainst_atwd_readout_aadd_28_a20COUT
-- atwd1_ainst_atwd_readout_aadd_28_a21COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a20COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a21,
	cout => atwd1_ainst_atwd_readout_aadd_28_a21COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a21_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a21) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a21_a);

atwd1_ainst_atwd_readout_aadd_28_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a22 = atwd1_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd1_ainst_atwd_readout_aadd_28_a21COUT
-- atwd1_ainst_atwd_readout_aadd_28_a22COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a22_a & !atwd1_ainst_atwd_readout_aadd_28_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a22,
	cout => atwd1_ainst_atwd_readout_aadd_28_a22COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a22_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a22) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a22_a);

atwd1_ainst_atwd_readout_aadd_28_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a23 = atwd1_ainst_atwd_readout_areadout_cnt_a23_a $ atwd1_ainst_atwd_readout_aadd_28_a22COUT
-- atwd1_ainst_atwd_readout_aadd_28_a23COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a22COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a23,
	cout => atwd1_ainst_atwd_readout_aadd_28_a23COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a23_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a23) # !atwd1_ainst_atwd_readout_areadout_cnt_a23_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a23_a);

atwd1_ainst_atwd_readout_aadd_28_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a24 = atwd1_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd1_ainst_atwd_readout_aadd_28_a23COUT
-- atwd1_ainst_atwd_readout_aadd_28_a24COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a24_a & !atwd1_ainst_atwd_readout_aadd_28_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a24,
	cout => atwd1_ainst_atwd_readout_aadd_28_a24COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a24 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a24_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a24_a);

atwd1_ainst_atwd_readout_aadd_28_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a25 = atwd1_ainst_atwd_readout_areadout_cnt_a25_a $ atwd1_ainst_atwd_readout_aadd_28_a24COUT
-- atwd1_ainst_atwd_readout_aadd_28_a25COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a24COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a25,
	cout => atwd1_ainst_atwd_readout_aadd_28_a25COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a25_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a25) # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_28_a25,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a25_a);

atwd1_ainst_atwd_readout_aadd_28_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a26 = atwd1_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd1_ainst_atwd_readout_aadd_28_a25COUT
-- atwd1_ainst_atwd_readout_aadd_28_a26COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a26_a & !atwd1_ainst_atwd_readout_aadd_28_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a26,
	cout => atwd1_ainst_atwd_readout_aadd_28_a26COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a26_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a26) # !atwd1_ainst_atwd_readout_areadout_cnt_a26_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_28_a26,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a26_a);

atwd1_ainst_atwd_readout_aadd_28_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a27 = atwd1_ainst_atwd_readout_areadout_cnt_a27_a $ atwd1_ainst_atwd_readout_aadd_28_a26COUT
-- atwd1_ainst_atwd_readout_aadd_28_a27COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a26COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a27,
	cout => atwd1_ainst_atwd_readout_aadd_28_a27COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a27_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a27) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a27_a);

atwd1_ainst_atwd_readout_areduce_nor_32_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a100 = atwd1_ainst_atwd_readout_areadout_cnt_a24_a # atwd1_ainst_atwd_readout_areadout_cnt_a27_a # atwd1_ainst_atwd_readout_areadout_cnt_a26_a # atwd1_ainst_atwd_readout_areadout_cnt_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a100);

atwd1_ainst_atwd_readout_aadd_28_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a28 = atwd1_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd1_ainst_atwd_readout_aadd_28_a27COUT
-- atwd1_ainst_atwd_readout_aadd_28_a28COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a28_a & !atwd1_ainst_atwd_readout_aadd_28_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a28,
	cout => atwd1_ainst_atwd_readout_aadd_28_a28COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a28 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a28_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a28_a);

atwd1_ainst_atwd_readout_aadd_28_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a29 = atwd1_ainst_atwd_readout_areadout_cnt_a29_a $ atwd1_ainst_atwd_readout_aadd_28_a28COUT
-- atwd1_ainst_atwd_readout_aadd_28_a29COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a28COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a29,
	cout => atwd1_ainst_atwd_readout_aadd_28_a29COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a29_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a29) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a29_a);

atwd1_ainst_atwd_readout_aadd_28_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a30 = atwd1_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd1_ainst_atwd_readout_aadd_28_a29COUT
-- atwd1_ainst_atwd_readout_aadd_28_a30COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a30_a & !atwd1_ainst_atwd_readout_aadd_28_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a30,
	cout => atwd1_ainst_atwd_readout_aadd_28_a30COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a30_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a30) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a30_a);

atwd1_ainst_atwd_readout_aadd_28_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a31 = atwd1_ainst_atwd_readout_areadout_cnt_a31_a $ atwd1_ainst_atwd_readout_aadd_28_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a31);

atwd1_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a31_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a31) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a31_a);

atwd1_ainst_atwd_readout_areduce_nor_32_a95_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a95 = atwd1_ainst_atwd_readout_areadout_cnt_a28_a # atwd1_ainst_atwd_readout_areadout_cnt_a31_a # atwd1_ainst_atwd_readout_areadout_cnt_a29_a # atwd1_ainst_atwd_readout_areadout_cnt_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a95);

atwd1_ainst_atwd_readout_areduce_nor_32_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a122 = atwd1_ainst_atwd_readout_areadout_cnt_a16_a # atwd1_ainst_atwd_readout_areadout_cnt_a18_a # atwd1_ainst_atwd_readout_areadout_cnt_a17_a # atwd1_ainst_atwd_readout_areadout_cnt_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a122);

atwd1_ainst_atwd_readout_areduce_nor_32_a109_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a109 = atwd1_ainst_atwd_readout_areadout_cnt_a20_a # atwd1_ainst_atwd_readout_areadout_cnt_a22_a # atwd1_ainst_atwd_readout_areadout_cnt_a23_a # atwd1_ainst_atwd_readout_areadout_cnt_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a109);

atwd1_ainst_atwd_readout_areduce_nor_32_a263_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a263 = atwd1_ainst_atwd_readout_areduce_nor_32_a100 # atwd1_ainst_atwd_readout_areduce_nor_32_a95 # atwd1_ainst_atwd_readout_areduce_nor_32_a122 # atwd1_ainst_atwd_readout_areduce_nor_32_a109

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_nor_32_a100,
	datab => atwd1_ainst_atwd_readout_areduce_nor_32_a95,
	datac => atwd1_ainst_atwd_readout_areduce_nor_32_a122,
	datad => atwd1_ainst_atwd_readout_areduce_nor_32_a109,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a263);

atwd1_ainst_atwd_readout_areduce_nor_32_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a160 = atwd1_ainst_atwd_readout_areadout_cnt_a8_a # atwd1_ainst_atwd_readout_areadout_cnt_a10_a # atwd1_ainst_atwd_readout_areadout_cnt_a11_a # atwd1_ainst_atwd_readout_areadout_cnt_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a160);

atwd1_ainst_atwd_readout_areduce_nor_32_a185_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a185 = atwd1_ainst_atwd_readout_areadout_cnt_a4_a # atwd1_ainst_atwd_readout_areadout_cnt_a6_a # atwd1_ainst_atwd_readout_areadout_cnt_a5_a # !atwd1_ainst_atwd_readout_areadout_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a185);

atwd1_ainst_atwd_readout_areduce_nor_32_a139_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a139 = atwd1_ainst_atwd_readout_areadout_cnt_a14_a # atwd1_ainst_atwd_readout_areadout_cnt_a13_a # atwd1_ainst_atwd_readout_areadout_cnt_a15_a # atwd1_ainst_atwd_readout_areadout_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a139);

atwd1_ainst_atwd_readout_areduce_nor_32_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a214 = atwd1_ainst_atwd_readout_areadout_cnt_a3_a # atwd1_ainst_atwd_readout_areadout_cnt_a2_a # atwd1_ainst_atwd_readout_areadout_cnt_a0_a # atwd1_ainst_atwd_readout_areadout_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a214);

atwd1_ainst_atwd_readout_areduce_nor_32_a268_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a268 = atwd1_ainst_atwd_readout_areduce_nor_32_a160 # atwd1_ainst_atwd_readout_areduce_nor_32_a185 # atwd1_ainst_atwd_readout_areduce_nor_32_a139 # atwd1_ainst_atwd_readout_areduce_nor_32_a214

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_nor_32_a160,
	datab => atwd1_ainst_atwd_readout_areduce_nor_32_a185,
	datac => atwd1_ainst_atwd_readout_areduce_nor_32_a139,
	datad => atwd1_ainst_atwd_readout_areduce_nor_32_a214,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a268);

atwd1_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a12 = DFFE(!atwd1_ainst_atwd_readout_areduce_nor_32_a263 & !atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_areduce_nor_32_a268, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_nor_32_a263,
	datab => atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_areduce_nor_32_a268,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a12);

atwd1_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a13 = DFFE(atwd1_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a13);

atwd1_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a14 = DFFE(atwd1_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a14);

atwd1_ainst_atwd_control_areduce_or_156_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_156_a0 = !atwd1_ainst_atwd_control_astate_a16 & !atwd1_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd1_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_156_a0);

atwd1_ainst_atwd_control_areduce_or_156_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_156_a2 = atwd1_ainst_atwd_control_areduce_or_147_a0 & !atwd1_ainst_atwd_control_astate_a11 & !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_156_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_156_a2);

atwd1_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a0_a = DFFE(atwd1_ainst_atwd_control_achannel_a0_a & (atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_156_a2) # !atwd1_ainst_atwd_control_achannel_a0_a & atwd1_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_achannel_a0_a,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a0_a);

atwd1_ainst_atwd_control_aSelect_157_rtl_58_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_157_rtl_58_a1 = atwd1_ainst_atwd_control_astate_a12 & (atwd1_ainst_atwd_control_achannel_a1_a $ atwd1_ainst_atwd_control_achannel_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "30C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_achannel_a1_a,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_157_rtl_58_a1);

atwd1_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a1_a = DFFE(atwd1_ainst_atwd_control_aSelect_157_rtl_58_a1 # atwd1_ainst_atwd_control_achannel_a1_a & (atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_156_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datab => atwd1_ainst_atwd_control_achannel_a1_a,
	datac => atwd1_ainst_atwd_control_aSelect_157_rtl_58_a1,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a1_a);

atwd1_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a12 = DFFE(atwd1_ainst_atwd_control_astate_a16 & (!atwd1_ainst_atwd_control_achannel_a1_a # !atwd1_ainst_atwd_control_achannel_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "30F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_achannel_a0_a,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd1_ainst_atwd_control_achannel_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a12);

atwd1_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a11 = DFFE(atwd1_ainst_atwd_control_astate_a12 # atwd1_ainst_atwd_control_astate_a19 & atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_astate_a19,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a11);

atwd1_ainst_atwd_control_areduce_or_147_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_147_a1 = !atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_147_a1);

atwd1_ainst_atwd_control_areduce_or_168_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_168 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_147_a1 # !atwd1_ainst_atwd_control_areduce_or_147_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_147_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_168);

atwd1_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astart_readout_areg0 & atwd1_ainst_atwd_control_areduce_or_168, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astart_readout_areg0,
	datab => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_168,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astart_readout_areg0);

atwd1_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a8 = DFFE(!atwd1_ainst_atwd_readout_astate_a14 & (atwd1_ainst_atwd_readout_astate_a8 # atwd1_ainst_atwd_control_astart_readout_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_astate_a14,
	datad => atwd1_ainst_atwd_control_astart_readout_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a8);

atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20 = !atwd1_ainst_atwd_readout_astate_a14 & !atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_astate_a10 & !atwd1_ainst_atwd_readout_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a14,
	datab => atwd1_ainst_atwd_readout_astate_a11,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20);

atwd1_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_arst_divide = DFFE(atwd1_ainst_atwd_readout_arst_divide & (atwd1_ainst_atwd_readout_astate_a12 # !atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20) # !atwd1_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3BB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_arst_divide,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_arst_divide);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a = DFFE(!atwd1_ainst_atwd_readout_arst_divide & atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_acounter_cell_a0_a_aCOUT $ atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a,
	cin => atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a);

atwd1_ainst_atwd_readout_aSelect_58_rtl_1_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_58_rtl_1_a4 = atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a11 & (atwd1_ainst_atwd_readout_areduce_nor_32_a263 # atwd1_ainst_atwd_readout_areduce_nor_32_a268)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCEC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_nor_32_a263,
	datab => atwd1_ainst_atwd_readout_astate_a9,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_areduce_nor_32_a268,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_58_rtl_1_a4);

atwd1_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a9 = DFFE(atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_control_astart_readout_areg0 & !atwd1_ainst_atwd_readout_astate_a8 # !atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a & (atwd1_ainst_atwd_readout_aSelect_58_rtl_1_a4 # atwd1_ainst_atwd_control_astart_readout_areg0 & !atwd1_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5D0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_adivide_cnt_rtl_376_awysi_counter_asload_path_a1_a,
	datab => atwd1_ainst_atwd_control_astart_readout_areg0,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_aSelect_58_rtl_1_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a9);

atwd1_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_areadout_done_areg0 & (atwd1_ainst_atwd_readout_astate_a9 # !atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a9,
	datab => atwd1_ainst_atwd_readout_areadout_done_areg0,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_done_areg0);

atwd1_ainst_atwd_control_aSelect_129_rtl_14_rtl_337_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_129_rtl_14_rtl_337_a1 = atwd1_ainst_atwd_control_astate_a15 & !atwd1_ainst_atwd_readout_areadout_done_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_readout_areadout_done_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_129_rtl_14_rtl_337_a1);

atwd1_ainst_atwd_control_aadd_59_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a0 = !atwd1_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_59_a0COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a0,
	cout => atwd1_ainst_atwd_control_aadd_59_a0COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a0_a # atwd1_ainst_atwd_control_aadd_59_a0 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_aadd_59_a0 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_aadd_59_a0,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_59_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a1 = atwd1_ainst_atwd_control_adigitize_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_59_a0COUT
-- atwd1_ainst_atwd_control_aadd_59_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a0COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a1,
	cout => atwd1_ainst_atwd_control_aadd_59_a1COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a1_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a1) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_59_a1,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_59_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a2 = atwd1_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_59_a1COUT
-- atwd1_ainst_atwd_control_aadd_59_a2COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_59_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a2,
	cout => atwd1_ainst_atwd_control_aadd_59_a2COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_aadd_59_a2 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_aadd_59_a2 & atwd1_ainst_atwd_control_adigitize_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_59_a2,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	datac => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_59_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a3 = atwd1_ainst_atwd_control_adigitize_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_59_a2COUT
-- atwd1_ainst_atwd_control_aadd_59_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a2COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a3,
	cout => atwd1_ainst_atwd_control_aadd_59_a3COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a3_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a3) # !atwd1_ainst_atwd_control_adigitize_cnt_a3_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_59_a3,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a3_a);

atwd1_ainst_atwd_control_areduce_nor_45_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a214 = atwd1_ainst_atwd_control_adigitize_cnt_a0_a # atwd1_ainst_atwd_control_adigitize_cnt_a2_a # atwd1_ainst_atwd_control_adigitize_cnt_a3_a # atwd1_ainst_atwd_control_adigitize_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a214);

atwd1_ainst_atwd_control_aadd_59_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a4 = atwd1_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_59_a3COUT
-- atwd1_ainst_atwd_control_aadd_59_a4COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_59_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a4,
	cout => atwd1_ainst_atwd_control_aadd_59_a4COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a4 # atwd1_ainst_atwd_control_adigitize_cnt_a4_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a4_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datac => atwd1_ainst_atwd_control_aadd_59_a4,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_59_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a5 = atwd1_ainst_atwd_control_adigitize_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_59_a4COUT
-- atwd1_ainst_atwd_control_aadd_59_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a4COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a5,
	cout => atwd1_ainst_atwd_control_aadd_59_a5COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a5_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a5) # !atwd1_ainst_atwd_control_adigitize_cnt_a5_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_59_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a6 = atwd1_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_59_a5COUT
-- atwd1_ainst_atwd_control_aadd_59_a6COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_59_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a6,
	cout => atwd1_ainst_atwd_control_aadd_59_a6COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a6_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a6) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_59_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a7 = atwd1_ainst_atwd_control_adigitize_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_59_a6COUT
-- atwd1_ainst_atwd_control_aadd_59_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a6COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a7,
	cout => atwd1_ainst_atwd_control_aadd_59_a7COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a7_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a7) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a7_a);

atwd1_ainst_atwd_control_aadd_59_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a8 = atwd1_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_59_a7COUT
-- atwd1_ainst_atwd_control_aadd_59_a8COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_59_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a8,
	cout => atwd1_ainst_atwd_control_aadd_59_a8COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a8 # atwd1_ainst_atwd_control_adigitize_cnt_a8_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a8_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	datac => atwd1_ainst_atwd_control_aadd_59_a8,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_59_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a9 = atwd1_ainst_atwd_control_adigitize_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_59_a8COUT
-- atwd1_ainst_atwd_control_aadd_59_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a8COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a9,
	cout => atwd1_ainst_atwd_control_aadd_59_a9COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a9_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a9_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_aadd_59_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_59_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a10 = atwd1_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_59_a9COUT
-- atwd1_ainst_atwd_control_aadd_59_a10COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_59_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a10,
	cout => atwd1_ainst_atwd_control_aadd_59_a10COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a10 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a10_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_59_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a11 = atwd1_ainst_atwd_control_adigitize_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_59_a10COUT
-- atwd1_ainst_atwd_control_aadd_59_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a10COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a11,
	cout => atwd1_ainst_atwd_control_aadd_59_a11COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a11 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a11_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a11_a);

atwd1_ainst_atwd_control_areduce_nor_45_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a160 = atwd1_ainst_atwd_control_adigitize_cnt_a10_a # atwd1_ainst_atwd_control_adigitize_cnt_a11_a # atwd1_ainst_atwd_control_adigitize_cnt_a8_a # !atwd1_ainst_atwd_control_adigitize_cnt_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a160);

atwd1_ainst_atwd_control_aadd_59_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a12 = atwd1_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_59_a11COUT
-- atwd1_ainst_atwd_control_aadd_59_a12COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_59_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a12,
	cout => atwd1_ainst_atwd_control_aadd_59_a12COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a12_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a12) # !atwd1_ainst_atwd_control_adigitize_cnt_a12_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_59_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_59_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a13 = atwd1_ainst_atwd_control_adigitize_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_59_a12COUT
-- atwd1_ainst_atwd_control_aadd_59_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a12COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a13,
	cout => atwd1_ainst_atwd_control_aadd_59_a13COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a13 # atwd1_ainst_atwd_control_adigitize_cnt_a13_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a13_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd1_ainst_atwd_control_aadd_59_a13,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_59_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a14 = atwd1_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_59_a13COUT
-- atwd1_ainst_atwd_control_aadd_59_a14COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_59_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a14,
	cout => atwd1_ainst_atwd_control_aadd_59_a14COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a14 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a14_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_59_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a15 = atwd1_ainst_atwd_control_adigitize_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_59_a14COUT
-- atwd1_ainst_atwd_control_aadd_59_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a14COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a15,
	cout => atwd1_ainst_atwd_control_aadd_59_a15COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a15 # atwd1_ainst_atwd_control_adigitize_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd1_ainst_atwd_control_aadd_59_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a15_a);

atwd1_ainst_atwd_control_areduce_nor_45_a139_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a139 = atwd1_ainst_atwd_control_adigitize_cnt_a14_a # atwd1_ainst_atwd_control_adigitize_cnt_a15_a # atwd1_ainst_atwd_control_adigitize_cnt_a12_a # atwd1_ainst_atwd_control_adigitize_cnt_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a139);

atwd1_ainst_atwd_control_areduce_nor_45_a185_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a185 = atwd1_ainst_atwd_control_adigitize_cnt_a4_a # atwd1_ainst_atwd_control_adigitize_cnt_a7_a # atwd1_ainst_atwd_control_adigitize_cnt_a5_a # atwd1_ainst_atwd_control_adigitize_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a185);

atwd1_ainst_atwd_control_areduce_nor_45_a268_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a268 = atwd1_ainst_atwd_control_areduce_nor_45_a214 # atwd1_ainst_atwd_control_areduce_nor_45_a160 # atwd1_ainst_atwd_control_areduce_nor_45_a139 # atwd1_ainst_atwd_control_areduce_nor_45_a185

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_nor_45_a214,
	datab => atwd1_ainst_atwd_control_areduce_nor_45_a160,
	datac => atwd1_ainst_atwd_control_areduce_nor_45_a139,
	datad => atwd1_ainst_atwd_control_areduce_nor_45_a185,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a268);

atwd1_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a15 = DFFE(atwd1_ainst_atwd_control_aSelect_129_rtl_14_rtl_337_a1 # atwd1_ainst_atwd_control_astate_a9 & !atwd1_ainst_atwd_control_areduce_nor_45_a268 & !atwd1_ainst_atwd_control_areduce_nor_45_a263, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCCE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aSelect_129_rtl_14_rtl_337_a1,
	datac => atwd1_ainst_atwd_control_areduce_nor_45_a268,
	datad => atwd1_ainst_atwd_control_areduce_nor_45_a263,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a15);

atwd1_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a16 = DFFE(atwd1_ainst_atwd_control_astate_a15 & atwd1_ainst_atwd_readout_areadout_done_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a16);

atwd1_ainst_atwd_control_aSelect_133_rtl_16_rtl_339_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_133_rtl_16_rtl_339_a4 = atwd1_ainst_atwd_control_achannel_a0_a & atwd1_ainst_atwd_control_achannel_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_achannel_a0_a,
	datad => atwd1_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_133_rtl_16_rtl_339_a4);

atwd1_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a17 = DFFE(atwd1_ainst_atwd_control_astate_a17 & (atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync # atwd1_ainst_atwd_control_astate_a16 & atwd1_ainst_atwd_control_aSelect_133_rtl_16_rtl_339_a4) # !atwd1_ainst_atwd_control_astate_a17 & atwd1_ainst_atwd_control_astate_a16 & atwd1_ainst_atwd_control_aSelect_133_rtl_16_rtl_339_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datab => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd1_ainst_atwd_control_aSelect_133_rtl_16_rtl_339_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a17);

atwd1_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a13 = DFFE(atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a13);

atwd1_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a10 = DFFE(atwd1_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a14 # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig & atwd1_ainst_atwd_control_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFDC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd1_ainst_atwd_control_astate_a13,
	datac => atwd1_ainst_atwd_control_astate_a10,
	datad => atwd0_ainst_atwd_control_astate_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a10);

atwd1_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a19 = DFFE(atwd1_ainst_atwd_control_astate_a19 & (atwd1_ainst_atwd_control_astate_a10 & atwd1_ainst_atwd_trigger_aATWDTrigger_sig # !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync) # !atwd1_ainst_atwd_control_astate_a19 & atwd1_ainst_atwd_control_astate_a10 & atwd1_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datac => atwd1_ainst_atwd_control_astate_a10,
	datad => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a19);

atwd1_ainst_atwd_control_areduce_or_180_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_180_a0 = atwd0_ainst_atwd_control_astate_a8 & !atwd1_ainst_atwd_control_astate_a10 & !atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_control_astate_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a8,
	datab => atwd1_ainst_atwd_control_astate_a10,
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_180_a0);

atwd1_ainst_atwd_control_areduce_or_150_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_150_a7 = !atwd1_ainst_atwd_control_astate_a16 & !atwd1_ainst_atwd_control_astate_a13 & !atwd1_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datab => atwd1_ainst_atwd_control_astate_a13,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_150_a7);

atwd1_ainst_atwd_control_areduce_or_180_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_180 = atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_150_a7 # !atwd1_ainst_atwd_control_areduce_or_180_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd1_ainst_atwd_control_areduce_or_180_a0,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_150_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_180);

atwd1_ainst_atwd_control_aadd_43_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a0 = !atwd1_ainst_atwd_control_asettle_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_43_a0COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a0,
	cout => atwd1_ainst_atwd_control_aadd_43_a0COUT);

atwd1_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a0_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a0) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	datad => atwd1_ainst_atwd_control_aadd_43_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_43_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a1 = atwd1_ainst_atwd_control_asettle_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_43_a0COUT
-- atwd1_ainst_atwd_control_aadd_43_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a0COUT # !atwd1_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a1,
	cout => atwd1_ainst_atwd_control_aadd_43_a1COUT);

atwd1_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a1_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_aadd_43_a1 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a1_a & atwd1_ainst_atwd_control_aadd_43_a1 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	datab => atwd1_ainst_atwd_control_aadd_43_a1,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_43_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a2 = atwd1_ainst_atwd_control_asettle_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_43_a1COUT
-- atwd1_ainst_atwd_control_aadd_43_a2COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_43_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a2,
	cout => atwd1_ainst_atwd_control_aadd_43_a2COUT);

atwd1_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a2_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a2) # !atwd1_ainst_atwd_control_asettle_cnt_a2_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a2,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_43_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a3 = atwd1_ainst_atwd_control_asettle_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_43_a2COUT
-- atwd1_ainst_atwd_control_aadd_43_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a2COUT # !atwd1_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a3,
	cout => atwd1_ainst_atwd_control_aadd_43_a3COUT);

atwd1_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a3_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a3) # !atwd1_ainst_atwd_control_asettle_cnt_a3_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a3,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a3_a);

atwd1_ainst_atwd_control_aadd_43_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a4 = atwd1_ainst_atwd_control_asettle_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_43_a3COUT
-- atwd1_ainst_atwd_control_aadd_43_a4COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_43_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a4,
	cout => atwd1_ainst_atwd_control_aadd_43_a4COUT);

atwd1_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_aadd_43_a4 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a4_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_aadd_43_a4 & atwd1_ainst_atwd_control_asettle_cnt_a4_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_43_a4,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_43_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a5 = atwd1_ainst_atwd_control_asettle_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_43_a4COUT
-- atwd1_ainst_atwd_control_aadd_43_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a4COUT # !atwd1_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a5,
	cout => atwd1_ainst_atwd_control_aadd_43_a5COUT);

atwd1_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a5_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a5) # !atwd1_ainst_atwd_control_asettle_cnt_a5_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a5,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_43_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a6 = atwd1_ainst_atwd_control_asettle_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_43_a5COUT
-- atwd1_ainst_atwd_control_aadd_43_a6COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_43_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a6,
	cout => atwd1_ainst_atwd_control_aadd_43_a6COUT);

atwd1_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a6_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a6) # !atwd1_ainst_atwd_control_asettle_cnt_a6_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_aadd_43_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_43_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a7 = atwd1_ainst_atwd_control_asettle_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_43_a6COUT
-- atwd1_ainst_atwd_control_aadd_43_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a6COUT # !atwd1_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a7,
	cout => atwd1_ainst_atwd_control_aadd_43_a7COUT);

atwd1_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_aadd_43_a7 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a7_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_aadd_43_a7 & atwd1_ainst_atwd_control_asettle_cnt_a7_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_43_a7,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a7_a);

atwd1_ainst_atwd_control_aadd_43_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a8 = atwd1_ainst_atwd_control_asettle_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_43_a7COUT
-- atwd1_ainst_atwd_control_aadd_43_a8COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_43_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a8,
	cout => atwd1_ainst_atwd_control_aadd_43_a8COUT);

atwd1_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a8_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_aadd_43_a8 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a8_a & atwd1_ainst_atwd_control_aadd_43_a8 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	datab => atwd1_ainst_atwd_control_aadd_43_a8,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_43_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a9 = atwd1_ainst_atwd_control_asettle_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_43_a8COUT
-- atwd1_ainst_atwd_control_aadd_43_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a8COUT # !atwd1_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a9,
	cout => atwd1_ainst_atwd_control_aadd_43_a9COUT);

atwd1_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a9_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_aadd_43_a9 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a9_a & atwd1_ainst_atwd_control_aadd_43_a9 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	datab => atwd1_ainst_atwd_control_aadd_43_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_43_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a10 = atwd1_ainst_atwd_control_asettle_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_43_a9COUT
-- atwd1_ainst_atwd_control_aadd_43_a10COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_43_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a10,
	cout => atwd1_ainst_atwd_control_aadd_43_a10COUT);

atwd1_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_aadd_43_a10 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a10_a) # !atwd1_ainst_atwd_control_aadd_43_a10 & atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_43_a10,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_43_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a11 = atwd1_ainst_atwd_control_asettle_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_43_a10COUT
-- atwd1_ainst_atwd_control_aadd_43_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a10COUT # !atwd1_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a11,
	cout => atwd1_ainst_atwd_control_aadd_43_a11COUT);

atwd1_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_aadd_43_a11 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a11_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_aadd_43_a11 & atwd1_ainst_atwd_control_asettle_cnt_a11_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_43_a11,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a11_a);

atwd1_ainst_atwd_control_aadd_43_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a12 = atwd1_ainst_atwd_control_asettle_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_43_a11COUT
-- atwd1_ainst_atwd_control_aadd_43_a12COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_43_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a12,
	cout => atwd1_ainst_atwd_control_aadd_43_a12COUT);

atwd1_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a12 # atwd1_ainst_atwd_control_asettle_cnt_a12_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a12_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	datac => atwd1_ainst_atwd_control_aadd_43_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_43_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a13 = atwd1_ainst_atwd_control_asettle_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_43_a12COUT
-- atwd1_ainst_atwd_control_aadd_43_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a12COUT # !atwd1_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a13,
	cout => atwd1_ainst_atwd_control_aadd_43_a13COUT);

atwd1_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a13_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a13) # !atwd1_ainst_atwd_control_asettle_cnt_a13_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a13,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_43_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a14 = atwd1_ainst_atwd_control_asettle_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_43_a13COUT
-- atwd1_ainst_atwd_control_aadd_43_a14COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_43_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a14,
	cout => atwd1_ainst_atwd_control_aadd_43_a14COUT);

atwd1_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_aadd_43_a14 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a14_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_aadd_43_a14 & atwd1_ainst_atwd_control_asettle_cnt_a14_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_43_a14,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_43_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a15 = atwd1_ainst_atwd_control_asettle_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_43_a14COUT
-- atwd1_ainst_atwd_control_aadd_43_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a14COUT # !atwd1_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a15,
	cout => atwd1_ainst_atwd_control_aadd_43_a15COUT);

atwd1_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a15_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a15) # !atwd1_ainst_atwd_control_asettle_cnt_a15_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a15_a);

atwd1_ainst_atwd_control_aadd_43_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a16 = atwd1_ainst_atwd_control_asettle_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_43_a15COUT
-- atwd1_ainst_atwd_control_aadd_43_a16COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_43_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a16,
	cout => atwd1_ainst_atwd_control_aadd_43_a16COUT);

atwd1_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a16_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a16) # !atwd1_ainst_atwd_control_asettle_cnt_a16_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a16,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_43_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a17 = atwd1_ainst_atwd_control_asettle_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_43_a16COUT
-- atwd1_ainst_atwd_control_aadd_43_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a16COUT # !atwd1_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a17,
	cout => atwd1_ainst_atwd_control_aadd_43_a17COUT);

atwd1_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a17_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a17) # !atwd1_ainst_atwd_control_asettle_cnt_a17_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a17,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_43_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a18 = atwd1_ainst_atwd_control_asettle_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_43_a17COUT
-- atwd1_ainst_atwd_control_aadd_43_a18COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_43_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a18,
	cout => atwd1_ainst_atwd_control_aadd_43_a18COUT);

atwd1_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a18_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a18_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_43_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a19 = atwd1_ainst_atwd_control_asettle_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_43_a18COUT
-- atwd1_ainst_atwd_control_aadd_43_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a18COUT # !atwd1_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a19,
	cout => atwd1_ainst_atwd_control_aadd_43_a19COUT);

atwd1_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a19_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a19) # !atwd1_ainst_atwd_control_asettle_cnt_a19_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a19,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_43_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a20 = atwd1_ainst_atwd_control_asettle_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_43_a19COUT
-- atwd1_ainst_atwd_control_aadd_43_a20COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_43_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a20,
	cout => atwd1_ainst_atwd_control_aadd_43_a20COUT);

atwd1_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a20 # atwd1_ainst_atwd_control_asettle_cnt_a20_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a20_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	datac => atwd1_ainst_atwd_control_aadd_43_a20,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_43_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a21 = atwd1_ainst_atwd_control_asettle_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_43_a20COUT
-- atwd1_ainst_atwd_control_aadd_43_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a20COUT # !atwd1_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a21,
	cout => atwd1_ainst_atwd_control_aadd_43_a21COUT);

atwd1_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a21_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a21) # !atwd1_ainst_atwd_control_asettle_cnt_a21_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a21,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_43_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a22 = atwd1_ainst_atwd_control_asettle_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_43_a21COUT
-- atwd1_ainst_atwd_control_aadd_43_a22COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_43_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a22,
	cout => atwd1_ainst_atwd_control_aadd_43_a22COUT);

atwd1_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a22 # atwd1_ainst_atwd_control_asettle_cnt_a22_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a22_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd1_ainst_atwd_control_aadd_43_a22,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_43_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a23 = atwd1_ainst_atwd_control_asettle_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_43_a22COUT
-- atwd1_ainst_atwd_control_aadd_43_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a22COUT # !atwd1_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a23,
	cout => atwd1_ainst_atwd_control_aadd_43_a23COUT);

atwd1_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a23_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_aadd_43_a23 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a23_a & atwd1_ainst_atwd_control_aadd_43_a23 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datab => atwd1_ainst_atwd_control_aadd_43_a23,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a23_a);

atwd1_ainst_atwd_control_aadd_43_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a24 = atwd1_ainst_atwd_control_asettle_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_43_a23COUT
-- atwd1_ainst_atwd_control_aadd_43_a24COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_43_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a24,
	cout => atwd1_ainst_atwd_control_aadd_43_a24COUT);

atwd1_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a24_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a24) # !atwd1_ainst_atwd_control_asettle_cnt_a24_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a24,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_43_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a25 = atwd1_ainst_atwd_control_asettle_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_43_a24COUT
-- atwd1_ainst_atwd_control_aadd_43_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a24COUT # !atwd1_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a25,
	cout => atwd1_ainst_atwd_control_aadd_43_a25COUT);

atwd1_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_aadd_43_a25 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a25_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_aadd_43_a25 & atwd1_ainst_atwd_control_asettle_cnt_a25_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_43_a25,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_43_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a26 = atwd1_ainst_atwd_control_asettle_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_43_a25COUT
-- atwd1_ainst_atwd_control_aadd_43_a26COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_43_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a26,
	cout => atwd1_ainst_atwd_control_aadd_43_a26COUT);

atwd1_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a26 # atwd1_ainst_atwd_control_asettle_cnt_a26_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a26_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_aadd_43_a26,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_43_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a27 = atwd1_ainst_atwd_control_asettle_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_43_a26COUT
-- atwd1_ainst_atwd_control_aadd_43_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a26COUT # !atwd1_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a27,
	cout => atwd1_ainst_atwd_control_aadd_43_a27COUT);

atwd1_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a27_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_aadd_43_a27 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a27_a & atwd1_ainst_atwd_control_aadd_43_a27 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	datab => atwd1_ainst_atwd_control_aadd_43_a27,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a27_a);

atwd1_ainst_atwd_control_areduce_nor_29_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a100 = atwd1_ainst_atwd_control_asettle_cnt_a26_a # atwd1_ainst_atwd_control_asettle_cnt_a24_a # atwd1_ainst_atwd_control_asettle_cnt_a27_a # atwd1_ainst_atwd_control_asettle_cnt_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a100);

atwd1_ainst_atwd_control_areduce_nor_29_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a122 = atwd1_ainst_atwd_control_asettle_cnt_a19_a # atwd1_ainst_atwd_control_asettle_cnt_a16_a # atwd1_ainst_atwd_control_asettle_cnt_a18_a # atwd1_ainst_atwd_control_asettle_cnt_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a122);

atwd1_ainst_atwd_control_areduce_nor_29_a109_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a109 = atwd1_ainst_atwd_control_asettle_cnt_a21_a # atwd1_ainst_atwd_control_asettle_cnt_a20_a # atwd1_ainst_atwd_control_asettle_cnt_a23_a # atwd1_ainst_atwd_control_asettle_cnt_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a109);

atwd1_ainst_atwd_control_aadd_43_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a28 = atwd1_ainst_atwd_control_asettle_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_43_a27COUT
-- atwd1_ainst_atwd_control_aadd_43_a28COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_43_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a28,
	cout => atwd1_ainst_atwd_control_aadd_43_a28COUT);

atwd1_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a28_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a28) # !atwd1_ainst_atwd_control_asettle_cnt_a28_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a28,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_43_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a29 = atwd1_ainst_atwd_control_asettle_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_43_a28COUT
-- atwd1_ainst_atwd_control_aadd_43_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a28COUT # !atwd1_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a29,
	cout => atwd1_ainst_atwd_control_aadd_43_a29COUT);

atwd1_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a29_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_aadd_43_a29 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a29_a & atwd1_ainst_atwd_control_aadd_43_a29 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	datab => atwd1_ainst_atwd_control_aadd_43_a29,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_43_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a30 = atwd1_ainst_atwd_control_asettle_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_43_a29COUT
-- atwd1_ainst_atwd_control_aadd_43_a30COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_43_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a30,
	cout => atwd1_ainst_atwd_control_aadd_43_a30COUT);

atwd1_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a30_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_aadd_43_a30 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a30_a & atwd1_ainst_atwd_control_aadd_43_a30 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_aadd_43_a30,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_43_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a31 = atwd1_ainst_atwd_control_aadd_43_a30COUT $ atwd1_ainst_atwd_control_asettle_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a31);

atwd1_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a31_a # atwd1_ainst_atwd_control_aadd_43_a31 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_aadd_43_a31 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_aadd_43_a31,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a31_a);

atwd1_ainst_atwd_control_areduce_nor_29_a95_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a95 = atwd1_ainst_atwd_control_asettle_cnt_a30_a # atwd1_ainst_atwd_control_asettle_cnt_a28_a # atwd1_ainst_atwd_control_asettle_cnt_a29_a # atwd1_ainst_atwd_control_asettle_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a95);

atwd1_ainst_atwd_control_areduce_nor_29_a263_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a263 = atwd1_ainst_atwd_control_areduce_nor_29_a100 # atwd1_ainst_atwd_control_areduce_nor_29_a122 # atwd1_ainst_atwd_control_areduce_nor_29_a109 # atwd1_ainst_atwd_control_areduce_nor_29_a95

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_nor_29_a100,
	datab => atwd1_ainst_atwd_control_areduce_nor_29_a122,
	datac => atwd1_ainst_atwd_control_areduce_nor_29_a109,
	datad => atwd1_ainst_atwd_control_areduce_nor_29_a95,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a263);

atwd1_ainst_atwd_control_areduce_nor_29_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a160 = atwd1_ainst_atwd_control_asettle_cnt_a9_a # atwd1_ainst_atwd_control_asettle_cnt_a10_a # atwd1_ainst_atwd_control_asettle_cnt_a8_a # atwd1_ainst_atwd_control_asettle_cnt_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a160);

atwd1_ainst_atwd_control_areduce_nor_29_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a214 = atwd1_ainst_atwd_control_asettle_cnt_a3_a # atwd1_ainst_atwd_control_asettle_cnt_a1_a # atwd1_ainst_atwd_control_asettle_cnt_a2_a # atwd1_ainst_atwd_control_asettle_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a214);

atwd1_ainst_atwd_control_areduce_nor_29_a139_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a139 = atwd1_ainst_atwd_control_asettle_cnt_a14_a # atwd1_ainst_atwd_control_asettle_cnt_a13_a # atwd1_ainst_atwd_control_asettle_cnt_a15_a # atwd1_ainst_atwd_control_asettle_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a139);

atwd1_ainst_atwd_control_areduce_nor_29_a185_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a185 = atwd1_ainst_atwd_control_asettle_cnt_a4_a # atwd1_ainst_atwd_control_asettle_cnt_a5_a # atwd1_ainst_atwd_control_asettle_cnt_a6_a # !atwd1_ainst_atwd_control_asettle_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a185);

atwd1_ainst_atwd_control_areduce_nor_29_a268_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a268 = atwd1_ainst_atwd_control_areduce_nor_29_a160 # atwd1_ainst_atwd_control_areduce_nor_29_a214 # atwd1_ainst_atwd_control_areduce_nor_29_a139 # atwd1_ainst_atwd_control_areduce_nor_29_a185

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_nor_29_a160,
	datab => atwd1_ainst_atwd_control_areduce_nor_29_a214,
	datac => atwd1_ainst_atwd_control_areduce_nor_29_a139,
	datad => atwd1_ainst_atwd_control_areduce_nor_29_a185,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a268);

atwd1_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a18 = DFFE(atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_areduce_nor_29_a263 # atwd1_ainst_atwd_control_areduce_nor_29_a268), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_nor_29_a263,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_nor_29_a268,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a18);

atwd1_ainst_atwd_control_areduce_or_147_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_147_a0 = !atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_control_astate_a14 & !atwd1_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd1_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_147_a0);

atwd1_ainst_atwd_control_areduce_or_244_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_244_a11 = !atwd1_ainst_atwd_control_areduce_or_147_a1 # !atwd1_ainst_atwd_control_areduce_or_156_a0 # !atwd0_ainst_atwd_control_astate_a8 # !atwd1_ainst_atwd_control_areduce_or_147_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datab => atwd0_ainst_atwd_control_astate_a8,
	datac => atwd1_ainst_atwd_control_areduce_or_156_a0,
	datad => atwd1_ainst_atwd_control_areduce_or_147_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_244_a11);

atwd1_ainst_atwd_control_aadd_59_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a16 = atwd1_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_59_a15COUT
-- atwd1_ainst_atwd_control_aadd_59_a16COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_59_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a16,
	cout => atwd1_ainst_atwd_control_aadd_59_a16COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a16 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a16_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_59_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a17 = atwd1_ainst_atwd_control_adigitize_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_59_a16COUT
-- atwd1_ainst_atwd_control_aadd_59_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a16COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a17,
	cout => atwd1_ainst_atwd_control_aadd_59_a17COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a17_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a17) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_59_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a18 = atwd1_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_59_a17COUT
-- atwd1_ainst_atwd_control_aadd_59_a18COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_59_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a18,
	cout => atwd1_ainst_atwd_control_aadd_59_a18COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a18_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a18) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_59_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a19 = atwd1_ainst_atwd_control_adigitize_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_59_a18COUT
-- atwd1_ainst_atwd_control_aadd_59_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a18COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a19,
	cout => atwd1_ainst_atwd_control_aadd_59_a19COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a19_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a19) # !atwd1_ainst_atwd_control_adigitize_cnt_a19_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_59_a19,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_59_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a20 = atwd1_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_59_a19COUT
-- atwd1_ainst_atwd_control_aadd_59_a20COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_59_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a20,
	cout => atwd1_ainst_atwd_control_aadd_59_a20COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a20_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a20) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_59_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a21 = atwd1_ainst_atwd_control_adigitize_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_59_a20COUT
-- atwd1_ainst_atwd_control_aadd_59_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a20COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a21,
	cout => atwd1_ainst_atwd_control_aadd_59_a21COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a21_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a21) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_59_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a22 = atwd1_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_59_a21COUT
-- atwd1_ainst_atwd_control_aadd_59_a22COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_59_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a22,
	cout => atwd1_ainst_atwd_control_aadd_59_a22COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a22_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a22) # !atwd1_ainst_atwd_control_adigitize_cnt_a22_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_59_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a23 = atwd1_ainst_atwd_control_adigitize_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_59_a22COUT
-- atwd1_ainst_atwd_control_aadd_59_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a22COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a23,
	cout => atwd1_ainst_atwd_control_aadd_59_a23COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a23_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a23) # !atwd1_ainst_atwd_control_adigitize_cnt_a23_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a23_a);

atwd1_ainst_atwd_control_areduce_nor_45_a109_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a109 = atwd1_ainst_atwd_control_adigitize_cnt_a22_a # atwd1_ainst_atwd_control_adigitize_cnt_a21_a # atwd1_ainst_atwd_control_adigitize_cnt_a23_a # atwd1_ainst_atwd_control_adigitize_cnt_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a109);

atwd1_ainst_atwd_control_aadd_59_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a24 = atwd1_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_59_a23COUT
-- atwd1_ainst_atwd_control_aadd_59_a24COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_59_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a24,
	cout => atwd1_ainst_atwd_control_aadd_59_a24COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a24_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a24) # !atwd1_ainst_atwd_control_adigitize_cnt_a24_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_59_a24,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_59_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a25 = atwd1_ainst_atwd_control_adigitize_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_59_a24COUT
-- atwd1_ainst_atwd_control_aadd_59_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a24COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a25,
	cout => atwd1_ainst_atwd_control_aadd_59_a25COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a25_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a25) # !atwd1_ainst_atwd_control_adigitize_cnt_a25_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_59_a25,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_59_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a26 = atwd1_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_59_a25COUT
-- atwd1_ainst_atwd_control_aadd_59_a26COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_59_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a26,
	cout => atwd1_ainst_atwd_control_aadd_59_a26COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a26_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a26) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_59_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a27 = atwd1_ainst_atwd_control_adigitize_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_59_a26COUT
-- atwd1_ainst_atwd_control_aadd_59_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a26COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a27,
	cout => atwd1_ainst_atwd_control_aadd_59_a27COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a27_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a27) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a27_a);

atwd1_ainst_atwd_control_areduce_nor_45_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a100 = atwd1_ainst_atwd_control_adigitize_cnt_a24_a # atwd1_ainst_atwd_control_adigitize_cnt_a26_a # atwd1_ainst_atwd_control_adigitize_cnt_a25_a # atwd1_ainst_atwd_control_adigitize_cnt_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a100);

atwd1_ainst_atwd_control_areduce_nor_45_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a122 = atwd1_ainst_atwd_control_adigitize_cnt_a16_a # atwd1_ainst_atwd_control_adigitize_cnt_a17_a # atwd1_ainst_atwd_control_adigitize_cnt_a19_a # atwd1_ainst_atwd_control_adigitize_cnt_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a122);

atwd1_ainst_atwd_control_aadd_59_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a28 = atwd1_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_59_a27COUT
-- atwd1_ainst_atwd_control_aadd_59_a28COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_59_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a28,
	cout => atwd1_ainst_atwd_control_aadd_59_a28COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a28_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a28) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_59_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a29 = atwd1_ainst_atwd_control_adigitize_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_59_a28COUT
-- atwd1_ainst_atwd_control_aadd_59_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a28COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a29,
	cout => atwd1_ainst_atwd_control_aadd_59_a29COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a29_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a29) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_59_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a30 = atwd1_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_59_a29COUT
-- atwd1_ainst_atwd_control_aadd_59_a30COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_59_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a30,
	cout => atwd1_ainst_atwd_control_aadd_59_a30COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a30_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a30) # !atwd1_ainst_atwd_control_adigitize_cnt_a30_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_59_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a31 = atwd1_ainst_atwd_control_aadd_59_a30COUT $ atwd1_ainst_atwd_control_adigitize_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a31);

atwd1_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a31_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a31) # !atwd1_ainst_atwd_control_adigitize_cnt_a31_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a31_a);

atwd1_ainst_atwd_control_areduce_nor_45_a95_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a95 = atwd1_ainst_atwd_control_adigitize_cnt_a30_a # atwd1_ainst_atwd_control_adigitize_cnt_a29_a # atwd1_ainst_atwd_control_adigitize_cnt_a31_a # atwd1_ainst_atwd_control_adigitize_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a95);

atwd1_ainst_atwd_control_areduce_nor_45_a263_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a263 = atwd1_ainst_atwd_control_areduce_nor_45_a109 # atwd1_ainst_atwd_control_areduce_nor_45_a100 # atwd1_ainst_atwd_control_areduce_nor_45_a122 # atwd1_ainst_atwd_control_areduce_nor_45_a95

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_nor_45_a109,
	datab => atwd1_ainst_atwd_control_areduce_nor_45_a100,
	datac => atwd1_ainst_atwd_control_areduce_nor_45_a122,
	datad => atwd1_ainst_atwd_control_areduce_nor_45_a95,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a263);

atwd1_ainst_atwd_control_areduce_nor_45_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45 = atwd1_ainst_atwd_control_areduce_nor_45_a263 # atwd1_ainst_atwd_control_areduce_nor_45_a268

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_areduce_nor_45_a263,
	datad => atwd1_ainst_atwd_control_areduce_nor_45_a268,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45);

atwd1_ainst_atwd_control_areduce_nor_29_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29 = atwd1_ainst_atwd_control_areduce_nor_29_a263 # atwd1_ainst_atwd_control_areduce_nor_29_a268

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_areduce_nor_29_a263,
	datad => atwd1_ainst_atwd_control_areduce_nor_29_a268,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29);

atwd1_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a9 = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_areduce_nor_45 # atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_areduce_nor_29) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_areduce_nor_29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_nor_45,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_nor_29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a9);

atwd1_ainst_atwd_control_areduce_or_165_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_165_a12 = atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_165_a12);

atwd1_ainst_atwd_control_areduce_or_165_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_165_a0 = !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_165_a0);

atwd1_ainst_atwd_control_areduce_or_165_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_165 = atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_areduce_or_165_a12 # !atwd1_ainst_atwd_control_areduce_or_165_a0 # !atwd1_ainst_atwd_control_areduce_or_150_a7

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_150_a7,
	datac => atwd1_ainst_atwd_control_areduce_or_165_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_165_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_165);

atwd1_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_abusy_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_control_areduce_or_165 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFD5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a8,
	datab => atwd1_ainst_atwd_control_abusy_areg0,
	datac => atwd1_ainst_atwd_control_areduce_or_165,
	datad => atwd1_ainst_atwd_control_astate_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_abusy_areg0);

slaveregister_inst_acommand_0_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a8_a);

slaveregister_inst_acommand_0_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a10_a);

inst_atwd_ping_pong_aatwd1_read_done_dly_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_read_done_dly = DFFE(slaveregister_inst_acommand_0_local_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_read_done_dly);

inst_atwd_ping_pong_aSelect_100_rtl_364_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aSelect_100_rtl_364_a14 = slaveregister_inst_acommand_0_local_a10_a & !inst_atwd_ping_pong_aatwd1_read_done_dly

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a10_a,
	datad => inst_atwd_ping_pong_aatwd1_read_done_dly,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aSelect_100_rtl_364_a14);

inst_atwd_ping_pong_aatwd1_state_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_state_a10 = DFFE(slaveregister_inst_acommand_0_local_a15_a & (inst_atwd_ping_pong_aatwd1_state_a9 # inst_atwd_ping_pong_aatwd1_state_a10 & !inst_atwd_ping_pong_aSelect_100_rtl_364_a14), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_state_a10,
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datac => inst_atwd_ping_pong_aSelect_100_rtl_364_a14,
	datad => inst_atwd_ping_pong_aatwd1_state_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_state_a10);

inst_atwd_ping_pong_aatwd1_state_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_state_a11 = DFFE(slaveregister_inst_acommand_0_local_a15_a & (inst_atwd_ping_pong_aSelect_100_rtl_364_a14 & inst_atwd_ping_pong_aatwd1_state_a10 # !inst_atwd_ping_pong_aatwd0_state_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aSelect_100_rtl_364_a14,
	datab => inst_atwd_ping_pong_aatwd0_state_a8,
	datac => inst_atwd_ping_pong_aatwd1_state_a10,
	datad => slaveregister_inst_acommand_0_local_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_state_a11);

inst_atwd_ping_pong_aatwd1_state_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_state_a9 = DFFE(slaveregister_inst_acommand_0_local_a15_a & inst_atwd_ping_pong_aatwd1_state_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datad => inst_atwd_ping_pong_aatwd1_state_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_state_a9);

inst_atwd_ping_pong_aatwd1_pong_enable_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_pong_enable = DFFE(inst_atwd_ping_pong_aatwd1_state_a9 # inst_atwd_ping_pong_aatwd1_pong_enable & inst_atwd_ping_pong_aatwd1_state_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_pong_enable,
	datac => inst_atwd_ping_pong_aatwd1_state_a9,
	datad => inst_atwd_ping_pong_aatwd1_state_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_pong_enable);

slaveregister_inst_acommand_0_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a9_a);

inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2 = inst_atwd_ping_pong_aatwd1_pong_enable & !slaveregister_inst_acommand_0_local_a9_a & !slaveregister_inst_acommand_0_local_a15_a # !inst_atwd_ping_pong_aatwd1_pong_enable & (slaveregister_inst_acommand_0_local_a15_a # !slaveregister_inst_acommand_0_local_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5353",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_pong_enable,
	datab => slaveregister_inst_acommand_0_local_a9_a,
	datac => slaveregister_inst_acommand_0_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2);

atwd1_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_old = DFFE(inst_atwd_ping_pong_aatwd1_pong_enable & (slaveregister_inst_acommand_0_local_a15_a # slaveregister_inst_acommand_0_local_a9_a) # !inst_atwd_ping_pong_aatwd1_pong_enable & !slaveregister_inst_acommand_0_local_a15_a & slaveregister_inst_acommand_0_local_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_pong_enable,
	datac => slaveregister_inst_acommand_0_local_a15_a,
	datad => slaveregister_inst_acommand_0_local_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_old);

atwd1_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_sig = DFFE(atwd1_ainst_atwd_trigger_aenable_disc_sig & (!inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2 & !atwd1_ainst_atwd_trigger_aenable_disc_old # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig) # !atwd1_ainst_atwd_trigger_aenable_disc_sig & !inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2 & !atwd1_ainst_atwd_trigger_aenable_disc_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A3B",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datab => inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2,
	datac => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd1_ainst_atwd_trigger_aenable_disc_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_sig);

atwd1_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_acommand_0_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_old);

atwd1_ainst_atwd_trigger_ai_a41_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_ai_a41 = atwd1_ainst_atwd_trigger_aenable_disc_sig # slaveregister_inst_acommand_0_local_a8_a & !atwd1_ainst_atwd_trigger_aenable_old

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a8_a,
	datac => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datad => atwd1_ainst_atwd_trigger_aenable_old,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_ai_a41);

atwd1_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_control_astate_a12 # !atwd1_ainst_atwd_control_areduce_or_156_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a12,
	datab => atwd1_ainst_atwd_control_areset_trig_areg0,
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_areset_trig_areg0);

atwd1_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_trigger_aATWDTrigger_sig # !atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_trigger_ai_a41), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_trigger_ai_a41,
	datac => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd1_ainst_atwd_control_areset_trig_areg0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a);

atwd1_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), !inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adiscFF);

atwd1_ainst_atwd_trigger_ai_a137_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_ai_a137 = slaveregister_inst_acommand_0_local_a8_a & !atwd1_ainst_atwd_trigger_aenable_old

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a8_a,
	datad => atwd1_ainst_atwd_trigger_aenable_old,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_ai_a137);

atwd1_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(!atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_trigger_aATWDTrigger_sig # !atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_trigger_ai_a137), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_trigger_ai_a137,
	datac => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd1_ainst_atwd_control_areset_trig_areg0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a);

atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd1_ainst_atwd_trigger_alaunch_mode_a0_a # atwd1_ainst_atwd_trigger_alaunch_mode_a1_a & atwd1_ainst_atwd_trigger_adiscFF

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a,
	datac => atwd1_ainst_atwd_trigger_adiscFF,
	datad => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

com_DAC_TX_inst_aCOM_TX_SLEEP_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_TX_SLEEP_areg0 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_TX_SLEEP_areg0);

slaveregister_inst_acommand_0_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a24_a);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a0_a = DFFE(!inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a0_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a1_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a1_a $ inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a1_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a1_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a2_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a2_a $ !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a2_a & !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a2_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a2_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a3_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a3_a $ inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a3_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a3_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a4_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a4_a $ !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a4_a & !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a4_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a4_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a5_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a5_a $ inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a5_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a5_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a6_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a6_a $ !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a6_a & !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a6_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a6_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a7_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a7_a $ inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a7_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a7_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a7_a_aCOUT);

slaveregister_inst_acommand_1_local_a11_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a11_a_a32 = slaveregister_inst_acommand_3_local_a0_a_a115 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a0_a_a75 & slaveregister_inst_acommand_0_local_a30_a_a126

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a115,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a0_a_a75,
	datad => slaveregister_inst_acommand_0_local_a30_a_a126,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_1_local_a11_a_a32);

slaveregister_inst_acommand_1_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a16_a);

slaveregister_inst_acommand_1_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a17_a);

inst_fe_testpulse_aMux_5_rtl_533_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_533_a0 = slaveregister_inst_acommand_1_local_a17_a & (inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a6_a # slaveregister_inst_acommand_1_local_a16_a) # !slaveregister_inst_acommand_1_local_a17_a & !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a6_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a4_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_533_a0);

inst_fe_testpulse_aMux_5_rtl_533_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_533_a1 = inst_fe_testpulse_aMux_5_rtl_533_a0 & (inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a7_a # !slaveregister_inst_acommand_1_local_a16_a) # !inst_fe_testpulse_aMux_5_rtl_533_a0 & slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a7_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a5_a,
	datad => inst_fe_testpulse_aMux_5_rtl_533_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_533_a1);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a8_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a8_a $ !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a8_a & !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a8_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a8_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a9_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a9_a $ inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a9_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a9_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a10_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a10_a $ !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a10_a & !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a10_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a10_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a11_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a11_a $ inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a11_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a11_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_fe_testpulse_aMux_5_rtl_530_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_530_a0 = slaveregister_inst_acommand_1_local_a16_a & (inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a9_a # slaveregister_inst_acommand_1_local_a17_a) # !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a8_a & !slaveregister_inst_acommand_1_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a9_a,
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a8_a,
	datac => slaveregister_inst_acommand_1_local_a17_a,
	datad => slaveregister_inst_acommand_1_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_530_a0);

inst_fe_testpulse_aMux_5_rtl_530_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_530_a1 = inst_fe_testpulse_aMux_5_rtl_530_a0 & (inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a11_a # !slaveregister_inst_acommand_1_local_a17_a) # !inst_fe_testpulse_aMux_5_rtl_530_a0 & slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a17_a,
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a11_a,
	datac => inst_fe_testpulse_aMux_5_rtl_530_a0,
	datad => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_530_a1);

slaveregister_inst_acommand_1_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a19_a);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a12_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a12_a $ !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a12_a & !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a12_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a12_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a13_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a13_a $ inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a13_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a13_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a14_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a14_a $ !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a14_a & !inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a14_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a14_a,
	cout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a15_a = DFFE(inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a14_a_aCOUT $ inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a15_a,
	cin => inst_fe_testpulse_acnt_rtl_379_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a15_a);

inst_fe_testpulse_aMux_5_rtl_531_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_531_a0 = slaveregister_inst_acommand_1_local_a17_a & (inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a14_a # slaveregister_inst_acommand_1_local_a16_a) # !slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a12_a & !slaveregister_inst_acommand_1_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a12_a,
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a14_a,
	datac => slaveregister_inst_acommand_1_local_a17_a,
	datad => slaveregister_inst_acommand_1_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_531_a0);

inst_fe_testpulse_aMux_5_rtl_531_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_531_a1 = inst_fe_testpulse_aMux_5_rtl_531_a0 & (inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a15_a # !slaveregister_inst_acommand_1_local_a16_a) # !inst_fe_testpulse_aMux_5_rtl_531_a0 & slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a16_a,
	datab => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a15_a,
	datac => inst_fe_testpulse_aMux_5_rtl_531_a0,
	datad => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_531_a1);

slaveregister_inst_acommand_1_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a18_a);

inst_fe_testpulse_aMux_5_rtl_529_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_529_a0 = slaveregister_inst_acommand_1_local_a18_a & (slaveregister_inst_acommand_1_local_a19_a # inst_fe_testpulse_aMux_5_rtl_531_a1) # !slaveregister_inst_acommand_1_local_a18_a & inst_fe_testpulse_aMux_5_rtl_530_a1 & !slaveregister_inst_acommand_1_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_530_a1,
	datab => slaveregister_inst_acommand_1_local_a19_a,
	datac => inst_fe_testpulse_aMux_5_rtl_531_a1,
	datad => slaveregister_inst_acommand_1_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_529_a0);

inst_fe_testpulse_aMux_5_rtl_532_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_532_a0 = slaveregister_inst_acommand_1_local_a16_a & (inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a1_a # slaveregister_inst_acommand_1_local_a17_a) # !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a0_a & !slaveregister_inst_acommand_1_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a1_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a0_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_532_a0);

inst_fe_testpulse_aMux_5_rtl_532_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_532_a1 = inst_fe_testpulse_aMux_5_rtl_532_a0 & (inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a3_a # !slaveregister_inst_acommand_1_local_a17_a) # !inst_fe_testpulse_aMux_5_rtl_532_a0 & slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a3_a,
	datab => slaveregister_inst_acommand_1_local_a17_a,
	datac => inst_fe_testpulse_acnt_rtl_379_awysi_counter_asload_path_a2_a,
	datad => inst_fe_testpulse_aMux_5_rtl_532_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_532_a1);

inst_fe_testpulse_acnt_o_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_o = DFFE(inst_fe_testpulse_aMux_5_rtl_529_a0 & (inst_fe_testpulse_aMux_5_rtl_533_a1 # !slaveregister_inst_acommand_1_local_a19_a) # !inst_fe_testpulse_aMux_5_rtl_529_a0 & slaveregister_inst_acommand_1_local_a19_a & inst_fe_testpulse_aMux_5_rtl_532_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_533_a1,
	datab => inst_fe_testpulse_aMux_5_rtl_529_a0,
	datac => slaveregister_inst_acommand_1_local_a19_a,
	datad => inst_fe_testpulse_aMux_5_rtl_532_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_o);

inst_fe_testpulse_acnt_oo_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_oo = DFFE(inst_fe_testpulse_acnt_o, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_oo);

inst_fe_testpulse_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a0 = inst_fe_testpulse_acnt_o $ inst_fe_testpulse_acnt_oo

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	datad => inst_fe_testpulse_acnt_oo,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_ai_a0);

inst_fe_testpulse_atick_old_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old = DFFE(inst_fe_testpulse_acnt_o $ inst_fe_testpulse_acnt_oo, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	datad => inst_fe_testpulse_acnt_oo,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old);

inst_fe_testpulse_atick_old0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old0 = DFFE(inst_fe_testpulse_atick_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_atick_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old0);

inst_fe_testpulse_atick_old1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old1 = DFFE(inst_fe_testpulse_atick_old0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_atick_old0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old1);

inst_fe_testpulse_ai_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a5 = DFFE(!inst_fe_testpulse_ai_a0 & !inst_fe_testpulse_atick_old0 & !inst_fe_testpulse_atick_old1 & !inst_fe_testpulse_atick_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_ai_a0,
	datab => inst_fe_testpulse_atick_old0,
	datac => inst_fe_testpulse_atick_old1,
	datad => inst_fe_testpulse_atick_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_ai_a5);

slaveregister_inst_acommand_1_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a0_a);

com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0 = !com_DAC_TX_inst_acnt_a0_a
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0COUT = CARRY(com_DAC_TX_inst_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0,
	cout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0COUT);

com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5 = com_DAC_TX_inst_acnt_a5_a $ com_DAC_TX_inst_aup $ !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4COUT
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5COUT = CARRY(com_DAC_TX_inst_acnt_a5_a & com_DAC_TX_inst_aup & !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4COUT # !com_DAC_TX_inst_acnt_a5_a & (com_DAC_TX_inst_aup # !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a5_a,
	datab => com_DAC_TX_inst_aup,
	cin => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5,
	cout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5COUT);

com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6 = com_DAC_TX_inst_acnt_a6_a $ com_DAC_TX_inst_aup $ com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5COUT
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6COUT = CARRY(com_DAC_TX_inst_acnt_a6_a & (!com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5COUT # !com_DAC_TX_inst_aup) # !com_DAC_TX_inst_acnt_a6_a & !com_DAC_TX_inst_aup & !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a6_a,
	datab => com_DAC_TX_inst_aup,
	cin => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6,
	cout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6COUT);

com_DAC_TX_inst_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a6_a = DFFE(com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6 & slaveregister_inst_acommand_1_local_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_ai_a271)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_ai_a271,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a6_a);

com_DAC_TX_inst_areduce_nor_14_a23_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14_a23 = com_DAC_TX_inst_acnt_a7_a # !com_DAC_TX_inst_acnt_a4_a # !com_DAC_TX_inst_acnt_a6_a # !com_DAC_TX_inst_acnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a7_a,
	datab => com_DAC_TX_inst_acnt_a5_a,
	datac => com_DAC_TX_inst_acnt_a6_a,
	datad => com_DAC_TX_inst_acnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14_a23);

com_DAC_TX_inst_areduce_nor_14_a28_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_14_a28 = !com_DAC_TX_inst_acnt_a1_a # !com_DAC_TX_inst_acnt_a0_a # !com_DAC_TX_inst_acnt_a3_a # !com_DAC_TX_inst_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	datab => com_DAC_TX_inst_acnt_a3_a,
	datac => com_DAC_TX_inst_acnt_a0_a,
	datad => com_DAC_TX_inst_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_14_a28);

com_DAC_TX_inst_ai_a218_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a218 = com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_14_a23 # com_DAC_TX_inst_areduce_nor_14_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_areduce_nor_14_a23,
	datad => com_DAC_TX_inst_areduce_nor_14_a28,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a218);

slaveregister_inst_acommand_1_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a1_a);

com_DAC_TX_inst_ai_a271_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a271 = slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a218 # com_DAC_TX_inst_ai_a219) # !slaveregister_inst_acommand_1_local_a0_a & !slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C8FB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a218,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_ai_a219,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a271);

com_DAC_TX_inst_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a0_a = DFFE(com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0 & slaveregister_inst_acommand_1_local_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_ai_a271)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_ai_a271,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a0_a);

com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1 = com_DAC_TX_inst_acnt_a1_a $ com_DAC_TX_inst_aup $ !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0COUT
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1COUT = CARRY(com_DAC_TX_inst_acnt_a1_a & com_DAC_TX_inst_aup & !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0COUT # !com_DAC_TX_inst_acnt_a1_a & (com_DAC_TX_inst_aup # !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a1_a,
	datab => com_DAC_TX_inst_aup,
	cin => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1,
	cout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1COUT);

com_DAC_TX_inst_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a1_a = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_ai_a271)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_ai_a271,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a1_a);

com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2 = com_DAC_TX_inst_acnt_a2_a $ com_DAC_TX_inst_aup $ com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1COUT
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2COUT = CARRY(com_DAC_TX_inst_acnt_a2_a & (!com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1COUT # !com_DAC_TX_inst_aup) # !com_DAC_TX_inst_acnt_a2_a & !com_DAC_TX_inst_aup & !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	datab => com_DAC_TX_inst_aup,
	cin => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2,
	cout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2COUT);

com_DAC_TX_inst_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a2_a = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_ai_a271)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_ai_a271,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a2_a);

com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3 = com_DAC_TX_inst_acnt_a3_a $ com_DAC_TX_inst_aup $ !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2COUT
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3COUT = CARRY(com_DAC_TX_inst_acnt_a3_a & com_DAC_TX_inst_aup & !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2COUT # !com_DAC_TX_inst_acnt_a3_a & (com_DAC_TX_inst_aup # !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a3_a,
	datab => com_DAC_TX_inst_aup,
	cin => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3,
	cout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3COUT);

com_DAC_TX_inst_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a3_a = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_ai_a271)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_ai_a271,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a3_a);

com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4 = com_DAC_TX_inst_acnt_a4_a $ com_DAC_TX_inst_aup $ com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3COUT
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4COUT = CARRY(com_DAC_TX_inst_acnt_a4_a & (!com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3COUT # !com_DAC_TX_inst_aup) # !com_DAC_TX_inst_acnt_a4_a & !com_DAC_TX_inst_aup & !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	datab => com_DAC_TX_inst_aup,
	cin => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4,
	cout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4COUT);

com_DAC_TX_inst_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a4_a = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_ai_a271)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_ai_a271,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a4_a);

com_DAC_TX_inst_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a5_a = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_ai_a271)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_ai_a271,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a5_a);

com_DAC_TX_inst_areduce_nor_25_a23_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_25_a23 = com_DAC_TX_inst_acnt_a5_a # com_DAC_TX_inst_acnt_a6_a # com_DAC_TX_inst_acnt_a4_a # !com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a7_a,
	datab => com_DAC_TX_inst_acnt_a5_a,
	datac => com_DAC_TX_inst_acnt_a6_a,
	datad => com_DAC_TX_inst_acnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_25_a23);

com_DAC_TX_inst_areduce_nor_25_a28_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_25_a28 = com_DAC_TX_inst_acnt_a2_a # com_DAC_TX_inst_acnt_a3_a # com_DAC_TX_inst_acnt_a0_a # com_DAC_TX_inst_acnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a2_a,
	datab => com_DAC_TX_inst_acnt_a3_a,
	datac => com_DAC_TX_inst_acnt_a0_a,
	datad => com_DAC_TX_inst_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_25_a28);

com_DAC_TX_inst_ai_a219_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a219 = !com_DAC_TX_inst_aup & (com_DAC_TX_inst_areduce_nor_25_a23 # com_DAC_TX_inst_areduce_nor_25_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3330",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_aup,
	datac => com_DAC_TX_inst_areduce_nor_25_a23,
	datad => com_DAC_TX_inst_areduce_nor_25_a28,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a219);

com_DAC_TX_inst_aup_a0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aup_a0 = !com_DAC_TX_inst_ai_a219 & !com_DAC_TX_inst_ai_a218 & slaveregister_inst_acommand_1_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a219,
	datac => com_DAC_TX_inst_ai_a218,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aup_a0);

com_DAC_TX_inst_aup_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aup = DFFE(!com_DAC_TX_inst_aup, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_aup_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => com_DAC_TX_inst_aup,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_aup_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aup);

com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a7_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a7 = com_DAC_TX_inst_aup $ com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6COUT $ com_DAC_TX_inst_acnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_aup,
	datad => com_DAC_TX_inst_acnt_a7_a,
	cin => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a7);

com_DAC_TX_inst_acnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_acnt_a7_a = DFFE(slaveregister_inst_acommand_1_local_a0_a & !com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_ai_a271)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_ai_a271,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_acnt_a7_a);

com_DAC_TX_inst_ai_a586_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a586 = com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a7 # !com_DAC_TX_inst_ai_a218 & (com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a7 # !com_DAC_TX_inst_ai_a219 & !com_DAC_TX_inst_acnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD01",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a7_a,
	datab => com_DAC_TX_inst_ai_a218,
	datac => com_DAC_TX_inst_ai_a219,
	datad => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a586);

com_DAC_TX_inst_await_cnt_l_a10_a_a115_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a10_a_a115 = slaveregister_inst_acommand_1_local_a1_a & !slaveregister_inst_acommand_1_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_await_cnt_l_a10_a_a115);

com_DAC_TX_inst_aadd_49_rtl_287_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_49_rtl_287_a5 = com_DAC_TX_inst_await_cnt_a1_a $ !com_DAC_TX_inst_await_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_a1_a,
	datad => com_DAC_TX_inst_await_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_49_rtl_287_a5);

com_DAC_TX_inst_ai_a4120_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4120 = com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_astate_a10 & com_DAC_TX_inst_areduce_nor_65 & !com_DAC_TX_inst_aadd_49_rtl_287_a5 # !com_DAC_TX_inst_astate_a8 & (!com_DAC_TX_inst_aadd_49_rtl_287_a5 # !com_DAC_TX_inst_areduce_nor_65)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "03B3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_areduce_nor_65,
	datad => com_DAC_TX_inst_aadd_49_rtl_287_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4120);

com_DAC_TX_inst_aadd_90_rtl_288_a0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a0 = !com_DAC_TX_inst_await_cnt_l_a0_a
-- com_DAC_TX_inst_aadd_90_rtl_288_a0COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a0,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a0COUT);

com_DAC_TX_inst_ai_a548_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a548 = com_DAC_TX_inst_astate_a10 & (!com_DAC_TX_inst_areduce_nor_65_a39 # !com_DAC_TX_inst_await_cnt_a3_a) # !com_DAC_TX_inst_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2FAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_await_cnt_a3_a,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_areduce_nor_65_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a548);

com_DAC_TX_inst_await_cnt_l_a10_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a10_a_a0 = slaveregister_inst_acommand_1_local_a1_a & !slaveregister_inst_acommand_1_local_a0_a & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0202",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_await_cnt_l_a10_a_a0);

com_DAC_TX_inst_await_cnt_l_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a0_a = DFFE(com_DAC_TX_inst_aadd_90_rtl_288_a0 & (com_DAC_TX_inst_aSelect_126_rtl_367_a49 # com_DAC_TX_inst_ai_a548 & com_DAC_TX_inst_await_cnt_l_a0_a) # !com_DAC_TX_inst_aadd_90_rtl_288_a0 & com_DAC_TX_inst_ai_a548 & com_DAC_TX_inst_await_cnt_l_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_90_rtl_288_a0,
	datab => com_DAC_TX_inst_ai_a548,
	datac => com_DAC_TX_inst_await_cnt_l_a0_a,
	datad => com_DAC_TX_inst_aSelect_126_rtl_367_a49,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a0_a);

com_DAC_TX_inst_aadd_90_rtl_288_a1_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a1 = com_DAC_TX_inst_await_cnt_l_a1_a $ !com_DAC_TX_inst_aadd_90_rtl_288_a0COUT
-- com_DAC_TX_inst_aadd_90_rtl_288_a1COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a1_a & !com_DAC_TX_inst_aadd_90_rtl_288_a0COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a1_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a1,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a1COUT);

com_DAC_TX_inst_aadd_90_rtl_288_a2_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a2 = com_DAC_TX_inst_await_cnt_l_a2_a $ com_DAC_TX_inst_aadd_90_rtl_288_a1COUT
-- com_DAC_TX_inst_aadd_90_rtl_288_a2COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a2_a # !com_DAC_TX_inst_aadd_90_rtl_288_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a2_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a2,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a2COUT);

com_DAC_TX_inst_aSelect_141_a104_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_141_a104 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_await_cnt_l_a2_a # !com_DAC_TX_inst_areduce_nor_65) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_areduce_nor_65,
	datad => com_DAC_TX_inst_await_cnt_l_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_141_a104);

com_DAC_TX_inst_await_cnt_l_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a2_a = DFFE(com_DAC_TX_inst_aSelect_141_a104 # com_DAC_TX_inst_aSelect_126_rtl_367_a49 & com_DAC_TX_inst_aadd_90_rtl_288_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_126_rtl_367_a49,
	datac => com_DAC_TX_inst_aadd_90_rtl_288_a2,
	datad => com_DAC_TX_inst_aSelect_141_a104,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a2_a);

com_DAC_TX_inst_aadd_90_rtl_288_a3_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a3 = com_DAC_TX_inst_await_cnt_l_a3_a $ !com_DAC_TX_inst_aadd_90_rtl_288_a2COUT
-- com_DAC_TX_inst_aadd_90_rtl_288_a3COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a3_a & !com_DAC_TX_inst_aadd_90_rtl_288_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a3_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a3,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a3COUT);

com_DAC_TX_inst_aSelect_140_a104_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_140_a104 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_await_cnt_l_a3_a # !com_DAC_TX_inst_areduce_nor_65) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_areduce_nor_65,
	datad => com_DAC_TX_inst_await_cnt_l_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_140_a104);

com_DAC_TX_inst_await_cnt_l_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a3_a = DFFE(com_DAC_TX_inst_aSelect_140_a104 # com_DAC_TX_inst_aadd_90_rtl_288_a3 & com_DAC_TX_inst_aSelect_126_rtl_367_a49, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_90_rtl_288_a3,
	datac => com_DAC_TX_inst_aSelect_140_a104,
	datad => com_DAC_TX_inst_aSelect_126_rtl_367_a49,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a3_a);

com_DAC_TX_inst_aSelect_137_a104_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_137_a104 = com_DAC_TX_inst_await_cnt_l_a6_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a6_a & !com_DAC_TX_inst_areduce_nor_65 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F530",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_65,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_l_a6_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_137_a104);

com_DAC_TX_inst_aSelect_138_a104_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_138_a104 = com_DAC_TX_inst_await_cnt_l_a5_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a5_a & !com_DAC_TX_inst_areduce_nor_65 & com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F530",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_65,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_await_cnt_l_a5_a,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_138_a104);

com_DAC_TX_inst_aadd_90_rtl_288_a4_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a4 = com_DAC_TX_inst_await_cnt_l_a4_a $ com_DAC_TX_inst_aadd_90_rtl_288_a3COUT
-- com_DAC_TX_inst_aadd_90_rtl_288_a4COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a4_a # !com_DAC_TX_inst_aadd_90_rtl_288_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a4_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a4,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a4COUT);

com_DAC_TX_inst_aSelect_139_a104_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_139_a104 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_await_cnt_l_a4_a # !com_DAC_TX_inst_areduce_nor_65) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0DC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_await_cnt_l_a4_a,
	datad => com_DAC_TX_inst_areduce_nor_65,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_139_a104);

com_DAC_TX_inst_await_cnt_l_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a4_a = DFFE(com_DAC_TX_inst_aSelect_139_a104 # com_DAC_TX_inst_aSelect_126_rtl_367_a49 & com_DAC_TX_inst_aadd_90_rtl_288_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_aSelect_126_rtl_367_a49,
	datac => com_DAC_TX_inst_aadd_90_rtl_288_a4,
	datad => com_DAC_TX_inst_aSelect_139_a104,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a4_a);

com_DAC_TX_inst_aadd_90_rtl_288_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a5 = com_DAC_TX_inst_await_cnt_l_a5_a $ !com_DAC_TX_inst_aadd_90_rtl_288_a4COUT
-- com_DAC_TX_inst_aadd_90_rtl_288_a5COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a5_a & !com_DAC_TX_inst_aadd_90_rtl_288_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a5_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a5,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a5COUT);

com_DAC_TX_inst_await_cnt_l_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a5_a = DFFE(com_DAC_TX_inst_aSelect_138_a104 # com_DAC_TX_inst_aSelect_126_rtl_367_a49 & com_DAC_TX_inst_aadd_90_rtl_288_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_aSelect_138_a104,
	datac => com_DAC_TX_inst_aSelect_126_rtl_367_a49,
	datad => com_DAC_TX_inst_aadd_90_rtl_288_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a5_a);

com_DAC_TX_inst_aadd_90_rtl_288_a6_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a6 = com_DAC_TX_inst_await_cnt_l_a6_a $ com_DAC_TX_inst_aadd_90_rtl_288_a5COUT
-- com_DAC_TX_inst_aadd_90_rtl_288_a6COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a6_a # !com_DAC_TX_inst_aadd_90_rtl_288_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_l_a6_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a6,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a6COUT);

com_DAC_TX_inst_await_cnt_l_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a6_a = DFFE(com_DAC_TX_inst_aSelect_137_a104 # com_DAC_TX_inst_aSelect_126_rtl_367_a49 & com_DAC_TX_inst_aadd_90_rtl_288_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_aSelect_137_a104,
	datac => com_DAC_TX_inst_aSelect_126_rtl_367_a49,
	datad => com_DAC_TX_inst_aadd_90_rtl_288_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a6_a);

com_DAC_TX_inst_areduce_nor_87_a52_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_87_a52 = com_DAC_TX_inst_await_cnt_l_a3_a # com_DAC_TX_inst_await_cnt_l_a6_a # com_DAC_TX_inst_await_cnt_l_a4_a # com_DAC_TX_inst_await_cnt_l_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a3_a,
	datab => com_DAC_TX_inst_await_cnt_l_a6_a,
	datac => com_DAC_TX_inst_await_cnt_l_a4_a,
	datad => com_DAC_TX_inst_await_cnt_l_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_87_a52);

com_DAC_TX_inst_ai_a624_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a624 = !com_DAC_TX_inst_areduce_nor_87_a52 & !com_DAC_TX_inst_areduce_nor_87_a47 & !com_DAC_TX_inst_areduce_nor_87_a61 # !com_DAC_TX_inst_await_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F1F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_87_a52,
	datab => com_DAC_TX_inst_areduce_nor_87_a47,
	datac => com_DAC_TX_inst_await_cnt_a1_a,
	datad => com_DAC_TX_inst_areduce_nor_87_a61,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a624);

com_DAC_TX_inst_await_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a1_a = DFFE(slaveregister_inst_acommand_1_local_a1_a & !com_DAC_TX_inst_ai_a4120 & (!com_DAC_TX_inst_ai_a624 # !com_DAC_TX_inst_astate_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "020A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_ai_a4120,
	datad => com_DAC_TX_inst_ai_a624,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a1_a);

com_DAC_TX_inst_aadd_49_rtl_287_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_49_rtl_287_a10 = com_DAC_TX_inst_await_cnt_a2_a $ (!com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_await_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_await_cnt_a1_a,
	datad => com_DAC_TX_inst_await_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_49_rtl_287_a10);

com_DAC_TX_inst_ai_a564_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a564 = !com_DAC_TX_inst_aadd_49_rtl_287_a10 & (com_DAC_TX_inst_astate_a10 & com_DAC_TX_inst_areduce_nor_65 # !com_DAC_TX_inst_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0D05",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_aadd_49_rtl_287_a10,
	datad => com_DAC_TX_inst_areduce_nor_65,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a564);

com_DAC_TX_inst_ai_a4062_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4062 = slaveregister_inst_acommand_1_local_a1_a & (com_DAC_TX_inst_astate_a8 # com_DAC_TX_inst_areduce_nor_65)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_areduce_nor_65,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4062);

com_DAC_TX_inst_ai_a615_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a615 = !com_DAC_TX_inst_areduce_nor_87_a61 & !com_DAC_TX_inst_areduce_nor_87_a47 & !com_DAC_TX_inst_areduce_nor_87_a52 # !com_DAC_TX_inst_await_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F1F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_87_a61,
	datab => com_DAC_TX_inst_areduce_nor_87_a47,
	datac => com_DAC_TX_inst_await_cnt_a2_a,
	datad => com_DAC_TX_inst_areduce_nor_87_a52,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a615);

com_DAC_TX_inst_await_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a2_a = DFFE(!com_DAC_TX_inst_ai_a564 & com_DAC_TX_inst_ai_a4062 & (!com_DAC_TX_inst_ai_a615 # !com_DAC_TX_inst_astate_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1030",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => com_DAC_TX_inst_ai_a564,
	datac => com_DAC_TX_inst_ai_a4062,
	datad => com_DAC_TX_inst_ai_a615,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a2_a);

com_DAC_TX_inst_areduce_nor_65_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_65 = com_DAC_TX_inst_await_cnt_a0_a # !com_DAC_TX_inst_await_cnt_a2_a # !com_DAC_TX_inst_await_cnt_a1_a # !com_DAC_TX_inst_await_cnt_a3_a
-- com_DAC_TX_inst_areduce_nor_65_a43 = com_DAC_TX_inst_await_cnt_a0_a # !com_DAC_TX_inst_await_cnt_a2_a # !com_DAC_TX_inst_await_cnt_a1_a # !com_DAC_TX_inst_await_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a3_a,
	datab => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_await_cnt_a1_a,
	datad => com_DAC_TX_inst_await_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_65,
	cascout => com_DAC_TX_inst_areduce_nor_65_a43);

com_DAC_TX_inst_ai_a4155_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4155 = (!com_DAC_TX_inst_await_cnt_a0_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8)) & CASCADE(com_DAC_TX_inst_areduce_nor_65_a43)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00AF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_await_cnt_a0_a,
	cascin => com_DAC_TX_inst_areduce_nor_65_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4155);

com_DAC_TX_inst_await_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a0_a = DFFE(slaveregister_inst_acommand_1_local_a1_a & (com_DAC_TX_inst_ai_a4155 # com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_aSelect_126_rtl_367_a49), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_ai_a4155,
	datad => com_DAC_TX_inst_aSelect_126_rtl_367_a49,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a0_a);

com_DAC_TX_inst_areduce_nor_65_a39_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_65_a39 = !com_DAC_TX_inst_await_cnt_a0_a & com_DAC_TX_inst_await_cnt_a1_a & com_DAC_TX_inst_await_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_await_cnt_a0_a,
	datac => com_DAC_TX_inst_await_cnt_a1_a,
	datad => com_DAC_TX_inst_await_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_65_a39);

com_DAC_TX_inst_ai_a554_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a554 = com_DAC_TX_inst_await_cnt_a3_a & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_areduce_nor_65_a39 # !com_DAC_TX_inst_await_cnt_a3_a & !com_DAC_TX_inst_areduce_nor_65_a39 & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A45",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_a3_a,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_areduce_nor_65_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a554);

com_DAC_TX_inst_ai_a606_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a606 = !com_DAC_TX_inst_areduce_nor_87_a61 & !com_DAC_TX_inst_areduce_nor_87_a47 & !com_DAC_TX_inst_areduce_nor_87_a52 # !com_DAC_TX_inst_await_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F1F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_87_a61,
	datab => com_DAC_TX_inst_areduce_nor_87_a47,
	datac => com_DAC_TX_inst_await_cnt_a3_a,
	datad => com_DAC_TX_inst_areduce_nor_87_a52,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a606);

com_DAC_TX_inst_await_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_a3_a = DFFE(!com_DAC_TX_inst_ai_a554 & com_DAC_TX_inst_ai_a4062 & (!com_DAC_TX_inst_ai_a606 # !com_DAC_TX_inst_astate_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1030",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => com_DAC_TX_inst_ai_a554,
	datac => com_DAC_TX_inst_ai_a4062,
	datad => com_DAC_TX_inst_ai_a606,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_a3_a);

com_DAC_TX_inst_astate_a133_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a133 = com_DAC_TX_inst_astate_a10 & (slaveregister_inst_acommand_1_local_a0_a # slaveregister_inst_acommand_1_local_a1_a & com_DAC_TX_inst_areduce_nor_65)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => com_DAC_TX_inst_areduce_nor_65,
	datac => com_DAC_TX_inst_astate_a10,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_astate_a133);

com_DAC_TX_inst_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a10 = DFFE(com_DAC_TX_inst_astate_a133 # !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a10_a_a115 & !com_DAC_TX_inst_areduce_nor_65, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_await_cnt_l_a10_a_a115,
	datac => com_DAC_TX_inst_areduce_nor_65,
	datad => com_DAC_TX_inst_astate_a133,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_astate_a10);

com_DAC_TX_inst_aSelect_142_a104_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_142_a104 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_await_cnt_l_a1_a # !com_DAC_TX_inst_areduce_nor_65) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_areduce_nor_65,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_await_cnt_l_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_142_a104);

com_DAC_TX_inst_await_cnt_l_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a1_a = DFFE(com_DAC_TX_inst_aSelect_142_a104 # com_DAC_TX_inst_aSelect_126_rtl_367_a49 & com_DAC_TX_inst_aadd_90_rtl_288_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_126_rtl_367_a49,
	datac => com_DAC_TX_inst_aSelect_142_a104,
	datad => com_DAC_TX_inst_aadd_90_rtl_288_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a1_a);

com_DAC_TX_inst_areduce_nor_87_a61_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_87_a61 = com_DAC_TX_inst_await_cnt_l_a1_a # com_DAC_TX_inst_await_cnt_l_a2_a # com_DAC_TX_inst_await_cnt_l_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a1_a,
	datac => com_DAC_TX_inst_await_cnt_l_a2_a,
	datad => com_DAC_TX_inst_await_cnt_l_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_87_a61);

com_DAC_TX_inst_areduce_nor_87_a77_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_87_a77 = com_DAC_TX_inst_areduce_nor_87_a47 # com_DAC_TX_inst_areduce_nor_87_a61 # com_DAC_TX_inst_areduce_nor_87_a52

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_87_a47,
	datac => com_DAC_TX_inst_areduce_nor_87_a61,
	datad => com_DAC_TX_inst_areduce_nor_87_a52,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_87_a77);

com_DAC_TX_inst_aSelect_135_a104_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_135_a104 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_await_cnt_l_a8_a # !com_DAC_TX_inst_areduce_nor_65) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_areduce_nor_65,
	datad => com_DAC_TX_inst_await_cnt_l_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_135_a104);

com_DAC_TX_inst_aSelect_136_a104_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_136_a104 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_await_cnt_l_a7_a # !com_DAC_TX_inst_areduce_nor_65) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a10,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_areduce_nor_65,
	datad => com_DAC_TX_inst_await_cnt_l_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_136_a104);

com_DAC_TX_inst_aadd_90_rtl_288_a7_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a7 = com_DAC_TX_inst_await_cnt_l_a7_a $ !com_DAC_TX_inst_aadd_90_rtl_288_a6COUT
-- com_DAC_TX_inst_aadd_90_rtl_288_a7COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a7_a & !com_DAC_TX_inst_aadd_90_rtl_288_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a7_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a7,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a7COUT);

com_DAC_TX_inst_await_cnt_l_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a7_a = DFFE(com_DAC_TX_inst_aSelect_136_a104 # com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_areduce_nor_87_a77 & com_DAC_TX_inst_aadd_90_rtl_288_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => com_DAC_TX_inst_areduce_nor_87_a77,
	datac => com_DAC_TX_inst_aSelect_136_a104,
	datad => com_DAC_TX_inst_aadd_90_rtl_288_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a7_a);

com_DAC_TX_inst_aadd_90_rtl_288_a8_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a8 = com_DAC_TX_inst_await_cnt_l_a8_a $ com_DAC_TX_inst_aadd_90_rtl_288_a7COUT
-- com_DAC_TX_inst_aadd_90_rtl_288_a8COUT = CARRY(com_DAC_TX_inst_await_cnt_l_a8_a # !com_DAC_TX_inst_aadd_90_rtl_288_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a8_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a8,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a8COUT);

com_DAC_TX_inst_await_cnt_l_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a8_a = DFFE(com_DAC_TX_inst_aSelect_135_a104 # com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_areduce_nor_87_a77 & com_DAC_TX_inst_aadd_90_rtl_288_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => com_DAC_TX_inst_areduce_nor_87_a77,
	datac => com_DAC_TX_inst_aSelect_135_a104,
	datad => com_DAC_TX_inst_aadd_90_rtl_288_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a8_a);

com_DAC_TX_inst_aSelect_134_a104_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_134_a104 = com_DAC_TX_inst_await_cnt_l_a9_a & (com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8) # !com_DAC_TX_inst_await_cnt_l_a9_a & com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_areduce_nor_65

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a9_a,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_areduce_nor_65,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_134_a104);

com_DAC_TX_inst_aadd_90_rtl_288_a9_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a9 = com_DAC_TX_inst_await_cnt_l_a9_a $ !com_DAC_TX_inst_aadd_90_rtl_288_a8COUT
-- com_DAC_TX_inst_aadd_90_rtl_288_a9COUT = CARRY(!com_DAC_TX_inst_await_cnt_l_a9_a & !com_DAC_TX_inst_aadd_90_rtl_288_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a9_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a9,
	cout => com_DAC_TX_inst_aadd_90_rtl_288_a9COUT);

com_DAC_TX_inst_await_cnt_l_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a9_a = DFFE(com_DAC_TX_inst_aSelect_134_a104 # com_DAC_TX_inst_areduce_nor_87_a77 & com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_90_rtl_288_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_87_a77,
	datab => com_DAC_TX_inst_aSelect_134_a104,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_aadd_90_rtl_288_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a9_a);

com_DAC_TX_inst_aSelect_133_a105_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_133_a105 = com_DAC_TX_inst_astate_a10 & (com_DAC_TX_inst_await_cnt_l_a10_a # !com_DAC_TX_inst_areduce_nor_65) # !com_DAC_TX_inst_astate_a10 & !com_DAC_TX_inst_astate_a8 & com_DAC_TX_inst_await_cnt_l_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0DC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_await_cnt_l_a10_a,
	datad => com_DAC_TX_inst_areduce_nor_65,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_133_a105);

com_DAC_TX_inst_aadd_90_rtl_288_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aadd_90_rtl_288_a10 = com_DAC_TX_inst_aadd_90_rtl_288_a9COUT $ com_DAC_TX_inst_await_cnt_l_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => com_DAC_TX_inst_await_cnt_l_a10_a,
	cin => com_DAC_TX_inst_aadd_90_rtl_288_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aadd_90_rtl_288_a10);

com_DAC_TX_inst_await_cnt_l_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_await_cnt_l_a10_a = DFFE(com_DAC_TX_inst_aSelect_133_a105 # com_DAC_TX_inst_areduce_nor_87_a77 & com_DAC_TX_inst_astate_a9 & com_DAC_TX_inst_aadd_90_rtl_288_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , com_DAC_TX_inst_await_cnt_l_a10_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_133_a105,
	datab => com_DAC_TX_inst_areduce_nor_87_a77,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_aadd_90_rtl_288_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => com_DAC_TX_inst_await_cnt_l_a10_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_await_cnt_l_a10_a);

com_DAC_TX_inst_areduce_nor_87_a47_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_areduce_nor_87_a47 = com_DAC_TX_inst_await_cnt_l_a8_a # com_DAC_TX_inst_await_cnt_l_a9_a # com_DAC_TX_inst_await_cnt_l_a10_a # com_DAC_TX_inst_await_cnt_l_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_await_cnt_l_a8_a,
	datab => com_DAC_TX_inst_await_cnt_l_a9_a,
	datac => com_DAC_TX_inst_await_cnt_l_a10_a,
	datad => com_DAC_TX_inst_await_cnt_l_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_areduce_nor_87_a47);

com_DAC_TX_inst_aSelect_126_rtl_367_a49_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_126_rtl_367_a49 = com_DAC_TX_inst_astate_a9 & (com_DAC_TX_inst_areduce_nor_87_a47 # com_DAC_TX_inst_areduce_nor_87_a61 # com_DAC_TX_inst_areduce_nor_87_a52)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_87_a47,
	datab => com_DAC_TX_inst_areduce_nor_87_a61,
	datac => com_DAC_TX_inst_areduce_nor_87_a52,
	datad => com_DAC_TX_inst_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_126_rtl_367_a49);

com_DAC_TX_inst_ai_a212_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a212 = com_DAC_TX_inst_astate_a9 & slaveregister_inst_acommand_1_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_astate_a9,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a212);

com_DAC_TX_inst_aSelect_133_a5_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aSelect_133_a5 = com_DAC_TX_inst_astate_a10 & com_DAC_TX_inst_await_cnt_a3_a & com_DAC_TX_inst_areduce_nor_65_a39

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_astate_a10,
	datac => com_DAC_TX_inst_await_cnt_a3_a,
	datad => com_DAC_TX_inst_areduce_nor_65_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_aSelect_133_a5);

com_DAC_TX_inst_astate_a28_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a28 = com_DAC_TX_inst_astate_a9 # com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF3",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_astate_a9,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	cascout => com_DAC_TX_inst_astate_a28);

com_DAC_TX_inst_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a9 = DFFE((com_DAC_TX_inst_ai_a212 # com_DAC_TX_inst_await_cnt_l_a10_a_a115 & (com_DAC_TX_inst_aSelect_126_rtl_367_a49 # com_DAC_TX_inst_aSelect_133_a5)) & CASCADE(com_DAC_TX_inst_astate_a28), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aSelect_126_rtl_367_a49,
	datab => com_DAC_TX_inst_ai_a212,
	datac => com_DAC_TX_inst_aSelect_133_a5,
	datad => com_DAC_TX_inst_await_cnt_l_a10_a_a115,
	cascin => com_DAC_TX_inst_astate_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_astate_a9);

com_DAC_TX_inst_ai_a545_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a545 = !com_DAC_TX_inst_astate_a8 & (slaveregister_inst_acommand_1_local_a0_a # !com_DAC_TX_inst_areduce_nor_65_a39 # !com_DAC_TX_inst_await_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a0_a,
	datab => com_DAC_TX_inst_await_cnt_a3_a,
	datac => com_DAC_TX_inst_astate_a8,
	datad => com_DAC_TX_inst_areduce_nor_65_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a545);

com_DAC_TX_inst_anormal_a10_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_anormal_a10 = !com_DAC_TX_inst_areduce_nor_87_a61 & com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_areduce_nor_87_a47 & !com_DAC_TX_inst_areduce_nor_87_a52

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_areduce_nor_87_a61,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_areduce_nor_87_a47,
	datad => com_DAC_TX_inst_areduce_nor_87_a52,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_anormal_a10);

com_DAC_TX_inst_ai_a601_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a601 = com_DAC_TX_inst_ai_a545 # !slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_anormal_a10 # !slaveregister_inst_acommand_1_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a545,
	datab => com_DAC_TX_inst_anormal_a10,
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a601);

com_DAC_TX_inst_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_astate_a8 = DFFE(com_DAC_TX_inst_astate_a8 & !com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_astate_a10 # !com_DAC_TX_inst_ai_a601, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "02FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a8,
	datab => com_DAC_TX_inst_astate_a9,
	datac => com_DAC_TX_inst_astate_a10,
	datad => com_DAC_TX_inst_ai_a601,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_astate_a8);

com_DAC_TX_inst_anormal_a0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_anormal_a0 = com_DAC_TX_inst_astate_a9 & !com_DAC_TX_inst_areduce_nor_87_a77 & !slaveregister_inst_acommand_1_local_a0_a & slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => com_DAC_TX_inst_areduce_nor_87_a77,
	datac => slaveregister_inst_acommand_1_local_a0_a,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_anormal_a0);

com_DAC_TX_inst_anormal_aI : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_anormal = DFFE(!com_DAC_TX_inst_anormal, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , com_DAC_TX_inst_anormal_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => com_DAC_TX_inst_anormal,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => com_DAC_TX_inst_anormal_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_anormal);

com_DAC_TX_inst_ai_a4080_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4080 = com_DAC_TX_inst_anormal & !com_DAC_TX_inst_astate_a8 # !com_DAC_TX_inst_anormal & com_DAC_TX_inst_astate_a10 # !slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7F75",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_anormal,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4080);

com_DAC_TX_inst_aCOM_DB_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a13_a_areg0 = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_ai_a586 # !slaveregister_inst_acommand_1_local_a0_a & (com_DAC_TX_inst_ai_a4080 # com_DAC_TX_inst_astate_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a586,
	datab => com_DAC_TX_inst_ai_a4080,
	datac => com_DAC_TX_inst_astate_a9,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a13_a_areg0);

com_DAC_TX_inst_ai_a4063_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a4063 = com_DAC_TX_inst_astate_a8 & (com_DAC_TX_inst_anormal # !com_DAC_TX_inst_astate_a10) # !com_DAC_TX_inst_astate_a8 & !com_DAC_TX_inst_anormal & !com_DAC_TX_inst_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => com_DAC_TX_inst_astate_a8,
	datac => com_DAC_TX_inst_anormal,
	datad => com_DAC_TX_inst_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a4063);

com_DAC_TX_inst_ai_a449_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a449 = com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6 # !com_DAC_TX_inst_ai_a219 & (com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6 # !com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_acnt_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a6,
	datab => com_DAC_TX_inst_ai_a219,
	datac => com_DAC_TX_inst_acnt_a6_a,
	datad => com_DAC_TX_inst_ai_a218,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a449);

com_DAC_TX_inst_aCOM_DB_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a12_a_areg0 = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_ai_a449 # !slaveregister_inst_acommand_1_local_a0_a & !com_DAC_TX_inst_ai_a4063 & slaveregister_inst_acommand_1_local_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4063,
	datab => com_DAC_TX_inst_ai_a449,
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a12_a_areg0);

com_DAC_TX_inst_ai_a459_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a459 = com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5 # !com_DAC_TX_inst_ai_a218 & (com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5 # !com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a218,
	datab => com_DAC_TX_inst_acnt_a5_a,
	datac => com_DAC_TX_inst_ai_a219,
	datad => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a459);

com_DAC_TX_inst_aCOM_DB_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a11_a_areg0 = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_ai_a459 # !slaveregister_inst_acommand_1_local_a0_a & !com_DAC_TX_inst_ai_a4063 & slaveregister_inst_acommand_1_local_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4063,
	datab => com_DAC_TX_inst_ai_a459,
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a11_a_areg0);

com_DAC_TX_inst_ai_a469_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a469 = com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4 # !com_DAC_TX_inst_ai_a219 & (com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4 # !com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_acnt_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_acnt_a4_a,
	datab => com_DAC_TX_inst_ai_a219,
	datac => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a4,
	datad => com_DAC_TX_inst_ai_a218,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a469);

com_DAC_TX_inst_aCOM_DB_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a10_a_areg0 = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_ai_a469 # !slaveregister_inst_acommand_1_local_a0_a & !com_DAC_TX_inst_ai_a4063 & slaveregister_inst_acommand_1_local_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a4063,
	datab => com_DAC_TX_inst_ai_a469,
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a10_a_areg0);

com_DAC_TX_inst_ai_a479_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a479 = com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3 # !com_DAC_TX_inst_ai_a218 & (com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3 # !com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a218,
	datab => com_DAC_TX_inst_acnt_a3_a,
	datac => com_DAC_TX_inst_ai_a219,
	datad => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a479);

com_DAC_TX_inst_aCOM_DB_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a9_a_areg0 = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_ai_a479 # !slaveregister_inst_acommand_1_local_a0_a & slaveregister_inst_acommand_1_local_a1_a & !com_DAC_TX_inst_ai_a4063, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_ai_a479,
	datad => com_DAC_TX_inst_ai_a4063,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a9_a_areg0);

com_DAC_TX_inst_ai_a489_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a489 = com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2 # !com_DAC_TX_inst_ai_a219 & (com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2 # !com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_acnt_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a219,
	datab => com_DAC_TX_inst_acnt_a2_a,
	datac => com_DAC_TX_inst_ai_a218,
	datad => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a489);

com_DAC_TX_inst_aCOM_DB_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a8_a_areg0 = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_ai_a489 # !slaveregister_inst_acommand_1_local_a0_a & slaveregister_inst_acommand_1_local_a1_a & !com_DAC_TX_inst_ai_a4063, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE02",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_ai_a4063,
	datad => com_DAC_TX_inst_ai_a489,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a8_a_areg0);

com_DAC_TX_inst_ai_a499_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a499 = com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1 # !com_DAC_TX_inst_ai_a219 & (com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1 # !com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_ai_a219,
	datab => com_DAC_TX_inst_acnt_a1_a,
	datac => com_DAC_TX_inst_ai_a218,
	datad => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a499);

com_DAC_TX_inst_aCOM_DB_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a7_a_areg0 = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_ai_a499 # !slaveregister_inst_acommand_1_local_a0_a & slaveregister_inst_acommand_1_local_a1_a & !com_DAC_TX_inst_ai_a4063, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE02",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a1_a,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => com_DAC_TX_inst_ai_a4063,
	datad => com_DAC_TX_inst_ai_a499,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a7_a_areg0);

com_DAC_TX_inst_ai_a509_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_ai_a509 = com_DAC_TX_inst_ai_a219 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0 # !com_DAC_TX_inst_ai_a219 & (com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0 # !com_DAC_TX_inst_ai_a218 & com_DAC_TX_inst_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_aadd_15_rtl_370_rtl_934_a0,
	datab => com_DAC_TX_inst_ai_a219,
	datac => com_DAC_TX_inst_acnt_a0_a,
	datad => com_DAC_TX_inst_ai_a218,
	devclrn => devclrn,
	devpor => devpor,
	combout => com_DAC_TX_inst_ai_a509);

com_DAC_TX_inst_aCOM_DB_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- com_DAC_TX_inst_aCOM_DB_a6_a_areg0 = DFFE(slaveregister_inst_acommand_1_local_a0_a & com_DAC_TX_inst_ai_a509 # !slaveregister_inst_acommand_1_local_a0_a & !com_DAC_TX_inst_astate_a9 & slaveregister_inst_acommand_1_local_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => com_DAC_TX_inst_astate_a9,
	datab => com_DAC_TX_inst_ai_a509,
	datac => slaveregister_inst_acommand_1_local_a1_a,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => com_DAC_TX_inst_aCOM_DB_a6_a_areg0);

slaveregister_inst_acommand_1_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a9_a);

slaveregister_inst_acommand_1_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a11_a);

inst_rs486_aHDV_RxENA_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aHDV_RxENA_areg0 = DFFE(slaveregister_inst_acommand_1_local_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , !slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_1_local_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => NOT_slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_aHDV_RxENA_areg0);

a_aGND_aI : apex20ke_lcell 
-- Equation(s):
-- a_aGND = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aGND);

inst_rs486_areduce_nor_3_a122_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a122 = inst_rs486_acount_a15_a # inst_rs486_acount_a14_a # inst_rs486_acount_a13_a # inst_rs486_acount_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a15_a,
	datab => inst_rs486_acount_a14_a,
	datac => inst_rs486_acount_a13_a,
	datad => inst_rs486_acount_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a122);

inst_rs486_aSelect_164_rtl_313_rtl_320_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aSelect_164_rtl_313_rtl_320_a0 = !inst_rs486_astate_a10 & inst_rs486_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_astate_a10,
	datad => inst_rs486_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_aSelect_164_rtl_313_rtl_320_a0);

inst_rs486_acount_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a0_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & !inst_rs486_acount_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a0_a_aCOUT = CARRY(inst_rs486_acount_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a0_a,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a0_a,
	cout => inst_rs486_acount_a0_a_aCOUT);

inst_rs486_acount_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a1_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a1_a $ !inst_rs486_acount_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a1_a_aCOUT = CARRY(!inst_rs486_acount_a1_a & !inst_rs486_acount_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a1_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a1_a,
	cout => inst_rs486_acount_a1_a_aCOUT);

inst_rs486_acount_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a2_a = DFFE((inst_rs486_areduce_nor_3 & inst_rs486_aSelect_164_rtl_313_rtl_320_a0) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a2_a $ inst_rs486_acount_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a2_a_aCOUT = CARRY(!inst_rs486_acount_a1_a_aCOUT # !inst_rs486_acount_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a2_a,
	datac => inst_rs486_aSelect_164_rtl_313_rtl_320_a0,
	cin => inst_rs486_acount_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a2_a,
	cout => inst_rs486_acount_a2_a_aCOUT);

inst_rs486_acount_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a3_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a3_a $ !inst_rs486_acount_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a3_a_aCOUT = CARRY(!inst_rs486_acount_a3_a & !inst_rs486_acount_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a3_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a3_a,
	cout => inst_rs486_acount_a3_a_aCOUT);

inst_rs486_acount_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a4_a = DFFE((inst_rs486_areduce_nor_3 & inst_rs486_astate_a9) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a4_a $ inst_rs486_acount_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a4_a_aCOUT = CARRY(inst_rs486_acount_a4_a # !inst_rs486_acount_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a4_a,
	datac => inst_rs486_astate_a9,
	cin => inst_rs486_acount_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a4_a,
	cout => inst_rs486_acount_a4_a_aCOUT);

inst_rs486_acount_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a5_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a5_a $ !inst_rs486_acount_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a5_a_aCOUT = CARRY(!inst_rs486_acount_a5_a & !inst_rs486_acount_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a5_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a5_a,
	cout => inst_rs486_acount_a5_a_aCOUT);

inst_rs486_acount_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a6_a = DFFE((inst_rs486_areduce_nor_3 & inst_rs486_astate_a9) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a6_a $ inst_rs486_acount_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a6_a_aCOUT = CARRY(inst_rs486_acount_a6_a # !inst_rs486_acount_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a6_a,
	datac => inst_rs486_astate_a9,
	cin => inst_rs486_acount_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a6_a,
	cout => inst_rs486_acount_a6_a_aCOUT);

inst_rs486_acount_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a7_a = DFFE((inst_rs486_areduce_nor_3 & inst_rs486_astate_a9) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a7_a $ !inst_rs486_acount_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a7_a_aCOUT = CARRY(!inst_rs486_acount_a7_a & !inst_rs486_acount_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a7_a,
	datac => inst_rs486_astate_a9,
	cin => inst_rs486_acount_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a7_a,
	cout => inst_rs486_acount_a7_a_aCOUT);

inst_rs486_acount_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a8_a = DFFE((inst_rs486_areduce_nor_3 & inst_rs486_astate_a9) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a8_a $ inst_rs486_acount_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a8_a_aCOUT = CARRY(inst_rs486_acount_a8_a # !inst_rs486_acount_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a8_a,
	datac => inst_rs486_astate_a9,
	cin => inst_rs486_acount_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a8_a,
	cout => inst_rs486_acount_a8_a_aCOUT);

inst_rs486_acount_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a9_a = DFFE((inst_rs486_areduce_nor_3 & inst_rs486_astate_a9) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a9_a $ !inst_rs486_acount_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a9_a_aCOUT = CARRY(!inst_rs486_acount_a9_a & !inst_rs486_acount_a8_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a9_a,
	datac => inst_rs486_astate_a9,
	cin => inst_rs486_acount_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a9_a,
	cout => inst_rs486_acount_a9_a_aCOUT);

inst_rs486_areduce_nor_3_a109_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a109 = inst_rs486_acount_a9_a # inst_rs486_acount_a10_a # inst_rs486_acount_a8_a # inst_rs486_acount_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a9_a,
	datab => inst_rs486_acount_a10_a,
	datac => inst_rs486_acount_a8_a,
	datad => inst_rs486_acount_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a109);

inst_rs486_areduce_nor_3_a95_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a95 = inst_rs486_acount_a3_a # inst_rs486_acount_a1_a # inst_rs486_acount_a0_a # !inst_rs486_acount_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a3_a,
	datab => inst_rs486_acount_a1_a,
	datac => inst_rs486_acount_a2_a,
	datad => inst_rs486_acount_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a95);

inst_rs486_areduce_nor_3_a100_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a100 = inst_rs486_acount_a5_a # inst_rs486_acount_a7_a # inst_rs486_acount_a4_a # inst_rs486_acount_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a5_a,
	datab => inst_rs486_acount_a7_a,
	datac => inst_rs486_acount_a4_a,
	datad => inst_rs486_acount_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a100);

inst_rs486_areduce_nor_3_a263_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a263 = inst_rs486_areduce_nor_3_a122 # inst_rs486_areduce_nor_3_a109 # inst_rs486_areduce_nor_3_a95 # inst_rs486_areduce_nor_3_a100

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_areduce_nor_3_a122,
	datab => inst_rs486_areduce_nor_3_a109,
	datac => inst_rs486_areduce_nor_3_a95,
	datad => inst_rs486_areduce_nor_3_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a263);

inst_rs486_apulse_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_apulse_a11 = !inst_rs486_areduce_nor_3_a268 & inst_rs486_astate_a10 & slaveregister_inst_acommand_1_local_a11_a & !inst_rs486_areduce_nor_3_a263

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_areduce_nor_3_a268,
	datab => inst_rs486_astate_a10,
	datac => slaveregister_inst_acommand_1_local_a11_a,
	datad => inst_rs486_areduce_nor_3_a263,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_apulse_a11);

inst_rs486_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_astate_a8 = DFFE(!inst_rs486_apulse_a11 & (inst_rs486_astate_a8 # slaveregister_inst_acommand_1_local_a11_a & inst_rs486_areduce_nor_3), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a11_a,
	datab => inst_rs486_areduce_nor_3,
	datac => inst_rs486_apulse_a11,
	datad => inst_rs486_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_astate_a8);

inst_rs486_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_astate_a9 = DFFE(inst_rs486_areduce_nor_3 & (slaveregister_inst_acommand_1_local_a11_a & !inst_rs486_astate_a8 # !slaveregister_inst_acommand_1_local_a11_a & inst_rs486_astate_a9) # !inst_rs486_areduce_nor_3 & inst_rs486_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4CEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_areduce_nor_3,
	datab => inst_rs486_astate_a9,
	datac => slaveregister_inst_acommand_1_local_a11_a,
	datad => inst_rs486_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_astate_a9);

inst_rs486_acount_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a10_a = DFFE((inst_rs486_areduce_nor_3 & inst_rs486_astate_a9) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a10_a $ inst_rs486_acount_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a10_a_aCOUT = CARRY(inst_rs486_acount_a10_a # !inst_rs486_acount_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a10_a,
	datac => inst_rs486_astate_a9,
	cin => inst_rs486_acount_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a10_a,
	cout => inst_rs486_acount_a10_a_aCOUT);

inst_rs486_acount_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a11_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a11_a $ !inst_rs486_acount_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a11_a_aCOUT = CARRY(!inst_rs486_acount_a11_a & !inst_rs486_acount_a10_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a11_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a11_a,
	cout => inst_rs486_acount_a11_a_aCOUT);

inst_rs486_acount_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a12_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a12_a $ inst_rs486_acount_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a12_a_aCOUT = CARRY(inst_rs486_acount_a12_a # !inst_rs486_acount_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a12_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a12_a,
	cout => inst_rs486_acount_a12_a_aCOUT);

inst_rs486_acount_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a13_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a13_a $ !inst_rs486_acount_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a13_a_aCOUT = CARRY(!inst_rs486_acount_a13_a & !inst_rs486_acount_a12_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a13_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a13_a,
	cout => inst_rs486_acount_a13_a_aCOUT);

inst_rs486_acount_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a14_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a14_a $ inst_rs486_acount_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a14_a_aCOUT = CARRY(inst_rs486_acount_a14_a # !inst_rs486_acount_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a14_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a14_a,
	cout => inst_rs486_acount_a14_a_aCOUT);

inst_rs486_acount_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a15_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a15_a $ !inst_rs486_acount_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a15_a_aCOUT = CARRY(!inst_rs486_acount_a15_a & !inst_rs486_acount_a14_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a15_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a15_a,
	cout => inst_rs486_acount_a15_a_aCOUT);

inst_rs486_acount_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a16_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a16_a $ inst_rs486_acount_a15_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a16_a_aCOUT = CARRY(inst_rs486_acount_a16_a # !inst_rs486_acount_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a16_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a15_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a16_a,
	cout => inst_rs486_acount_a16_a_aCOUT);

inst_rs486_acount_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a17_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a17_a $ !inst_rs486_acount_a16_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a17_a_aCOUT = CARRY(!inst_rs486_acount_a17_a & !inst_rs486_acount_a16_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a17_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a16_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a17_a,
	cout => inst_rs486_acount_a17_a_aCOUT);

inst_rs486_acount_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a18_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a18_a $ inst_rs486_acount_a17_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a18_a_aCOUT = CARRY(inst_rs486_acount_a18_a # !inst_rs486_acount_a17_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a18_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a17_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a18_a,
	cout => inst_rs486_acount_a18_a_aCOUT);

inst_rs486_acount_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a19_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a19_a $ !inst_rs486_acount_a18_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a19_a_aCOUT = CARRY(!inst_rs486_acount_a19_a & !inst_rs486_acount_a18_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a19_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a18_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a19_a,
	cout => inst_rs486_acount_a19_a_aCOUT);

inst_rs486_acount_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a20_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a20_a $ inst_rs486_acount_a19_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a20_a_aCOUT = CARRY(inst_rs486_acount_a20_a # !inst_rs486_acount_a19_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a20_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a19_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a20_a,
	cout => inst_rs486_acount_a20_a_aCOUT);

inst_rs486_acount_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a21_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a21_a $ !inst_rs486_acount_a20_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a21_a_aCOUT = CARRY(!inst_rs486_acount_a21_a & !inst_rs486_acount_a20_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a21_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a20_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a21_a,
	cout => inst_rs486_acount_a21_a_aCOUT);

inst_rs486_acount_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a22_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a22_a $ inst_rs486_acount_a21_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a22_a_aCOUT = CARRY(inst_rs486_acount_a22_a # !inst_rs486_acount_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a22_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a21_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a22_a,
	cout => inst_rs486_acount_a22_a_aCOUT);

inst_rs486_acount_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a23_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a23_a $ !inst_rs486_acount_a22_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a23_a_aCOUT = CARRY(!inst_rs486_acount_a23_a & !inst_rs486_acount_a22_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a23_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a22_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a23_a,
	cout => inst_rs486_acount_a23_a_aCOUT);

inst_rs486_areduce_nor_3_a160_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a160 = inst_rs486_acount_a22_a # inst_rs486_acount_a21_a # inst_rs486_acount_a20_a # inst_rs486_acount_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a22_a,
	datab => inst_rs486_acount_a21_a,
	datac => inst_rs486_acount_a20_a,
	datad => inst_rs486_acount_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a160);

inst_rs486_acount_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a24_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a24_a $ inst_rs486_acount_a23_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a24_a_aCOUT = CARRY(inst_rs486_acount_a24_a # !inst_rs486_acount_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a24_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a23_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a24_a,
	cout => inst_rs486_acount_a24_a_aCOUT);

inst_rs486_acount_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a25_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a25_a $ !inst_rs486_acount_a24_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a25_a_aCOUT = CARRY(!inst_rs486_acount_a25_a & !inst_rs486_acount_a24_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a25_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a24_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a25_a,
	cout => inst_rs486_acount_a25_a_aCOUT);

inst_rs486_acount_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a26_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a26_a $ inst_rs486_acount_a25_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a26_a_aCOUT = CARRY(inst_rs486_acount_a26_a # !inst_rs486_acount_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a26_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a25_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a26_a,
	cout => inst_rs486_acount_a26_a_aCOUT);

inst_rs486_acount_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a27_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a27_a $ !inst_rs486_acount_a26_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a27_a_aCOUT = CARRY(!inst_rs486_acount_a27_a & !inst_rs486_acount_a26_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a27_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a26_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a27_a,
	cout => inst_rs486_acount_a27_a_aCOUT);

inst_rs486_areduce_nor_3_a185_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a185 = inst_rs486_acount_a25_a # inst_rs486_acount_a27_a # inst_rs486_acount_a24_a # inst_rs486_acount_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a25_a,
	datab => inst_rs486_acount_a27_a,
	datac => inst_rs486_acount_a24_a,
	datad => inst_rs486_acount_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a185);

inst_rs486_areduce_nor_3_a139_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a139 = inst_rs486_acount_a18_a # inst_rs486_acount_a17_a # inst_rs486_acount_a16_a # inst_rs486_acount_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a18_a,
	datab => inst_rs486_acount_a17_a,
	datac => inst_rs486_acount_a16_a,
	datad => inst_rs486_acount_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a139);

inst_rs486_acount_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a28_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a28_a $ inst_rs486_acount_a27_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a28_a_aCOUT = CARRY(inst_rs486_acount_a28_a # !inst_rs486_acount_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_acount_a28_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a27_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a28_a,
	cout => inst_rs486_acount_a28_a_aCOUT);

inst_rs486_acount_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a29_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a29_a $ !inst_rs486_acount_a28_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a29_a_aCOUT = CARRY(!inst_rs486_acount_a29_a & !inst_rs486_acount_a28_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a29_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a28_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a29_a,
	cout => inst_rs486_acount_a29_a_aCOUT);

inst_rs486_acount_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a30_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a30_a $ inst_rs486_acount_a29_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)
-- inst_rs486_acount_a30_a_aCOUT = CARRY(inst_rs486_acount_a30_a # !inst_rs486_acount_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a30_a,
	datac => a_aGND,
	cin => inst_rs486_acount_a29_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a30_a,
	cout => inst_rs486_acount_a30_a_aCOUT);

inst_rs486_acount_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_acount_a31_a = DFFE((inst_rs486_areduce_nor_3 & a_aGND) # (!inst_rs486_areduce_nor_3 & inst_rs486_acount_a30_a_aCOUT $ !inst_rs486_acount_a31_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => a_aGND,
	datad => inst_rs486_acount_a31_a,
	cin => inst_rs486_acount_a30_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a,
	sload => inst_rs486_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_acount_a31_a);

inst_rs486_areduce_nor_3_a214_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a214 = inst_rs486_acount_a29_a # inst_rs486_acount_a31_a # inst_rs486_acount_a30_a # inst_rs486_acount_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_acount_a29_a,
	datab => inst_rs486_acount_a31_a,
	datac => inst_rs486_acount_a30_a,
	datad => inst_rs486_acount_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a214);

inst_rs486_areduce_nor_3_a268_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3_a268 = inst_rs486_areduce_nor_3_a160 # inst_rs486_areduce_nor_3_a185 # inst_rs486_areduce_nor_3_a139 # inst_rs486_areduce_nor_3_a214

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_areduce_nor_3_a160,
	datab => inst_rs486_areduce_nor_3_a185,
	datac => inst_rs486_areduce_nor_3_a139,
	datad => inst_rs486_areduce_nor_3_a214,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3_a268);

inst_rs486_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_areduce_nor_3 = !inst_rs486_areduce_nor_3_a268 & !inst_rs486_areduce_nor_3_a263

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_rs486_areduce_nor_3_a268,
	datad => inst_rs486_areduce_nor_3_a263,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_areduce_nor_3);

inst_rs486_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_astate_a10 = DFFE(slaveregister_inst_acommand_1_local_a11_a & (inst_rs486_areduce_nor_3 & inst_rs486_astate_a9 # !inst_rs486_areduce_nor_3 & inst_rs486_astate_a10) # !slaveregister_inst_acommand_1_local_a11_a & inst_rs486_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a11_a,
	datab => inst_rs486_areduce_nor_3,
	datac => inst_rs486_astate_a10,
	datad => inst_rs486_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_astate_a10);

slaveregister_inst_acommand_1_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a10_a);

inst_rs486_aHDV_TxENA_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aHDV_TxENA_areg0 = DFFE(inst_rs486_astate_a10 & !slaveregister_inst_acommand_1_local_a11_a & slaveregister_inst_acommand_1_local_a10_a # !inst_rs486_astate_a10 & (slaveregister_inst_acommand_1_local_a11_a # slaveregister_inst_acommand_1_local_a10_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_rs486_astate_a10,
	datac => slaveregister_inst_acommand_1_local_a11_a,
	datad => slaveregister_inst_acommand_1_local_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_aHDV_TxENA_areg0);

slaveregister_inst_acommand_1_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a8_a);

inst_rs486_apulse_aI : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_apulse = DFFE(!inst_rs486_apulse, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_rs486_apulse_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_rs486_apulse,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_rs486_apulse_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_apulse);

inst_rs486_ai_a188_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a188 = inst_rs486_apulse & (inst_rs486_aHDV_IN_areg0 & inst_rs486_astate_a10 # !inst_rs486_astate_a8) # !inst_rs486_apulse & inst_rs486_aHDV_IN_areg0 & inst_rs486_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_rs486_apulse,
	datab => inst_rs486_aHDV_IN_areg0,
	datac => inst_rs486_astate_a10,
	datad => inst_rs486_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a188);

inst_rs486_ai_a102_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_ai_a102 = !inst_rs486_apulse & inst_rs486_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_rs486_apulse,
	datad => inst_rs486_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_rs486_ai_a102);

inst_rs486_aHDV_IN_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_rs486_aHDV_IN_areg0 = DFFE(slaveregister_inst_acommand_1_local_a11_a & (inst_rs486_ai_a188 # inst_rs486_ai_a102) # !slaveregister_inst_acommand_1_local_a11_a & slaveregister_inst_acommand_1_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a8_a,
	datab => inst_rs486_ai_a188,
	datac => slaveregister_inst_acommand_1_local_a11_a,
	datad => inst_rs486_ai_a102,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_rs486_aHDV_IN_areg0);

atwd0_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_areduce_or_168 & atwd0_ainst_atwd_control_aOutputEnable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_areduce_or_168,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aOutputEnable_areg0);

atwd0_ainst_atwd_control_aSelect_176_rtl_65_a63_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_176_rtl_65_a63 = atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a10 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a10,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_176_rtl_65_a63);

atwd0_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_low = DFFE(atwd0_ainst_atwd_control_aSelect_176_rtl_65_a63 # atwd0_ainst_atwd_control_acounterclk_low & (!atwd0_ainst_atwd_control_areduce_or_147_a0 # !atwd0_ainst_atwd_control_areduce_or_165_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_165_a0,
	datab => atwd0_ainst_atwd_control_acounterclk_low,
	datac => atwd0_ainst_atwd_control_areduce_or_147_a0,
	datad => atwd0_ainst_atwd_control_aSelect_176_rtl_65_a63,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_low);

atwd0_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_high = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_acounterclk_high & (!atwd0_ainst_atwd_control_areduce_or_147_a0 # !atwd0_ainst_atwd_control_areduce_or_165_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_165_a0,
	datab => atwd0_ainst_atwd_control_acounterclk_high,
	datac => atwd0_ainst_atwd_control_areduce_or_147_a0,
	datad => atwd0_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_high);

CLK1p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK1p,
	combout => CLK1p_acombout);

inst_pll4x_aaltclklock_component_apll_aI : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	effective_phase_shift => -1377,
	effective_clk1_delay => 9324,
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 4,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 5,
	lock_high => 5,
	invalid_lock_multiplier => 5,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing")
-- pragma translate_on
PORT MAP (
	clk => CLK1p_acombout,
	clk1 => inst_pll4x_aaltclklock_component_aoutclock1);

atwd0_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acclk = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acounterclk_low & !atwd0_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_acounterclk_low,
	datac => atwd0_ainst_atwd_control_acounterclk_high,
	datad => atwd0_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acclk);

atwd0_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acounterclk_low & !atwd0_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF03",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_acounterclk_low,
	datac => atwd0_ainst_atwd_control_acclk,
	datad => atwd0_ainst_atwd_control_acounterclk_high,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aCounterClock_areg0);

atwd0_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_aShiftClock_areg0 & (atwd0_ainst_atwd_readout_astate_a11 # !atwd0_ainst_atwd_readout_areduce_or_143_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	datab => atwd0_ainst_atwd_readout_areduce_or_143_a2,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aShiftClock_areg0);

atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25 = atwd0_ainst_atwd_control_astate_a8 & !atwd0_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a8,
	datac => atwd0_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25);

atwd0_ainst_atwd_control_areduce_or_147_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_147_a2 = !atwd0_ainst_atwd_control_astate_a11 & atwd0_ainst_atwd_control_areduce_or_147_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a11,
	datad => atwd0_ainst_atwd_control_areduce_or_147_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_147_a2);

atwd0_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd0_ainst_atwd_control_aRampSet_areg0 & (!atwd0_ainst_atwd_control_areduce_or_147_a2 # !atwd0_ainst_atwd_control_areduce_or_147_a1) # !atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3BBB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aRampSet_areg0,
	datab => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25,
	datac => atwd0_ainst_atwd_control_areduce_or_147_a1,
	datad => atwd0_ainst_atwd_control_areduce_or_147_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aRampSet_areg0);

atwd0_ainst_atwd_control_aSelect_151_rtl_51_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_151_rtl_51_a24 = atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a19,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_astate_a10,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_151_rtl_51_a24);

atwd0_ainst_atwd_control_aSelect_151_rtl_51_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_151_rtl_51_a20 = atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a14 # atwd0_ainst_atwd_control_aSelect_151_rtl_51_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a13,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd0_ainst_atwd_control_aSelect_151_rtl_51_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_151_rtl_51_a20);

atwd0_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_aReadWrite_areg0 & (atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_aSelect_151_rtl_51_a20), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_aReadWrite_areg0,
	datac => atwd0_ainst_atwd_control_aSelect_151_rtl_51_a20,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aReadWrite_areg0);

atwd0_ainst_atwd_control_aSelect_154_rtl_52_a40_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_154_rtl_52_a40 = atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datac => atwd0_ainst_atwd_control_astate_a10,
	datad => atwd0_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a40);

atwd0_ainst_atwd_control_aSelect_154_rtl_52_a52_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_154_rtl_52_a52 = atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a12 # atwd0_ainst_atwd_control_astate_a16 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd0_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a52);

atwd0_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd0_ainst_atwd_control_aSelect_154_rtl_52_a52 # atwd0_ainst_atwd_control_aAnalogReset_areg0 & (atwd0_ainst_atwd_control_aSelect_154_rtl_52_a40 # !atwd0_ainst_atwd_control_areduce_or_147_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_147_a0,
	datab => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	datac => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a40,
	datad => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a52,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aAnalogReset_areg0);

atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41 = atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a13,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41);

atwd0_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd0_ainst_atwd_control_aDigitalReset_areg0 & (atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41 # !atwd0_ainst_atwd_control_areduce_or_156_a0) # !atwd0_ainst_atwd_control_areduce_or_180_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5DD",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180_a0,
	datab => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	datac => atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalReset_areg0);

atwd0_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd0_ainst_atwd_control_aDigitalSet_areg0 & (atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_147_a2) # !atwd0_ainst_atwd_control_areduce_or_156_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3BB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	datab => atwd0_ainst_atwd_control_areduce_or_156_a0,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_147_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalSet_areg0);

atwd1_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_aOutputEnable_areg0 & atwd1_ainst_atwd_control_areduce_or_168, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	datad => atwd1_ainst_atwd_control_areduce_or_168,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aOutputEnable_areg0);

atwd1_ainst_atwd_control_aSelect_176_rtl_67_a63_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_176_rtl_67_a63 = atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a10 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a8,
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd1_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_176_rtl_67_a63);

atwd1_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_low = DFFE(atwd1_ainst_atwd_control_aSelect_176_rtl_67_a63 # atwd1_ainst_atwd_control_acounterclk_low & (!atwd1_ainst_atwd_control_areduce_or_165_a0 # !atwd1_ainst_atwd_control_areduce_or_147_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF70",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datab => atwd1_ainst_atwd_control_areduce_or_165_a0,
	datac => atwd1_ainst_atwd_control_acounterclk_low,
	datad => atwd1_ainst_atwd_control_aSelect_176_rtl_67_a63,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_low);

atwd1_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_high = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_acounterclk_high & (!atwd1_ainst_atwd_control_areduce_or_147_a0 # !atwd1_ainst_atwd_control_areduce_or_165_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_165_a0,
	datab => atwd1_ainst_atwd_control_acounterclk_high,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_147_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_high);

atwd1_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acclk = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acclk & !atwd1_ainst_atwd_control_acounterclk_low, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF05",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_acclk,
	datac => atwd1_ainst_atwd_control_acounterclk_low,
	datad => atwd1_ainst_atwd_control_acounterclk_high,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acclk);

atwd1_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acounterclk_low & !atwd1_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F3",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_acounterclk_low,
	datac => atwd1_ainst_atwd_control_acounterclk_high,
	datad => atwd1_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aCounterClock_areg0);

atwd1_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_aShiftClock_areg0 & (atwd1_ainst_atwd_readout_astate_a11 # !atwd1_ainst_atwd_readout_areduce_or_143_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	datab => atwd1_ainst_atwd_readout_astate_a11,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areduce_or_143_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aShiftClock_areg0);

atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25 = atwd0_ainst_atwd_control_astate_a8 & !atwd1_ainst_atwd_control_astate_a16 & !atwd1_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a8,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd1_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25);

atwd1_ainst_atwd_control_areduce_or_147_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_147_a2 = !atwd1_ainst_atwd_control_astate_a11 & atwd1_ainst_atwd_control_areduce_or_147_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_areduce_or_147_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_147_a2);

atwd1_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd1_ainst_atwd_control_aRampSet_areg0 & (!atwd1_ainst_atwd_control_areduce_or_147_a2 # !atwd1_ainst_atwd_control_areduce_or_147_a1) # !atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "75F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25,
	datab => atwd1_ainst_atwd_control_areduce_or_147_a1,
	datac => atwd1_ainst_atwd_control_aRampSet_areg0,
	datad => atwd1_ainst_atwd_control_areduce_or_147_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aRampSet_areg0);

atwd1_ainst_atwd_control_aSelect_151_rtl_60_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_151_rtl_60_a24 = atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a10,
	datad => atwd1_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_151_rtl_60_a24);

atwd1_ainst_atwd_control_aSelect_151_rtl_60_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_151_rtl_60_a20 = atwd0_ainst_atwd_control_astate_a14 # atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astate_a13 # atwd1_ainst_atwd_control_aSelect_151_rtl_60_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a14,
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_control_astate_a13,
	datad => atwd1_ainst_atwd_control_aSelect_151_rtl_60_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_151_rtl_60_a20);

atwd1_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_aReadWrite_areg0 & (atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_aSelect_151_rtl_60_a20), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_aReadWrite_areg0,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd1_ainst_atwd_control_aSelect_151_rtl_60_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aReadWrite_areg0);

atwd1_ainst_atwd_control_aSelect_154_rtl_61_a52_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_154_rtl_61_a52 = atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a8,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd1_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a52);

atwd1_ainst_atwd_control_aSelect_154_rtl_61_a40_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_154_rtl_61_a40 = atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a40);

atwd1_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd1_ainst_atwd_control_aSelect_154_rtl_61_a52 # atwd1_ainst_atwd_control_aAnalogReset_areg0 & (atwd1_ainst_atwd_control_aSelect_154_rtl_61_a40 # !atwd1_ainst_atwd_control_areduce_or_147_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datab => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	datac => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a52,
	datad => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a40,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aAnalogReset_areg0);

atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41);

atwd1_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd1_ainst_atwd_control_aDigitalReset_areg0 & (atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41 # !atwd1_ainst_atwd_control_areduce_or_156_a0) # !atwd1_ainst_atwd_control_areduce_or_180_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180_a0,
	datab => atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41,
	datac => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalReset_areg0);

atwd1_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd1_ainst_atwd_control_aDigitalSet_areg0 & (atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_147_a2) # !atwd1_ainst_atwd_control_areduce_or_156_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8FAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_156_a0,
	datad => atwd1_ainst_atwd_control_areduce_or_147_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalSet_areg0);

MultiSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_MultiSPE,
	combout => MultiSPE_acombout);

inst_hit_counter_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE0 = DFFE(MultiSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => MultiSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE0);

inst_hit_counter_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE1 = DFFE(inst_hit_counter_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE1);

inst_hit_counter_aMultiSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE_nl_areg0 = DFFE(!inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE_nl_areg0);

inst_hit_counter_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE0 = DFFE(OneSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => OneSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE0);

inst_hit_counter_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE1 = DFFE(inst_hit_counter_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE1);

inst_hit_counter_aOneSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE_nl_areg0 = DFFE(!inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE_nl_areg0);

slaveregister_inst_acommand_0_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a30_a);

inst_fe_r2r_ai_a1486_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1486 = inst_fe_r2r_astate_a11 & (inst_fe_r2r_acntn_a0_a # inst_fe_r2r_acntn_a2_a # inst_fe_r2r_acntn_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_astate_a11,
	datad => inst_fe_r2r_acntn_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1486);

inst_fe_r2r_ai_a2836_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2836 = !inst_fe_r2r_astate_a9 & inst_fe_r2r_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_astate_a9,
	datad => inst_fe_r2r_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2836);

inst_fe_r2r_ai_a1491_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1491 = inst_fe_r2r_acntn_a3_a & (inst_fe_r2r_ai_a1486 # inst_fe_r2r_astate_a10 # !inst_fe_r2r_ai_a2836)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a1486,
	datab => inst_fe_r2r_acntn_a3_a,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a2836,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1491);

inst_fe_r2r_ai_a2834_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2834 = inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2834);

inst_fe_r2r_acntn_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a3_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a1491 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a2834), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C8C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_ai_a1491,
	datad => inst_fe_r2r_ai_a2834,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a3_a);

inst_fe_r2r_aadd_45_rtl_281_a60_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_45_rtl_281_a60 = !inst_fe_r2r_acntn_a1_a & !inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_45_rtl_281_a60);

inst_fe_r2r_ai_a2831_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2831 = inst_fe_r2r_astate_a11 & (inst_fe_r2r_acntn_a3_a # inst_fe_r2r_acntn_a2_a # !inst_fe_r2r_aadd_45_rtl_281_a60)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datab => inst_fe_r2r_acntn_a3_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_aadd_45_rtl_281_a60,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2831);

inst_fe_r2r_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a11 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2831 # inst_fe_r2r_astate_a10 & !inst_fe_r2r_areduce_nor_33), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F020",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => inst_fe_r2r_areduce_nor_33,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2831,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a11);

inst_fe_r2r_ai_a169_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a169 = inst_fe_r2r_acntp_a2_a & (inst_fe_r2r_astate_a10 # inst_fe_r2r_astate_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a169);

inst_fe_r2r_ai_a178_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a178 = inst_fe_r2r_acntp_a1_a & (inst_fe_r2r_astate_a10 # inst_fe_r2r_astate_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a178);

inst_fe_r2r_aadd_19_rtl_280_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_19_rtl_280_a5 = inst_fe_r2r_acntp_a1_a $ inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_19_rtl_280_a5);

inst_fe_r2r_ai_a2881_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2881 = inst_fe_r2r_ai_a178 # inst_fe_r2r_astate_a9 & inst_fe_r2r_areduce_nor_17 & !inst_fe_r2r_aadd_19_rtl_280_a5

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a178,
	datab => inst_fe_r2r_astate_a9,
	datac => inst_fe_r2r_areduce_nor_17,
	datad => inst_fe_r2r_aadd_19_rtl_280_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2881);

inst_fe_r2r_ai_a270_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a270 = inst_fe_r2r_acntp_a1_a & (inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a0_a) # !inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E666",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a270);

inst_fe_r2r_acntp_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a1_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2881 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a270), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => inst_fe_r2r_ai_a2881,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a270,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a1_a);

inst_fe_r2r_ai_a279_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a279 = inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B333",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_acntp_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a279);

inst_fe_r2r_ai_a2835_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2835 = !inst_fe_r2r_astate_a10 & !inst_fe_r2r_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2835);

inst_fe_r2r_ai_a2891_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2891 = inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_ai_a2835 # !inst_fe_r2r_acntp_a0_a & inst_fe_r2r_astate_a9 & inst_fe_r2r_areduce_nor_17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "40EA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datab => inst_fe_r2r_astate_a9,
	datac => inst_fe_r2r_areduce_nor_17,
	datad => inst_fe_r2r_ai_a2835,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2891);

inst_fe_r2r_acntp_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a0_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2891 # inst_fe_r2r_ai_a279 & !inst_fe_r2r_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F020",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a279,
	datab => inst_fe_r2r_astate_a8,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2891,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a0_a);

inst_fe_r2r_areduce_nor_17_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_areduce_nor_17 = inst_fe_r2r_acntp_a2_a # inst_fe_r2r_acntp_a0_a # inst_fe_r2r_acntp_a1_a # inst_fe_r2r_acntp_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_acntp_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_areduce_nor_17);

inst_fe_r2r_aadd_19_rtl_280_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_19_rtl_280_a10 = inst_fe_r2r_acntp_a2_a $ (inst_fe_r2r_acntp_a1_a # inst_fe_r2r_acntp_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_19_rtl_280_a10);

inst_fe_r2r_ai_a2871_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2871 = inst_fe_r2r_ai_a169 # inst_fe_r2r_astate_a9 & inst_fe_r2r_areduce_nor_17 & !inst_fe_r2r_aadd_19_rtl_280_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a169,
	datab => inst_fe_r2r_astate_a9,
	datac => inst_fe_r2r_areduce_nor_17,
	datad => inst_fe_r2r_aadd_19_rtl_280_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2871);

inst_fe_r2r_ai_a261_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a261 = inst_fe_r2r_acntp_a2_a & (inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a0_a # !inst_fe_r2r_acntp_a1_a) # !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F878",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a261);

inst_fe_r2r_acntp_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a2_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2871 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a261), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => inst_fe_r2r_ai_a2871,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a261,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a2_a);

inst_fe_r2r_areduce_nor_7_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_areduce_nor_7 = !inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a1_a # !inst_fe_r2r_acntp_a0_a # !inst_fe_r2r_acntp_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_acntp_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_areduce_nor_7);

inst_fe_r2r_aadd_19_rtl_280_a60_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_19_rtl_280_a60 = !inst_fe_r2r_acntp_a1_a & !inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_19_rtl_280_a60);

inst_fe_r2r_ai_a2832_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2832 = inst_fe_r2r_astate_a9 & (inst_fe_r2r_acntp_a3_a # inst_fe_r2r_acntp_a2_a # !inst_fe_r2r_aadd_19_rtl_280_a60)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datab => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_aadd_19_rtl_280_a60,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2832);

inst_fe_r2r_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a9 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2832 # !inst_fe_r2r_areduce_nor_7 & !inst_fe_r2r_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_areduce_nor_7,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_ai_a2832,
	datad => inst_fe_r2r_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a9);

inst_fe_r2r_ai_a215_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a215 = inst_fe_r2r_acntn_a1_a & (inst_fe_r2r_astate_a9 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a215);

inst_fe_r2r_aadd_45_rtl_281_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_45_rtl_281_a5 = inst_fe_r2r_acntn_a1_a $ inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_45_rtl_281_a5);

inst_fe_r2r_ai_a2921_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2921 = inst_fe_r2r_ai_a215 # inst_fe_r2r_astate_a11 & inst_fe_r2r_areduce_nor_43 & !inst_fe_r2r_aadd_45_rtl_281_a5

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a215,
	datab => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_areduce_nor_43,
	datad => inst_fe_r2r_aadd_45_rtl_281_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2921);

inst_fe_r2r_ai_a306_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a306 = inst_fe_r2r_acntn_a1_a & (inst_fe_r2r_acntn_a3_a & inst_fe_r2r_acntn_a2_a # !inst_fe_r2r_acntn_a0_a) # !inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a3_a,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a306);

inst_fe_r2r_acntn_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a1_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2921 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a306), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2921,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a306,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a1_a);

inst_fe_r2r_aadd_45_rtl_281_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_45_rtl_281_a10 = inst_fe_r2r_acntn_a2_a $ (inst_fe_r2r_acntn_a1_a # inst_fe_r2r_acntn_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "05FA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_45_rtl_281_a10);

inst_fe_r2r_ai_a206_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a206 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_astate_a9 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a206);

inst_fe_r2r_ai_a2911_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2911 = inst_fe_r2r_ai_a206 # !inst_fe_r2r_aadd_45_rtl_281_a10 & inst_fe_r2r_astate_a11 & inst_fe_r2r_areduce_nor_43

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_aadd_45_rtl_281_a10,
	datab => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_areduce_nor_43,
	datad => inst_fe_r2r_ai_a206,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2911);

inst_fe_r2r_ai_a297_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a297 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a1_a # !inst_fe_r2r_acntn_a0_a) # !inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC6C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a297);

inst_fe_r2r_acntn_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a2_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2911 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a297), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => inst_fe_r2r_ai_a2911,
	datac => inst_fe_r2r_ai_a297,
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a2_a);

inst_fe_r2r_areduce_nor_33_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_areduce_nor_33 = !inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a1_a # !inst_fe_r2r_acntn_a0_a # !inst_fe_r2r_acntn_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a2_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_areduce_nor_33);

inst_fe_r2r_ai_a233_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a233 = inst_fe_r2r_astate_a9 & !inst_fe_r2r_acntp_a3_a & !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_aadd_19_rtl_280_a60

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datab => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_aadd_19_rtl_280_a60,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a233);

inst_fe_r2r_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a10 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a233 # inst_fe_r2r_astate_a10 & inst_fe_r2r_areduce_nor_33), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => inst_fe_r2r_areduce_nor_33,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a233,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a10);

inst_fe_r2r_ai_a315_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a315 = inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D555",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a315);

inst_fe_r2r_ai_a2931_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2931 = inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_ai_a2836 # !inst_fe_r2r_acntn_a0_a & inst_fe_r2r_astate_a11 & inst_fe_r2r_areduce_nor_43

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "08F8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datab => inst_fe_r2r_areduce_nor_43,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_ai_a2836,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2931);

inst_fe_r2r_acntn_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a0_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2931 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a315), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => inst_fe_r2r_ai_a315,
	datac => inst_fe_r2r_ai_a2931,
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a0_a);

inst_fe_r2r_areduce_nor_43_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_areduce_nor_43 = inst_fe_r2r_acntn_a0_a # inst_fe_r2r_acntn_a2_a # inst_fe_r2r_acntn_a1_a # inst_fe_r2r_acntn_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_areduce_nor_43);

inst_fe_r2r_aadd_19_rtl_280_a59_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_19_rtl_280_a59 = inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_19_rtl_280_a59);

inst_fe_r2r_aSelect_63_rtl_321_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aSelect_63_rtl_321_a2 = !inst_fe_r2r_astate_a8 & (!inst_fe_r2r_aadd_19_rtl_280_a59 # !inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "007F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_aadd_19_rtl_280_a59,
	datad => inst_fe_r2r_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aSelect_63_rtl_321_a2);

inst_fe_r2r_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a8 = DFFE(slaveregister_inst_acommand_0_local_a30_a & !inst_fe_r2r_aSelect_63_rtl_321_a2 & (inst_fe_r2r_areduce_nor_43 # !inst_fe_r2r_astate_a11), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "080C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_areduce_nor_43,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_aSelect_63_rtl_321_a2,
	datad => inst_fe_r2r_astate_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a8);

inst_fe_r2r_ai_a946_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a946 = inst_fe_r2r_astate_a9 & (inst_fe_r2r_acntp_a2_a # inst_fe_r2r_acntp_a0_a # inst_fe_r2r_acntp_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a946);

inst_fe_r2r_ai_a951_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a951 = inst_fe_r2r_acntp_a3_a & (inst_fe_r2r_ai_a946 # !inst_fe_r2r_ai_a2835 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a3_a,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_ai_a946,
	datad => inst_fe_r2r_ai_a2835,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a951);

inst_fe_r2r_ai_a2833_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2833 = inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2833);

inst_fe_r2r_acntp_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a3_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a951 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a2833), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a951,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_ai_a2833,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a3_a);

inst_fe_r2r_aFE_PULSER_P_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 = DFFE(inst_fe_r2r_acntp_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0);

inst_fe_r2r_ai_a46_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a46 = DFFE(!slaveregister_inst_acommand_0_local_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_ai_a46);

inst_fe_r2r_aFE_PULSER_P_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 = DFFE(inst_fe_r2r_acntp_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 = DFFE(inst_fe_r2r_acntp_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 = DFFE(inst_fe_r2r_acntn_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 = DFFE(inst_fe_r2r_acntn_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 = DFFE(inst_fe_r2r_acntn_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 = DFFE(inst_fe_r2r_acntn_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 = DFFE(inst_fe_r2r_acntp_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0);

slaveregister_inst_acommand_0_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a28_a);

inst_r2r_aadd_11_rtl_371_rtl_935_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_371_rtl_935_a0 = !inst_r2r_acnt_a0_a
-- inst_r2r_aadd_11_rtl_371_rtl_935_a0COUT = CARRY(inst_r2r_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_371_rtl_935_a0,
	cout => inst_r2r_aadd_11_rtl_371_rtl_935_a0COUT);

inst_r2r_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a0_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a109 & inst_r2r_aadd_11_rtl_371_rtl_935_a0 # !inst_r2r_ai_a109 & inst_r2r_acnt_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a109,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_11_rtl_371_rtl_935_a0,
	datad => inst_r2r_acnt_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a0_a);

inst_r2r_aadd_11_rtl_371_rtl_935_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_371_rtl_935_a1 = inst_r2r_acnt_a1_a $ inst_r2r_aup $ !inst_r2r_aadd_11_rtl_371_rtl_935_a0COUT
-- inst_r2r_aadd_11_rtl_371_rtl_935_a1COUT = CARRY(inst_r2r_acnt_a1_a & inst_r2r_aup & !inst_r2r_aadd_11_rtl_371_rtl_935_a0COUT # !inst_r2r_acnt_a1_a & (inst_r2r_aup # !inst_r2r_aadd_11_rtl_371_rtl_935_a0COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a1_a,
	datab => inst_r2r_aup,
	cin => inst_r2r_aadd_11_rtl_371_rtl_935_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_371_rtl_935_a1,
	cout => inst_r2r_aadd_11_rtl_371_rtl_935_a1COUT);

inst_r2r_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a1_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a109 & inst_r2r_aadd_11_rtl_371_rtl_935_a1 # !inst_r2r_ai_a109 & inst_r2r_acnt_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a109,
	datab => inst_r2r_acnt_a1_a,
	datac => inst_r2r_aadd_11_rtl_371_rtl_935_a1,
	datad => slaveregister_inst_acommand_0_local_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a1_a);

inst_r2r_aadd_11_rtl_371_rtl_935_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_371_rtl_935_a2 = inst_r2r_acnt_a2_a $ inst_r2r_aup $ inst_r2r_aadd_11_rtl_371_rtl_935_a1COUT
-- inst_r2r_aadd_11_rtl_371_rtl_935_a2COUT = CARRY(inst_r2r_acnt_a2_a & (!inst_r2r_aadd_11_rtl_371_rtl_935_a1COUT # !inst_r2r_aup) # !inst_r2r_acnt_a2_a & !inst_r2r_aup & !inst_r2r_aadd_11_rtl_371_rtl_935_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_aup,
	cin => inst_r2r_aadd_11_rtl_371_rtl_935_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_371_rtl_935_a2,
	cout => inst_r2r_aadd_11_rtl_371_rtl_935_a2COUT);

inst_r2r_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a2_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a109 & inst_r2r_aadd_11_rtl_371_rtl_935_a2 # !inst_r2r_ai_a109 & inst_r2r_acnt_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_11_rtl_371_rtl_935_a2,
	datab => inst_r2r_ai_a109,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_acnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a2_a);

inst_r2r_aadd_11_rtl_371_rtl_935_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_371_rtl_935_a3 = inst_r2r_acnt_a3_a $ inst_r2r_aup $ !inst_r2r_aadd_11_rtl_371_rtl_935_a2COUT
-- inst_r2r_aadd_11_rtl_371_rtl_935_a3COUT = CARRY(inst_r2r_acnt_a3_a & inst_r2r_aup & !inst_r2r_aadd_11_rtl_371_rtl_935_a2COUT # !inst_r2r_acnt_a3_a & (inst_r2r_aup # !inst_r2r_aadd_11_rtl_371_rtl_935_a2COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	datab => inst_r2r_aup,
	cin => inst_r2r_aadd_11_rtl_371_rtl_935_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_371_rtl_935_a3,
	cout => inst_r2r_aadd_11_rtl_371_rtl_935_a3COUT);

inst_r2r_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a3_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a109 & inst_r2r_aadd_11_rtl_371_rtl_935_a3 # !inst_r2r_ai_a109 & inst_r2r_acnt_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a109,
	datab => inst_r2r_acnt_a3_a,
	datac => inst_r2r_aadd_11_rtl_371_rtl_935_a3,
	datad => slaveregister_inst_acommand_0_local_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a3_a);

inst_r2r_aadd_11_rtl_371_rtl_935_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_371_rtl_935_a4 = inst_r2r_acnt_a4_a $ inst_r2r_aup $ inst_r2r_aadd_11_rtl_371_rtl_935_a3COUT
-- inst_r2r_aadd_11_rtl_371_rtl_935_a4COUT = CARRY(inst_r2r_acnt_a4_a & (!inst_r2r_aadd_11_rtl_371_rtl_935_a3COUT # !inst_r2r_aup) # !inst_r2r_acnt_a4_a & !inst_r2r_aup & !inst_r2r_aadd_11_rtl_371_rtl_935_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	datab => inst_r2r_aup,
	cin => inst_r2r_aadd_11_rtl_371_rtl_935_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_371_rtl_935_a4,
	cout => inst_r2r_aadd_11_rtl_371_rtl_935_a4COUT);

inst_r2r_aadd_11_rtl_371_rtl_935_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_371_rtl_935_a5 = inst_r2r_acnt_a5_a $ inst_r2r_aup $ !inst_r2r_aadd_11_rtl_371_rtl_935_a4COUT
-- inst_r2r_aadd_11_rtl_371_rtl_935_a5COUT = CARRY(inst_r2r_acnt_a5_a & inst_r2r_aup & !inst_r2r_aadd_11_rtl_371_rtl_935_a4COUT # !inst_r2r_acnt_a5_a & (inst_r2r_aup # !inst_r2r_aadd_11_rtl_371_rtl_935_a4COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a5_a,
	datab => inst_r2r_aup,
	cin => inst_r2r_aadd_11_rtl_371_rtl_935_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_371_rtl_935_a5,
	cout => inst_r2r_aadd_11_rtl_371_rtl_935_a5COUT);

inst_r2r_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a5_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a109 & inst_r2r_aadd_11_rtl_371_rtl_935_a5 # !inst_r2r_ai_a109 & inst_r2r_acnt_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_11_rtl_371_rtl_935_a5,
	datab => inst_r2r_ai_a109,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_acnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a5_a);

inst_r2r_ai_a235_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a235 = inst_r2r_acnt_a5_a & (inst_r2r_acnt_a6_a # !inst_r2r_aup) # !inst_r2r_acnt_a5_a & (inst_r2r_acnt_a0_a # inst_r2r_acnt_a6_a & inst_r2r_aup)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	datab => inst_r2r_acnt_a6_a,
	datac => inst_r2r_acnt_a5_a,
	datad => inst_r2r_aup,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_ai_a235);

inst_r2r_aup_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aup_a0 = !inst_r2r_ai_a241 & slaveregister_inst_acommand_0_local_a28_a & !inst_r2r_ai_a235

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a241,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_ai_a235,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aup_a0);

inst_r2r_aup_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aup = DFFE(!inst_r2r_aup, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_r2r_aup_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_aup,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_r2r_aup_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aup);

inst_r2r_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a4_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a109 & inst_r2r_aadd_11_rtl_371_rtl_935_a4 # !inst_r2r_ai_a109 & inst_r2r_acnt_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E020",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	datab => inst_r2r_ai_a109,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_aadd_11_rtl_371_rtl_935_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a4_a);

inst_r2r_ai_a225_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a225 = inst_r2r_acnt_a4_a # inst_r2r_acnt_a3_a # inst_r2r_acnt_a1_a # inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	datab => inst_r2r_acnt_a3_a,
	datac => inst_r2r_acnt_a1_a,
	datad => inst_r2r_acnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_ai_a225);

inst_r2r_ai_a211_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a211 = !inst_r2r_acnt_a2_a # !inst_r2r_acnt_a1_a # !inst_r2r_acnt_a3_a # !inst_r2r_acnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	datab => inst_r2r_acnt_a3_a,
	datac => inst_r2r_acnt_a1_a,
	datad => inst_r2r_acnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_ai_a211);

inst_r2r_ai_a241_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a241 = inst_r2r_ai_a225 & (!inst_r2r_acnt_a6_a & inst_r2r_ai_a211 # !inst_r2r_acnt_a0_a) # !inst_r2r_ai_a225 & !inst_r2r_acnt_a6_a & inst_r2r_ai_a211

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a225,
	datab => inst_r2r_acnt_a0_a,
	datac => inst_r2r_acnt_a6_a,
	datad => inst_r2r_ai_a211,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_ai_a241);

inst_r2r_ai_a240_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a240 = inst_r2r_acnt_a0_a & (inst_r2r_acnt_a6_a & inst_r2r_aup # !inst_r2r_acnt_a5_a) # !inst_r2r_acnt_a0_a & inst_r2r_acnt_a6_a & inst_r2r_aup

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	datab => inst_r2r_acnt_a6_a,
	datac => inst_r2r_acnt_a5_a,
	datad => inst_r2r_aup,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_ai_a240);

inst_r2r_ai_a109_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a109 = inst_r2r_ai_a241 # inst_r2r_ai_a240 # !inst_r2r_aup & inst_r2r_acnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFBA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a241,
	datab => inst_r2r_aup,
	datac => inst_r2r_acnt_a5_a,
	datad => inst_r2r_ai_a240,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_ai_a109);

inst_r2r_aadd_11_rtl_371_rtl_935_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_371_rtl_935_a6 = inst_r2r_acnt_a6_a $ inst_r2r_aadd_11_rtl_371_rtl_935_a5COUT $ !inst_r2r_aup

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CC3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a6_a,
	datad => inst_r2r_aup,
	cin => inst_r2r_aadd_11_rtl_371_rtl_935_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_371_rtl_935_a6);

inst_r2r_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a6_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a109 & !inst_r2r_aadd_11_rtl_371_rtl_935_a6 # !inst_r2r_ai_a109 & inst_r2r_acnt_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4C08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a109,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_11_rtl_371_rtl_935_a6,
	datad => inst_r2r_acnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a6_a);

inst_r2r_aR2BUS_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a6_a_areg0 = DFFE(!inst_r2r_acnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a6_a_areg0);

inst_r2r_aR2BUS_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a5_a_areg0 = DFFE(inst_r2r_acnt_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a5_a_areg0);

inst_r2r_aR2BUS_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a4_a_areg0 = DFFE(inst_r2r_acnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a4_a_areg0);

inst_r2r_aR2BUS_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a3_a_areg0 = DFFE(inst_r2r_acnt_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a3_a_areg0);

inst_r2r_aR2BUS_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a2_a_areg0 = DFFE(inst_r2r_acnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a2_a_areg0);

inst_r2r_aR2BUS_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a1_a_areg0 = DFFE(inst_r2r_acnt_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a1_a_areg0);

inst_r2r_aR2BUS_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a0_a_areg0 = DFFE(inst_r2r_acnt_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a0_a_areg0);

slaveregister_inst_acommand_0_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a26_a);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a1_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a1_a $ inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a1_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a1_a,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a2_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a2_a $ !inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a2_a & !inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a2_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a2_a,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a3_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a3_a $ inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a3_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a3_a,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a4_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a4_a $ !inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a4_a & !inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a4_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a4_a,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a5_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a5_a $ inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a5_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a5_a,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a6_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a6_a $ !inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a6_a & !inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a6_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a6_a,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a7_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a7_a $ inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a7_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a7_a,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a8_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a8_a $ !inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a8_a & !inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a8_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a8_a,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a9_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a9_a $ inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a9_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a9_a,
	cout => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a $ !inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a,
	cin => inst_single_led_acnt_rtl_375_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a);

inst_single_led_acnt_old_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_old_a10_a = DFFE(inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_old_a10_a);

inst_single_led_atick_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_atick = DFFE(inst_single_led_acnt_old_a10_a $ inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_old_a10_a,
	datad => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_atick);

inst_single_led_aSingleLED_TRIGGER_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_aSingleLED_TRIGGER_areg0 = DFFE(inst_single_led_atick # inst_single_led_acnt_old_a10_a $ inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_old_a10_a,
	datac => inst_single_led_atick,
	datad => inst_single_led_acnt_rtl_375_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_aSingleLED_TRIGGER_areg0);

inst_coinc_aSelect_405_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_405_a4 = inst_coinc_astate_a9 # inst_coinc_astate_a10 & (inst_coinc_areduce_nor_96_a275 # inst_coinc_areduce_nor_96_a280)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a275,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_areduce_nor_96_a280,
	datad => inst_coinc_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_405_a4);

inst_coinc_aadd_24_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a0 = !inst_coinc_acnt_a0_a
-- inst_coinc_aadd_24_a0COUT = CARRY(inst_coinc_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a0,
	cout => inst_coinc_aadd_24_a0COUT);

slaveregister_inst_aMux_302_rtl_410_rtl_578_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_302_rtl_410_rtl_578_a8 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8);

slaveregister_inst_acommand_2_local_a24_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a_a32 = slaveregister_inst_aMux_302_rtl_410_rtl_578_a8 & slaveregister_inst_acommand_3_local_a0_a_a75 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a0_a_a115

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datab => slaveregister_inst_acommand_3_local_a0_a_a75,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a0_a_a115,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_2_local_a24_a_a32);

slaveregister_inst_acommand_2_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a1_a);

slaveregister_inst_acommand_2_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a0_a);

inst_coinc_ai_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a5 = slaveregister_inst_acommand_2_local_a1_a # slaveregister_inst_acommand_2_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datac => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a5);

inst_coinc_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a0_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a0 # inst_coinc_acnt_a0_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_acnt_a0_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_acnt_a0_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a0_a);

inst_coinc_aadd_24_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a1 = inst_coinc_acnt_a1_a $ inst_coinc_aadd_24_a0COUT
-- inst_coinc_aadd_24_a1COUT = CARRY(!inst_coinc_aadd_24_a0COUT # !inst_coinc_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a1_a,
	cin => inst_coinc_aadd_24_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a1,
	cout => inst_coinc_aadd_24_a1COUT);

inst_coinc_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a1_a = DFFE(inst_coinc_acnt_a1_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aadd_24_a1 & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_acnt_a1_a & inst_coinc_aadd_24_a1 & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a1_a,
	datab => inst_coinc_aadd_24_a1,
	datac => inst_coinc_aSelect_366_rtl_365_a17,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a1_a);

inst_coinc_aadd_24_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a2 = inst_coinc_acnt_a2_a $ !inst_coinc_aadd_24_a1COUT
-- inst_coinc_aadd_24_a2COUT = CARRY(inst_coinc_acnt_a2_a & !inst_coinc_aadd_24_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a2_a,
	cin => inst_coinc_aadd_24_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a2,
	cout => inst_coinc_aadd_24_a2COUT);

inst_coinc_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a2_a = DFFE(inst_coinc_aSelect_405_a4 & (inst_coinc_acnt_a2_a # inst_coinc_aadd_24_a2 & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_aSelect_405_a4 & inst_coinc_aadd_24_a2 & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_aadd_24_a2,
	datac => inst_coinc_aSelect_366_rtl_365_a17,
	datad => inst_coinc_acnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a2_a);

inst_coinc_aadd_24_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a3 = inst_coinc_acnt_a3_a $ inst_coinc_aadd_24_a2COUT
-- inst_coinc_aadd_24_a3COUT = CARRY(!inst_coinc_aadd_24_a2COUT # !inst_coinc_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a3_a,
	cin => inst_coinc_aadd_24_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a3,
	cout => inst_coinc_aadd_24_a3COUT);

inst_coinc_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a3_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a3 # inst_coinc_acnt_a3_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_acnt_a3_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_acnt_a3_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a3_a);

inst_coinc_aadd_24_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a4 = inst_coinc_acnt_a4_a $ !inst_coinc_aadd_24_a3COUT
-- inst_coinc_aadd_24_a4COUT = CARRY(inst_coinc_acnt_a4_a & !inst_coinc_aadd_24_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a4_a,
	cin => inst_coinc_aadd_24_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a4,
	cout => inst_coinc_aadd_24_a4COUT);

inst_coinc_aadd_24_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a5 = inst_coinc_acnt_a5_a $ inst_coinc_aadd_24_a4COUT
-- inst_coinc_aadd_24_a5COUT = CARRY(!inst_coinc_aadd_24_a4COUT # !inst_coinc_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a5_a,
	cin => inst_coinc_aadd_24_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a5,
	cout => inst_coinc_aadd_24_a5COUT);

inst_coinc_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a5_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a5 # inst_coinc_acnt_a5_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_acnt_a5_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_acnt_a5_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a5_a);

inst_coinc_aadd_24_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a6 = inst_coinc_acnt_a6_a $ !inst_coinc_aadd_24_a5COUT
-- inst_coinc_aadd_24_a6COUT = CARRY(inst_coinc_acnt_a6_a & !inst_coinc_aadd_24_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a6_a,
	cin => inst_coinc_aadd_24_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a6,
	cout => inst_coinc_aadd_24_a6COUT);

inst_coinc_aSelect_429_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_429_a4 = inst_coinc_aadd_24_a6 # !inst_coinc_areduce_nor_22_a293 & !inst_coinc_areduce_nor_22_a298

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF03",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_areduce_nor_22_a293,
	datac => inst_coinc_areduce_nor_22_a298,
	datad => inst_coinc_aadd_24_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_429_a4);

inst_coinc_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a6_a = DFFE(inst_coinc_acnt_a6_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_429_a4 & !inst_coinc_astate_a8) # !inst_coinc_acnt_a6_a & inst_coinc_aSelect_429_a4 & !inst_coinc_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a6_a,
	datab => inst_coinc_aSelect_429_a4,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a6_a);

inst_coinc_aadd_24_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a7 = inst_coinc_acnt_a7_a $ inst_coinc_aadd_24_a6COUT
-- inst_coinc_aadd_24_a7COUT = CARRY(!inst_coinc_aadd_24_a6COUT # !inst_coinc_acnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a7_a,
	cin => inst_coinc_aadd_24_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a7,
	cout => inst_coinc_aadd_24_a7COUT);

inst_coinc_aSelect_428_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_428_a4 = inst_coinc_aadd_24_a7 # !inst_coinc_areduce_nor_22_a293 & !inst_coinc_areduce_nor_22_a298

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF03",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_areduce_nor_22_a293,
	datac => inst_coinc_areduce_nor_22_a298,
	datad => inst_coinc_aadd_24_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_428_a4);

inst_coinc_acnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a7_a = DFFE(inst_coinc_astate_a8 & inst_coinc_acnt_a7_a & inst_coinc_aSelect_405_a4 # !inst_coinc_astate_a8 & (inst_coinc_aSelect_428_a4 # inst_coinc_acnt_a7_a & inst_coinc_aSelect_405_a4), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_acnt_a7_a,
	datac => inst_coinc_aSelect_428_a4,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a7_a);

inst_coinc_aadd_24_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a8 = inst_coinc_acnt_a8_a $ !inst_coinc_aadd_24_a7COUT
-- inst_coinc_aadd_24_a8COUT = CARRY(inst_coinc_acnt_a8_a & !inst_coinc_aadd_24_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a8_a,
	cin => inst_coinc_aadd_24_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a8,
	cout => inst_coinc_aadd_24_a8COUT);

inst_coinc_aSelect_427_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_427_a4 = inst_coinc_aadd_24_a8 # !inst_coinc_areduce_nor_22_a293 & !inst_coinc_areduce_nor_22_a298

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF03",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_areduce_nor_22_a293,
	datac => inst_coinc_areduce_nor_22_a298,
	datad => inst_coinc_aadd_24_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_427_a4);

inst_coinc_acnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a8_a = DFFE(inst_coinc_aSelect_427_a4 & (inst_coinc_acnt_a8_a & inst_coinc_aSelect_405_a4 # !inst_coinc_astate_a8) # !inst_coinc_aSelect_427_a4 & inst_coinc_acnt_a8_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_427_a4,
	datab => inst_coinc_acnt_a8_a,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a8_a);

inst_coinc_aadd_24_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a9 = inst_coinc_acnt_a9_a $ inst_coinc_aadd_24_a8COUT
-- inst_coinc_aadd_24_a9COUT = CARRY(!inst_coinc_aadd_24_a8COUT # !inst_coinc_acnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a9_a,
	cin => inst_coinc_aadd_24_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a9,
	cout => inst_coinc_aadd_24_a9COUT);

inst_coinc_aSelect_426_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_426_a4 = inst_coinc_aadd_24_a9 # !inst_coinc_areduce_nor_22_a298 & !inst_coinc_areduce_nor_22_a293

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_areduce_nor_22_a298,
	datac => inst_coinc_aadd_24_a9,
	datad => inst_coinc_areduce_nor_22_a293,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_426_a4);

inst_coinc_acnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a9_a = DFFE(inst_coinc_aSelect_426_a4 & (inst_coinc_acnt_a9_a & inst_coinc_aSelect_405_a4 # !inst_coinc_astate_a8) # !inst_coinc_aSelect_426_a4 & inst_coinc_acnt_a9_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_426_a4,
	datab => inst_coinc_acnt_a9_a,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a9_a);

inst_coinc_aadd_24_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a10 = inst_coinc_acnt_a10_a $ !inst_coinc_aadd_24_a9COUT
-- inst_coinc_aadd_24_a10COUT = CARRY(inst_coinc_acnt_a10_a & !inst_coinc_aadd_24_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a10_a,
	cin => inst_coinc_aadd_24_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a10,
	cout => inst_coinc_aadd_24_a10COUT);

inst_coinc_aSelect_425_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_425_a4 = inst_coinc_aadd_24_a10 # !inst_coinc_areduce_nor_22_a293 & !inst_coinc_areduce_nor_22_a298

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF03",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_areduce_nor_22_a293,
	datac => inst_coinc_areduce_nor_22_a298,
	datad => inst_coinc_aadd_24_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_425_a4);

inst_coinc_acnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a10_a = DFFE(inst_coinc_aSelect_405_a4 & (inst_coinc_acnt_a10_a # !inst_coinc_astate_a8 & inst_coinc_aSelect_425_a4) # !inst_coinc_aSelect_405_a4 & !inst_coinc_astate_a8 & inst_coinc_aSelect_425_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_acnt_a10_a,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_425_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a10_a);

inst_coinc_aadd_24_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a11 = inst_coinc_acnt_a11_a $ inst_coinc_aadd_24_a10COUT
-- inst_coinc_aadd_24_a11COUT = CARRY(!inst_coinc_aadd_24_a10COUT # !inst_coinc_acnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a11_a,
	cin => inst_coinc_aadd_24_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a11,
	cout => inst_coinc_aadd_24_a11COUT);

inst_coinc_acnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a11_a = DFFE(inst_coinc_aSelect_405_a4 & (inst_coinc_acnt_a11_a # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a11) # !inst_coinc_aSelect_405_a4 & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_acnt_a11_a,
	datac => inst_coinc_aSelect_366_rtl_365_a17,
	datad => inst_coinc_aadd_24_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a11_a);

inst_coinc_aadd_24_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a12 = inst_coinc_acnt_a12_a $ !inst_coinc_aadd_24_a11COUT
-- inst_coinc_aadd_24_a12COUT = CARRY(inst_coinc_acnt_a12_a & !inst_coinc_aadd_24_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a12_a,
	cin => inst_coinc_aadd_24_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a12,
	cout => inst_coinc_aadd_24_a12COUT);

inst_coinc_acnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a12_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a12 # inst_coinc_acnt_a12_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_acnt_a12_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_acnt_a12_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a12_a);

inst_coinc_aadd_24_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a13 = inst_coinc_acnt_a13_a $ inst_coinc_aadd_24_a12COUT
-- inst_coinc_aadd_24_a13COUT = CARRY(!inst_coinc_aadd_24_a12COUT # !inst_coinc_acnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a13_a,
	cin => inst_coinc_aadd_24_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a13,
	cout => inst_coinc_aadd_24_a13COUT);

inst_coinc_acnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a13_a = DFFE(inst_coinc_aSelect_405_a4 & (inst_coinc_acnt_a13_a # inst_coinc_aadd_24_a13 & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_aSelect_405_a4 & inst_coinc_aadd_24_a13 & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_aadd_24_a13,
	datac => inst_coinc_acnt_a13_a,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a13_a);

inst_coinc_aadd_24_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a14 = inst_coinc_acnt_a14_a $ !inst_coinc_aadd_24_a13COUT
-- inst_coinc_aadd_24_a14COUT = CARRY(inst_coinc_acnt_a14_a & !inst_coinc_aadd_24_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a14_a,
	cin => inst_coinc_aadd_24_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a14,
	cout => inst_coinc_aadd_24_a14COUT);

inst_coinc_acnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a14_a = DFFE(inst_coinc_acnt_a14_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aadd_24_a14 & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_acnt_a14_a & inst_coinc_aadd_24_a14 & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a14_a,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_aadd_24_a14,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a14_a);

inst_coinc_aadd_24_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a15 = inst_coinc_acnt_a15_a $ inst_coinc_aadd_24_a14COUT
-- inst_coinc_aadd_24_a15COUT = CARRY(!inst_coinc_aadd_24_a14COUT # !inst_coinc_acnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a15_a,
	cin => inst_coinc_aadd_24_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a15,
	cout => inst_coinc_aadd_24_a15COUT);

inst_coinc_acnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a15_a = DFFE(inst_coinc_acnt_a15_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aadd_24_a15 & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_acnt_a15_a & inst_coinc_aadd_24_a15 & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a15_a,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_aadd_24_a15,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a15_a);

inst_coinc_aadd_24_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a16 = inst_coinc_acnt_a16_a $ !inst_coinc_aadd_24_a15COUT
-- inst_coinc_aadd_24_a16COUT = CARRY(inst_coinc_acnt_a16_a & !inst_coinc_aadd_24_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	cin => inst_coinc_aadd_24_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a16,
	cout => inst_coinc_aadd_24_a16COUT);

inst_coinc_acnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a16_a = DFFE(inst_coinc_acnt_a16_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a16) # !inst_coinc_acnt_a16_a & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a16_a);

inst_coinc_aadd_24_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a17 = inst_coinc_acnt_a17_a $ inst_coinc_aadd_24_a16COUT
-- inst_coinc_aadd_24_a17COUT = CARRY(!inst_coinc_aadd_24_a16COUT # !inst_coinc_acnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a17_a,
	cin => inst_coinc_aadd_24_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a17,
	cout => inst_coinc_aadd_24_a17COUT);

inst_coinc_acnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a17_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a17 # inst_coinc_acnt_a17_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_acnt_a17_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_acnt_a17_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a17_a);

inst_coinc_aadd_24_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a18 = inst_coinc_acnt_a18_a $ !inst_coinc_aadd_24_a17COUT
-- inst_coinc_aadd_24_a18COUT = CARRY(inst_coinc_acnt_a18_a & !inst_coinc_aadd_24_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a18_a,
	cin => inst_coinc_aadd_24_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a18,
	cout => inst_coinc_aadd_24_a18COUT);

inst_coinc_acnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a18_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a18 # inst_coinc_acnt_a18_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_acnt_a18_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_acnt_a18_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a18_a);

inst_coinc_aadd_24_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a19 = inst_coinc_acnt_a19_a $ inst_coinc_aadd_24_a18COUT
-- inst_coinc_aadd_24_a19COUT = CARRY(!inst_coinc_aadd_24_a18COUT # !inst_coinc_acnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a19_a,
	cin => inst_coinc_aadd_24_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a19,
	cout => inst_coinc_aadd_24_a19COUT);

inst_coinc_acnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a19_a = DFFE(inst_coinc_acnt_a19_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a19) # !inst_coinc_acnt_a19_a & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a19_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a19_a);

inst_coinc_aadd_24_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a20 = inst_coinc_acnt_a20_a $ !inst_coinc_aadd_24_a19COUT
-- inst_coinc_aadd_24_a20COUT = CARRY(inst_coinc_acnt_a20_a & !inst_coinc_aadd_24_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a20_a,
	cin => inst_coinc_aadd_24_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a20,
	cout => inst_coinc_aadd_24_a20COUT);

inst_coinc_acnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a20_a = DFFE(inst_coinc_acnt_a20_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a20) # !inst_coinc_acnt_a20_a & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a20_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_24_a20,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a20_a);

inst_coinc_aadd_24_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a21 = inst_coinc_acnt_a21_a $ inst_coinc_aadd_24_a20COUT
-- inst_coinc_aadd_24_a21COUT = CARRY(!inst_coinc_aadd_24_a20COUT # !inst_coinc_acnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a21_a,
	cin => inst_coinc_aadd_24_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a21,
	cout => inst_coinc_aadd_24_a21COUT);

inst_coinc_acnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a21_a = DFFE(inst_coinc_acnt_a21_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a21) # !inst_coinc_acnt_a21_a & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a21_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_24_a21,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a21_a);

inst_coinc_aadd_24_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a22 = inst_coinc_acnt_a22_a $ !inst_coinc_aadd_24_a21COUT
-- inst_coinc_aadd_24_a22COUT = CARRY(inst_coinc_acnt_a22_a & !inst_coinc_aadd_24_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a22_a,
	cin => inst_coinc_aadd_24_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a22,
	cout => inst_coinc_aadd_24_a22COUT);

inst_coinc_acnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a22_a = DFFE(inst_coinc_acnt_a22_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a22) # !inst_coinc_acnt_a22_a & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a22_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_24_a22,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a22_a);

inst_coinc_aadd_24_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a23 = inst_coinc_acnt_a23_a $ inst_coinc_aadd_24_a22COUT
-- inst_coinc_aadd_24_a23COUT = CARRY(!inst_coinc_aadd_24_a22COUT # !inst_coinc_acnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a23_a,
	cin => inst_coinc_aadd_24_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a23,
	cout => inst_coinc_aadd_24_a23COUT);

inst_coinc_acnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a23_a = DFFE(inst_coinc_acnt_a23_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a23) # !inst_coinc_acnt_a23_a & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a23_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_24_a23,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a23_a);

inst_coinc_areduce_nor_22_a139_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a139 = inst_coinc_acnt_a20_a # inst_coinc_acnt_a21_a # inst_coinc_acnt_a23_a # inst_coinc_acnt_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a20_a,
	datab => inst_coinc_acnt_a21_a,
	datac => inst_coinc_acnt_a23_a,
	datad => inst_coinc_acnt_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a139);

inst_coinc_aadd_24_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a24 = inst_coinc_acnt_a24_a $ !inst_coinc_aadd_24_a23COUT
-- inst_coinc_aadd_24_a24COUT = CARRY(inst_coinc_acnt_a24_a & !inst_coinc_aadd_24_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a24_a,
	cin => inst_coinc_aadd_24_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a24,
	cout => inst_coinc_aadd_24_a24COUT);

inst_coinc_acnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a24_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a24 # inst_coinc_acnt_a24_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_acnt_a24_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_acnt_a24_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a24_a);

inst_coinc_aadd_24_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a25 = inst_coinc_acnt_a25_a $ inst_coinc_aadd_24_a24COUT
-- inst_coinc_aadd_24_a25COUT = CARRY(!inst_coinc_aadd_24_a24COUT # !inst_coinc_acnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a25_a,
	cin => inst_coinc_aadd_24_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a25,
	cout => inst_coinc_aadd_24_a25COUT);

inst_coinc_acnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a25_a = DFFE(inst_coinc_acnt_a25_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a25) # !inst_coinc_acnt_a25_a & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a25_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_24_a25,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a25_a);

inst_coinc_aadd_24_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a26 = inst_coinc_acnt_a26_a $ !inst_coinc_aadd_24_a25COUT
-- inst_coinc_aadd_24_a26COUT = CARRY(inst_coinc_acnt_a26_a & !inst_coinc_aadd_24_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a26_a,
	cin => inst_coinc_aadd_24_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a26,
	cout => inst_coinc_aadd_24_a26COUT);

inst_coinc_acnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a26_a = DFFE(inst_coinc_aSelect_405_a4 & (inst_coinc_acnt_a26_a # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a26) # !inst_coinc_aSelect_405_a4 & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_24_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_acnt_a26_a,
	datad => inst_coinc_aadd_24_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a26_a);

inst_coinc_aadd_24_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a27 = inst_coinc_acnt_a27_a $ inst_coinc_aadd_24_a26COUT
-- inst_coinc_aadd_24_a27COUT = CARRY(!inst_coinc_aadd_24_a26COUT # !inst_coinc_acnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a27_a,
	cin => inst_coinc_aadd_24_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a27,
	cout => inst_coinc_aadd_24_a27COUT);

inst_coinc_acnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a27_a = DFFE(inst_coinc_aadd_24_a27 & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_acnt_a27_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aadd_24_a27 & inst_coinc_acnt_a27_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_24_a27,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_acnt_a27_a,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a27_a);

inst_coinc_areduce_nor_22_a130_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a130 = inst_coinc_acnt_a26_a # inst_coinc_acnt_a27_a # inst_coinc_acnt_a24_a # inst_coinc_acnt_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a26_a,
	datab => inst_coinc_acnt_a27_a,
	datac => inst_coinc_acnt_a24_a,
	datad => inst_coinc_acnt_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a130);

inst_coinc_areduce_nor_22_a152_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a152 = inst_coinc_acnt_a16_a # inst_coinc_acnt_a18_a # inst_coinc_acnt_a19_a # inst_coinc_acnt_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	datab => inst_coinc_acnt_a18_a,
	datac => inst_coinc_acnt_a19_a,
	datad => inst_coinc_acnt_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a152);

inst_coinc_aadd_24_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a28 = inst_coinc_acnt_a28_a $ !inst_coinc_aadd_24_a27COUT
-- inst_coinc_aadd_24_a28COUT = CARRY(inst_coinc_acnt_a28_a & !inst_coinc_aadd_24_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a28_a,
	cin => inst_coinc_aadd_24_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a28,
	cout => inst_coinc_aadd_24_a28COUT);

inst_coinc_acnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a28_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a28 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a28_a) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_aadd_24_a28,
	datad => inst_coinc_acnt_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a28_a);

inst_coinc_aadd_24_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a29 = inst_coinc_acnt_a29_a $ inst_coinc_aadd_24_a28COUT
-- inst_coinc_aadd_24_a29COUT = CARRY(!inst_coinc_aadd_24_a28COUT # !inst_coinc_acnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a29_a,
	cin => inst_coinc_aadd_24_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a29,
	cout => inst_coinc_aadd_24_a29COUT);

inst_coinc_acnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a29_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a29 # inst_coinc_acnt_a29_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_acnt_a29_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_acnt_a29_a,
	datac => inst_coinc_aadd_24_a29,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a29_a);

inst_coinc_aadd_24_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a30 = inst_coinc_acnt_a30_a $ !inst_coinc_aadd_24_a29COUT
-- inst_coinc_aadd_24_a30COUT = CARRY(inst_coinc_acnt_a30_a & !inst_coinc_aadd_24_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a30_a,
	cin => inst_coinc_aadd_24_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a30,
	cout => inst_coinc_aadd_24_a30COUT);

inst_coinc_acnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a30_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a30 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a30_a) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a30_a,
	datad => inst_coinc_aadd_24_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a30_a);

inst_coinc_aadd_24_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a31 = inst_coinc_aadd_24_a30COUT $ inst_coinc_acnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_acnt_a31_a,
	cin => inst_coinc_aadd_24_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a31);

inst_coinc_acnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a31_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_aadd_24_a31 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a31_a) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a31_a,
	datad => inst_coinc_aadd_24_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a31_a);

inst_coinc_areduce_nor_22_a125_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a125 = inst_coinc_acnt_a29_a # inst_coinc_acnt_a30_a # inst_coinc_acnt_a28_a # inst_coinc_acnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a29_a,
	datab => inst_coinc_acnt_a30_a,
	datac => inst_coinc_acnt_a28_a,
	datad => inst_coinc_acnt_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a125);

inst_coinc_areduce_nor_22_a293_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a293 = inst_coinc_areduce_nor_22_a139 # inst_coinc_areduce_nor_22_a130 # inst_coinc_areduce_nor_22_a152 # inst_coinc_areduce_nor_22_a125

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_22_a139,
	datab => inst_coinc_areduce_nor_22_a130,
	datac => inst_coinc_areduce_nor_22_a152,
	datad => inst_coinc_areduce_nor_22_a125,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a293);

inst_coinc_aSelect_431_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_431_a4 = inst_coinc_aadd_24_a4 # !inst_coinc_areduce_nor_22_a293 & !inst_coinc_areduce_nor_22_a298

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF03",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_areduce_nor_22_a293,
	datac => inst_coinc_areduce_nor_22_a298,
	datad => inst_coinc_aadd_24_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_431_a4);

inst_coinc_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a4_a = DFFE(inst_coinc_aSelect_431_a4 & (inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a4_a # !inst_coinc_astate_a8) # !inst_coinc_aSelect_431_a4 & inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_431_a4,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_acnt_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a4_a);

inst_coinc_areduce_nor_22_a215_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a215 = inst_coinc_acnt_a5_a # !inst_coinc_acnt_a6_a # !inst_coinc_acnt_a7_a # !inst_coinc_acnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a4_a,
	datab => inst_coinc_acnt_a7_a,
	datac => inst_coinc_acnt_a5_a,
	datad => inst_coinc_acnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a215);

inst_coinc_areduce_nor_22_a244_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a244 = inst_coinc_acnt_a0_a # inst_coinc_acnt_a1_a # inst_coinc_acnt_a3_a # inst_coinc_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a0_a,
	datab => inst_coinc_acnt_a1_a,
	datac => inst_coinc_acnt_a3_a,
	datad => inst_coinc_acnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a244);

inst_coinc_areduce_nor_22_a190_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a190 = inst_coinc_acnt_a11_a # !inst_coinc_acnt_a8_a # !inst_coinc_acnt_a10_a # !inst_coinc_acnt_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a9_a,
	datab => inst_coinc_acnt_a11_a,
	datac => inst_coinc_acnt_a10_a,
	datad => inst_coinc_acnt_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a190);

inst_coinc_areduce_nor_22_a169_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a169 = inst_coinc_acnt_a14_a # inst_coinc_acnt_a12_a # inst_coinc_acnt_a15_a # inst_coinc_acnt_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a14_a,
	datab => inst_coinc_acnt_a12_a,
	datac => inst_coinc_acnt_a15_a,
	datad => inst_coinc_acnt_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a169);

inst_coinc_areduce_nor_22_a298_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a298 = inst_coinc_areduce_nor_22_a215 # inst_coinc_areduce_nor_22_a244 # inst_coinc_areduce_nor_22_a190 # inst_coinc_areduce_nor_22_a169

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_22_a215,
	datab => inst_coinc_areduce_nor_22_a244,
	datac => inst_coinc_areduce_nor_22_a190,
	datad => inst_coinc_areduce_nor_22_a169,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a298);

inst_coinc_areduce_nor_22_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22 = inst_coinc_areduce_nor_22_a298 # inst_coinc_areduce_nor_22_a293

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_areduce_nor_22_a298,
	datad => inst_coinc_areduce_nor_22_a293,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22);

inst_coinc_astate_a169_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a169 = inst_coinc_astate_a9 & (inst_coinc_areduce_nor_96_a280 # inst_coinc_areduce_nor_96_a275 # !inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a280,
	datab => inst_coinc_ai_a5,
	datac => inst_coinc_areduce_nor_96_a275,
	datad => inst_coinc_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_astate_a169);

inst_coinc_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a9 = DFFE(inst_coinc_astate_a169 # !inst_coinc_areduce_nor_22 & !inst_coinc_astate_a8 & inst_coinc_ai_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_22,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a5,
	datad => inst_coinc_astate_a169,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a9);

inst_coinc_aSelect_371_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_371_a15 = inst_coinc_astate_a10 & (inst_coinc_areduce_nor_96_a280 # inst_coinc_areduce_nor_96_a275) # !inst_coinc_astate_a10 & inst_coinc_astate_a9 & (inst_coinc_areduce_nor_96_a280 # inst_coinc_areduce_nor_96_a275)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => inst_coinc_areduce_nor_96_a280,
	datac => inst_coinc_areduce_nor_96_a275,
	datad => inst_coinc_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_371_a15);

inst_coinc_aadd_98_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a0 = !inst_coinc_await_cnt_a0_a
-- inst_coinc_aadd_98_a0COUT = CARRY(inst_coinc_await_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a0,
	cout => inst_coinc_aadd_98_a0COUT);

inst_coinc_await_cnt_a31_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a_a0 = !inst_ROC_aRST_areg0 & (slaveregister_inst_acommand_2_local_a1_a # slaveregister_inst_acommand_2_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a1_a,
	datac => inst_ROC_aRST_areg0,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_await_cnt_a31_a_a0);

inst_coinc_await_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a0_a = DFFE(inst_coinc_await_cnt_a0_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a0) # !inst_coinc_await_cnt_a0_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a0_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aadd_98_a0,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a0_a);

inst_coinc_aadd_98_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a1 = inst_coinc_await_cnt_a1_a $ inst_coinc_aadd_98_a0COUT
-- inst_coinc_aadd_98_a1COUT = CARRY(!inst_coinc_aadd_98_a0COUT # !inst_coinc_await_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a1_a,
	cin => inst_coinc_aadd_98_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a1,
	cout => inst_coinc_aadd_98_a1COUT);

inst_coinc_await_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a1_a = DFFE(inst_coinc_aadd_98_a1 & (inst_coinc_aSelect_371_a15 # inst_coinc_await_cnt_a1_a & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_aadd_98_a1 & inst_coinc_await_cnt_a1_a & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_98_a1,
	datab => inst_coinc_await_cnt_a1_a,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a1_a);

inst_coinc_aadd_98_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a2 = inst_coinc_await_cnt_a2_a $ !inst_coinc_aadd_98_a1COUT
-- inst_coinc_aadd_98_a2COUT = CARRY(inst_coinc_await_cnt_a2_a & !inst_coinc_aadd_98_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a2_a,
	cin => inst_coinc_aadd_98_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a2,
	cout => inst_coinc_aadd_98_a2COUT);

inst_coinc_aSelect_400_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_400_a12 = inst_coinc_astate_a10 & (inst_coinc_aadd_98_a2 # !inst_coinc_areduce_nor_96_a275 & !inst_coinc_areduce_nor_96_a280)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a275,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_areduce_nor_96_a280,
	datad => inst_coinc_aadd_98_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_400_a12);

inst_coinc_aSelect_400_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_400_a2 = inst_coinc_astate_a9 & inst_coinc_aadd_98_a2 & (inst_coinc_areduce_nor_96_a280 # inst_coinc_areduce_nor_96_a275)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a280,
	datab => inst_coinc_areduce_nor_96_a275,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_aadd_98_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_400_a2);

inst_coinc_await_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a2_a = DFFE(inst_coinc_aSelect_400_a12 # inst_coinc_aSelect_400_a2 # inst_coinc_await_cnt_a2_a & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_400_a12,
	datab => inst_coinc_aSelect_400_a2,
	datac => inst_coinc_await_cnt_a2_a,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a2_a);

inst_coinc_aadd_98_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a3 = inst_coinc_await_cnt_a3_a $ inst_coinc_aadd_98_a2COUT
-- inst_coinc_aadd_98_a3COUT = CARRY(!inst_coinc_aadd_98_a2COUT # !inst_coinc_await_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a3_a,
	cin => inst_coinc_aadd_98_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a3,
	cout => inst_coinc_aadd_98_a3COUT);

inst_coinc_await_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a3_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a3 # inst_coinc_await_cnt_a3_a & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_aSelect_371_a15 & inst_coinc_await_cnt_a3_a & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aadd_98_a3,
	datac => inst_coinc_await_cnt_a3_a,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a3_a);

inst_coinc_aadd_98_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a4 = inst_coinc_await_cnt_a4_a $ !inst_coinc_aadd_98_a3COUT
-- inst_coinc_aadd_98_a4COUT = CARRY(inst_coinc_await_cnt_a4_a & !inst_coinc_aadd_98_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a4_a,
	cin => inst_coinc_aadd_98_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a4,
	cout => inst_coinc_aadd_98_a4COUT);

inst_coinc_await_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a4_a = DFFE(inst_coinc_await_cnt_a4_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a4) # !inst_coinc_await_cnt_a4_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a4_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aadd_98_a4,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a4_a);

inst_coinc_aadd_98_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a5 = inst_coinc_await_cnt_a5_a $ inst_coinc_aadd_98_a4COUT
-- inst_coinc_aadd_98_a5COUT = CARRY(!inst_coinc_aadd_98_a4COUT # !inst_coinc_await_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a5_a,
	cin => inst_coinc_aadd_98_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a5,
	cout => inst_coinc_aadd_98_a5COUT);

inst_coinc_await_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a5_a = DFFE(inst_coinc_await_cnt_a5_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a5) # !inst_coinc_await_cnt_a5_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a5_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aadd_98_a5,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a5_a);

inst_coinc_aadd_98_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a6 = inst_coinc_await_cnt_a6_a $ !inst_coinc_aadd_98_a5COUT
-- inst_coinc_aadd_98_a6COUT = CARRY(inst_coinc_await_cnt_a6_a & !inst_coinc_aadd_98_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a6_a,
	cin => inst_coinc_aadd_98_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a6,
	cout => inst_coinc_aadd_98_a6COUT);

inst_coinc_await_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a6_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a6 # inst_coinc_await_cnt_a6_a & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_aSelect_371_a15 & inst_coinc_await_cnt_a6_a & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aadd_98_a6,
	datac => inst_coinc_await_cnt_a6_a,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a6_a);

inst_coinc_aadd_98_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a7 = inst_coinc_await_cnt_a7_a $ inst_coinc_aadd_98_a6COUT
-- inst_coinc_aadd_98_a7COUT = CARRY(!inst_coinc_aadd_98_a6COUT # !inst_coinc_await_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a7_a,
	cin => inst_coinc_aadd_98_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a7,
	cout => inst_coinc_aadd_98_a7COUT);

inst_coinc_await_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a7_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a7 # inst_coinc_await_cnt_a7_a & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_aSelect_371_a15 & inst_coinc_await_cnt_a7_a & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aadd_98_a7,
	datac => inst_coinc_await_cnt_a7_a,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a7_a);

inst_coinc_aadd_98_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a8 = inst_coinc_await_cnt_a8_a $ !inst_coinc_aadd_98_a7COUT
-- inst_coinc_aadd_98_a8COUT = CARRY(inst_coinc_await_cnt_a8_a & !inst_coinc_aadd_98_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a8_a,
	cin => inst_coinc_aadd_98_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a8,
	cout => inst_coinc_aadd_98_a8COUT);

inst_coinc_await_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a8_a = DFFE(inst_coinc_await_cnt_a8_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a8) # !inst_coinc_await_cnt_a8_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a8_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aSelect_366_rtl_365_a17,
	datad => inst_coinc_aadd_98_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a8_a);

inst_coinc_aadd_98_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a9 = inst_coinc_await_cnt_a9_a $ inst_coinc_aadd_98_a8COUT
-- inst_coinc_aadd_98_a9COUT = CARRY(!inst_coinc_aadd_98_a8COUT # !inst_coinc_await_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a9_a,
	cin => inst_coinc_aadd_98_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a9,
	cout => inst_coinc_aadd_98_a9COUT);

inst_coinc_await_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a9_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a9 # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_await_cnt_a9_a) # !inst_coinc_aSelect_371_a15 & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_await_cnt_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_98_a9,
	datad => inst_coinc_await_cnt_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a9_a);

inst_coinc_aadd_98_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a10 = inst_coinc_await_cnt_a10_a $ !inst_coinc_aadd_98_a9COUT
-- inst_coinc_aadd_98_a10COUT = CARRY(inst_coinc_await_cnt_a10_a & !inst_coinc_aadd_98_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a10_a,
	cin => inst_coinc_aadd_98_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a10,
	cout => inst_coinc_aadd_98_a10COUT);

inst_coinc_await_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a10_a = DFFE(inst_coinc_await_cnt_a10_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a10) # !inst_coinc_await_cnt_a10_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a10_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aadd_98_a10,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a10_a);

inst_coinc_aadd_98_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a11 = inst_coinc_await_cnt_a11_a $ inst_coinc_aadd_98_a10COUT
-- inst_coinc_aadd_98_a11COUT = CARRY(!inst_coinc_aadd_98_a10COUT # !inst_coinc_await_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a11_a,
	cin => inst_coinc_aadd_98_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a11,
	cout => inst_coinc_aadd_98_a11COUT);

inst_coinc_await_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a11_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a11 # inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_await_cnt_a11_a) # !inst_coinc_aSelect_371_a15 & inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_await_cnt_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_98_a11,
	datad => inst_coinc_await_cnt_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a11_a);

inst_coinc_areduce_nor_96_a172_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a172 = inst_coinc_await_cnt_a10_a # inst_coinc_await_cnt_a11_a # inst_coinc_await_cnt_a8_a # inst_coinc_await_cnt_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a10_a,
	datab => inst_coinc_await_cnt_a11_a,
	datac => inst_coinc_await_cnt_a8_a,
	datad => inst_coinc_await_cnt_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a172);

inst_coinc_aadd_98_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a12 = inst_coinc_await_cnt_a12_a $ !inst_coinc_aadd_98_a11COUT
-- inst_coinc_aadd_98_a12COUT = CARRY(inst_coinc_await_cnt_a12_a & !inst_coinc_aadd_98_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a12_a,
	cin => inst_coinc_aadd_98_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a12,
	cout => inst_coinc_aadd_98_a12COUT);

inst_coinc_await_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a12_a = DFFE(inst_coinc_await_cnt_a12_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a12) # !inst_coinc_await_cnt_a12_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a12_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aSelect_366_rtl_365_a17,
	datad => inst_coinc_aadd_98_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a12_a);

inst_coinc_aadd_98_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a13 = inst_coinc_await_cnt_a13_a $ inst_coinc_aadd_98_a12COUT
-- inst_coinc_aadd_98_a13COUT = CARRY(!inst_coinc_aadd_98_a12COUT # !inst_coinc_await_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a13_a,
	cin => inst_coinc_aadd_98_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a13,
	cout => inst_coinc_aadd_98_a13COUT);

inst_coinc_await_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a13_a = DFFE(inst_coinc_await_cnt_a13_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a13) # !inst_coinc_await_cnt_a13_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a13_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aSelect_366_rtl_365_a17,
	datad => inst_coinc_aadd_98_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a13_a);

inst_coinc_aadd_98_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a14 = inst_coinc_await_cnt_a14_a $ !inst_coinc_aadd_98_a13COUT
-- inst_coinc_aadd_98_a14COUT = CARRY(inst_coinc_await_cnt_a14_a & !inst_coinc_aadd_98_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a14_a,
	cin => inst_coinc_aadd_98_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a14,
	cout => inst_coinc_aadd_98_a14COUT);

inst_coinc_await_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a14_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_await_cnt_a14_a # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a14) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_await_cnt_a14_a,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aadd_98_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a14_a);

inst_coinc_aadd_98_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a15 = inst_coinc_await_cnt_a15_a $ inst_coinc_aadd_98_a14COUT
-- inst_coinc_aadd_98_a15COUT = CARRY(!inst_coinc_aadd_98_a14COUT # !inst_coinc_await_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a15_a,
	cin => inst_coinc_aadd_98_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a15,
	cout => inst_coinc_aadd_98_a15COUT);

inst_coinc_await_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a15_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_await_cnt_a15_a # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a15) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_await_cnt_a15_a,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aadd_98_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a15_a);

inst_coinc_areduce_nor_96_a151_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a151 = inst_coinc_await_cnt_a13_a # inst_coinc_await_cnt_a14_a # inst_coinc_await_cnt_a12_a # inst_coinc_await_cnt_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a13_a,
	datab => inst_coinc_await_cnt_a14_a,
	datac => inst_coinc_await_cnt_a12_a,
	datad => inst_coinc_await_cnt_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a151);

inst_coinc_areduce_nor_96_a197_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a197 = inst_coinc_await_cnt_a4_a # inst_coinc_await_cnt_a7_a # inst_coinc_await_cnt_a5_a # inst_coinc_await_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a4_a,
	datab => inst_coinc_await_cnt_a7_a,
	datac => inst_coinc_await_cnt_a5_a,
	datad => inst_coinc_await_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a197);

inst_coinc_areduce_nor_96_a226_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a226 = inst_coinc_await_cnt_a3_a # inst_coinc_await_cnt_a0_a # inst_coinc_await_cnt_a1_a # !inst_coinc_await_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a3_a,
	datab => inst_coinc_await_cnt_a0_a,
	datac => inst_coinc_await_cnt_a2_a,
	datad => inst_coinc_await_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a226);

inst_coinc_areduce_nor_96_a280_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a280 = inst_coinc_areduce_nor_96_a172 # inst_coinc_areduce_nor_96_a151 # inst_coinc_areduce_nor_96_a197 # inst_coinc_areduce_nor_96_a226

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a172,
	datab => inst_coinc_areduce_nor_96_a151,
	datac => inst_coinc_areduce_nor_96_a197,
	datad => inst_coinc_areduce_nor_96_a226,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a280);

inst_coinc_areduce_nor_96_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96 = inst_coinc_areduce_nor_96_a275 # inst_coinc_areduce_nor_96_a280

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a275,
	datac => inst_coinc_areduce_nor_96_a280,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96);

inst_coinc_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a10 = DFFE(inst_coinc_areduce_nor_96 & inst_coinc_astate_a10 # !inst_coinc_areduce_nor_96 & (inst_coinc_ai_a5 & inst_coinc_astate_a9 # !inst_coinc_ai_a5 & inst_coinc_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a5,
	datad => inst_coinc_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a10);

inst_coinc_alast_down_pol_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol_a22 = !inst_coinc_areduce_nor_96_a275 & !inst_coinc_areduce_nor_96_a280 & inst_coinc_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a275,
	datac => inst_coinc_areduce_nor_96_a280,
	datad => inst_coinc_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_down_pol_a22);

inst_coinc_ai_a618_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a618 = inst_coinc_astate_a8 & inst_coinc_ai_a5 & inst_coinc_alast_down_pol_a22 # !inst_coinc_astate_a8 & (inst_coinc_areduce_nor_22 # inst_coinc_alast_down_pol_a22 # !inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F323",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_22,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a5,
	datad => inst_coinc_alast_down_pol_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a618);

inst_coinc_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a8 = DFFE(!inst_coinc_astate_a10 & inst_coinc_astate_a8 # !inst_coinc_ai_a618, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_ai_a618,
	datad => inst_coinc_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a8);

inst_coinc_aSelect_366_rtl_365_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_366_rtl_365_a17 = !inst_coinc_astate_a8 & (inst_coinc_areduce_nor_22_a298 # inst_coinc_areduce_nor_22_a293)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5550",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datac => inst_coinc_areduce_nor_22_a298,
	datad => inst_coinc_areduce_nor_22_a293,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_366_rtl_365_a17);

inst_coinc_aadd_98_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a16 = inst_coinc_await_cnt_a16_a $ !inst_coinc_aadd_98_a15COUT
-- inst_coinc_aadd_98_a16COUT = CARRY(inst_coinc_await_cnt_a16_a & !inst_coinc_aadd_98_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	cin => inst_coinc_aadd_98_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a16,
	cout => inst_coinc_aadd_98_a16COUT);

inst_coinc_await_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a16_a = DFFE(inst_coinc_await_cnt_a16_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a16) # !inst_coinc_await_cnt_a16_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aadd_98_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a16_a);

inst_coinc_aadd_98_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a17 = inst_coinc_await_cnt_a17_a $ inst_coinc_aadd_98_a16COUT
-- inst_coinc_aadd_98_a17COUT = CARRY(!inst_coinc_aadd_98_a16COUT # !inst_coinc_await_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a17_a,
	cin => inst_coinc_aadd_98_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a17,
	cout => inst_coinc_aadd_98_a17COUT);

inst_coinc_await_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a17_a = DFFE(inst_coinc_await_cnt_a17_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a17) # !inst_coinc_await_cnt_a17_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a17_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aadd_98_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a17_a);

inst_coinc_aadd_98_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a18 = inst_coinc_await_cnt_a18_a $ !inst_coinc_aadd_98_a17COUT
-- inst_coinc_aadd_98_a18COUT = CARRY(inst_coinc_await_cnt_a18_a & !inst_coinc_aadd_98_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a18_a,
	cin => inst_coinc_aadd_98_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a18,
	cout => inst_coinc_aadd_98_a18COUT);

inst_coinc_await_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a18_a = DFFE(inst_coinc_aadd_98_a18 & (inst_coinc_aSelect_371_a15 # inst_coinc_await_cnt_a18_a & inst_coinc_aSelect_366_rtl_365_a17) # !inst_coinc_aadd_98_a18 & inst_coinc_await_cnt_a18_a & inst_coinc_aSelect_366_rtl_365_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_98_a18,
	datab => inst_coinc_await_cnt_a18_a,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a18_a);

inst_coinc_aadd_98_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a19 = inst_coinc_await_cnt_a19_a $ inst_coinc_aadd_98_a18COUT
-- inst_coinc_aadd_98_a19COUT = CARRY(!inst_coinc_aadd_98_a18COUT # !inst_coinc_await_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a19_a,
	cin => inst_coinc_aadd_98_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a19,
	cout => inst_coinc_aadd_98_a19COUT);

inst_coinc_await_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a19_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_await_cnt_a19_a # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a19) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_await_cnt_a19_a,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aadd_98_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a19_a);

inst_coinc_aadd_98_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a20 = inst_coinc_await_cnt_a20_a $ !inst_coinc_aadd_98_a19COUT
-- inst_coinc_aadd_98_a20COUT = CARRY(inst_coinc_await_cnt_a20_a & !inst_coinc_aadd_98_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a20_a,
	cin => inst_coinc_aadd_98_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a20,
	cout => inst_coinc_aadd_98_a20COUT);

inst_coinc_await_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a20_a = DFFE(inst_coinc_await_cnt_a20_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aadd_98_a20 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a20_a & inst_coinc_aadd_98_a20 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a20_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_98_a20,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a20_a);

inst_coinc_aadd_98_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a21 = inst_coinc_await_cnt_a21_a $ inst_coinc_aadd_98_a20COUT
-- inst_coinc_aadd_98_a21COUT = CARRY(!inst_coinc_aadd_98_a20COUT # !inst_coinc_await_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a21_a,
	cin => inst_coinc_aadd_98_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a21,
	cout => inst_coinc_aadd_98_a21COUT);

inst_coinc_await_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a21_a = DFFE(inst_coinc_await_cnt_a21_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aadd_98_a21 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a21_a & inst_coinc_aadd_98_a21 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a21_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_98_a21,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a21_a);

inst_coinc_aadd_98_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a22 = inst_coinc_await_cnt_a22_a $ !inst_coinc_aadd_98_a21COUT
-- inst_coinc_aadd_98_a22COUT = CARRY(inst_coinc_await_cnt_a22_a & !inst_coinc_aadd_98_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a22_a,
	cin => inst_coinc_aadd_98_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a22,
	cout => inst_coinc_aadd_98_a22COUT);

inst_coinc_await_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a22_a = DFFE(inst_coinc_await_cnt_a22_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a22) # !inst_coinc_await_cnt_a22_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a22_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aadd_98_a22,
	datad => inst_coinc_aSelect_366_rtl_365_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a22_a);

inst_coinc_aadd_98_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a23 = inst_coinc_await_cnt_a23_a $ inst_coinc_aadd_98_a22COUT
-- inst_coinc_aadd_98_a23COUT = CARRY(!inst_coinc_aadd_98_a22COUT # !inst_coinc_await_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a23_a,
	cin => inst_coinc_aadd_98_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a23,
	cout => inst_coinc_aadd_98_a23COUT);

inst_coinc_await_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a23_a = DFFE(inst_coinc_await_cnt_a23_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aadd_98_a23 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a23_a & inst_coinc_aadd_98_a23 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a23_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_98_a23,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a23_a);

inst_coinc_areduce_nor_96_a121_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a121 = inst_coinc_await_cnt_a21_a # inst_coinc_await_cnt_a23_a # inst_coinc_await_cnt_a20_a # inst_coinc_await_cnt_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a21_a,
	datab => inst_coinc_await_cnt_a23_a,
	datac => inst_coinc_await_cnt_a20_a,
	datad => inst_coinc_await_cnt_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a121);

inst_coinc_aadd_98_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a24 = inst_coinc_await_cnt_a24_a $ !inst_coinc_aadd_98_a23COUT
-- inst_coinc_aadd_98_a24COUT = CARRY(inst_coinc_await_cnt_a24_a & !inst_coinc_aadd_98_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a24_a,
	cin => inst_coinc_aadd_98_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a24,
	cout => inst_coinc_aadd_98_a24COUT);

inst_coinc_await_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a24_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_await_cnt_a24_a # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a24) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_await_cnt_a24_a,
	datad => inst_coinc_aadd_98_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a24_a);

inst_coinc_aadd_98_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a25 = inst_coinc_await_cnt_a25_a $ inst_coinc_aadd_98_a24COUT
-- inst_coinc_aadd_98_a25COUT = CARRY(!inst_coinc_aadd_98_a24COUT # !inst_coinc_await_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a25_a,
	cin => inst_coinc_aadd_98_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a25,
	cout => inst_coinc_aadd_98_a25COUT);

inst_coinc_await_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a25_a = DFFE(inst_coinc_await_cnt_a25_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aadd_98_a25 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a25_a & inst_coinc_aadd_98_a25 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a25_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_98_a25,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a25_a);

inst_coinc_aadd_98_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a26 = inst_coinc_await_cnt_a26_a $ !inst_coinc_aadd_98_a25COUT
-- inst_coinc_aadd_98_a26COUT = CARRY(inst_coinc_await_cnt_a26_a & !inst_coinc_aadd_98_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a26_a,
	cin => inst_coinc_aadd_98_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a26,
	cout => inst_coinc_aadd_98_a26COUT);

inst_coinc_await_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a26_a = DFFE(inst_coinc_await_cnt_a26_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aadd_98_a26 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a26_a & inst_coinc_aadd_98_a26 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a26_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_98_a26,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a26_a);

inst_coinc_aadd_98_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a27 = inst_coinc_await_cnt_a27_a $ inst_coinc_aadd_98_a26COUT
-- inst_coinc_aadd_98_a27COUT = CARRY(!inst_coinc_aadd_98_a26COUT # !inst_coinc_await_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a27_a,
	cin => inst_coinc_aadd_98_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a27,
	cout => inst_coinc_aadd_98_a27COUT);

inst_coinc_await_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a27_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_await_cnt_a27_a # inst_coinc_aadd_98_a27 & inst_coinc_aSelect_371_a15) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_98_a27 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_await_cnt_a27_a,
	datac => inst_coinc_aadd_98_a27,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a27_a);

inst_coinc_aadd_98_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a28 = inst_coinc_await_cnt_a28_a $ !inst_coinc_aadd_98_a27COUT
-- inst_coinc_aadd_98_a28COUT = CARRY(inst_coinc_await_cnt_a28_a & !inst_coinc_aadd_98_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a28_a,
	cin => inst_coinc_aadd_98_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a28,
	cout => inst_coinc_aadd_98_a28COUT);

inst_coinc_await_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a28_a = DFFE(inst_coinc_await_cnt_a28_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aadd_98_a28 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a28_a & inst_coinc_aadd_98_a28 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a28_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_98_a28,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a28_a);

inst_coinc_aadd_98_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a29 = inst_coinc_await_cnt_a29_a $ inst_coinc_aadd_98_a28COUT
-- inst_coinc_aadd_98_a29COUT = CARRY(!inst_coinc_aadd_98_a28COUT # !inst_coinc_await_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a29_a,
	cin => inst_coinc_aadd_98_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a29,
	cout => inst_coinc_aadd_98_a29COUT);

inst_coinc_await_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a29_a = DFFE(inst_coinc_aSelect_366_rtl_365_a17 & (inst_coinc_await_cnt_a29_a # inst_coinc_aadd_98_a29 & inst_coinc_aSelect_371_a15) # !inst_coinc_aSelect_366_rtl_365_a17 & inst_coinc_aadd_98_a29 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_365_a17,
	datab => inst_coinc_await_cnt_a29_a,
	datac => inst_coinc_aadd_98_a29,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a29_a);

inst_coinc_aadd_98_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a30 = inst_coinc_await_cnt_a30_a $ !inst_coinc_aadd_98_a29COUT
-- inst_coinc_aadd_98_a30COUT = CARRY(inst_coinc_await_cnt_a30_a & !inst_coinc_aadd_98_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a30_a,
	cin => inst_coinc_aadd_98_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a30,
	cout => inst_coinc_aadd_98_a30COUT);

inst_coinc_await_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a30_a = DFFE(inst_coinc_await_cnt_a30_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a30) # !inst_coinc_await_cnt_a30_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a30_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aadd_98_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a30_a);

inst_coinc_aadd_98_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a31 = inst_coinc_aadd_98_a30COUT $ inst_coinc_await_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_await_cnt_a31_a,
	cin => inst_coinc_aadd_98_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a31);

inst_coinc_await_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a = DFFE(inst_coinc_await_cnt_a31_a & (inst_coinc_aSelect_366_rtl_365_a17 # inst_coinc_aadd_98_a31 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a31_a & inst_coinc_aadd_98_a31 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a31_a,
	datab => inst_coinc_aSelect_366_rtl_365_a17,
	datac => inst_coinc_aadd_98_a31,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a31_a);

inst_coinc_areduce_nor_96_a107_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a107 = inst_coinc_await_cnt_a29_a # inst_coinc_await_cnt_a31_a # inst_coinc_await_cnt_a30_a # inst_coinc_await_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a29_a,
	datab => inst_coinc_await_cnt_a31_a,
	datac => inst_coinc_await_cnt_a30_a,
	datad => inst_coinc_await_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a107);

inst_coinc_areduce_nor_96_a134_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a134 = inst_coinc_await_cnt_a17_a # inst_coinc_await_cnt_a18_a # inst_coinc_await_cnt_a16_a # inst_coinc_await_cnt_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a17_a,
	datab => inst_coinc_await_cnt_a18_a,
	datac => inst_coinc_await_cnt_a16_a,
	datad => inst_coinc_await_cnt_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a134);

inst_coinc_areduce_nor_96_a112_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a112 = inst_coinc_await_cnt_a27_a # inst_coinc_await_cnt_a24_a # inst_coinc_await_cnt_a25_a # inst_coinc_await_cnt_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a27_a,
	datab => inst_coinc_await_cnt_a24_a,
	datac => inst_coinc_await_cnt_a25_a,
	datad => inst_coinc_await_cnt_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a112);

inst_coinc_areduce_nor_96_a275_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a275 = inst_coinc_areduce_nor_96_a121 # inst_coinc_areduce_nor_96_a107 # inst_coinc_areduce_nor_96_a134 # inst_coinc_areduce_nor_96_a112

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a121,
	datab => inst_coinc_areduce_nor_96_a107,
	datac => inst_coinc_areduce_nor_96_a134,
	datad => inst_coinc_areduce_nor_96_a112,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a275);

inst_coinc_alast_down_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down = DFFE(inst_coinc_ai_a327 $ (!inst_coinc_areduce_nor_96_a275 & inst_coinc_astate_a10 & !inst_coinc_areduce_nor_96_a280), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a275,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_areduce_nor_96_a280,
	datad => inst_coinc_ai_a327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down);

inst_coinc_ai_a327_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a327 = inst_coinc_alast_down & slaveregister_inst_acommand_2_local_a0_a # !slaveregister_inst_acommand_2_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F333",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a1_a,
	datac => inst_coinc_alast_down,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a327);

inst_coinc_alast_down_pol_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol_a0 = !inst_coinc_areduce_nor_96_a275 & inst_coinc_astate_a10 & !inst_coinc_areduce_nor_96_a280 & !inst_coinc_ai_a327

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a275,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_areduce_nor_96_a280,
	datad => inst_coinc_ai_a327,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_down_pol_a0);

inst_coinc_alast_down_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol = DFFE(!inst_coinc_alast_down_pol, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_down_pol_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_alast_down_pol,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_down_pol_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down_pol);

slaveregister_inst_acommand_2_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a8_a);

inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 = DFFE(inst_coinc_ai_a5 & (inst_coinc_alast_down_pol $ inst_coinc_astate_a9) # !inst_coinc_ai_a5 & slaveregister_inst_acommand_2_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6F60",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_alast_down_pol,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a5,
	datad => slaveregister_inst_acommand_2_local_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0);

slaveregister_inst_acommand_2_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a9_a);

inst_coinc_ai_a629_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a629 = !slaveregister_inst_acommand_2_local_a1_a & !slaveregister_inst_acommand_2_local_a0_a & (slaveregister_inst_acommand_2_local_a8_a # slaveregister_inst_acommand_2_local_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0504",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => slaveregister_inst_acommand_2_local_a8_a,
	datac => slaveregister_inst_acommand_2_local_a0_a,
	datad => slaveregister_inst_acommand_2_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a629);

inst_coinc_ai_a1106_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1106 = slaveregister_inst_acommand_2_local_a1_a & (!inst_coinc_alast_down # !slaveregister_inst_acommand_2_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0AAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datac => slaveregister_inst_acommand_2_local_a0_a,
	datad => inst_coinc_alast_down,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1106);

inst_coinc_ai_a193_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a193 = DFFE(inst_coinc_ai_a629 # inst_coinc_ai_a1106 & (inst_coinc_astate_a9 # inst_coinc_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a629,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_ai_a1106,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a193);

slaveregister_inst_acommand_2_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a12_a);

slaveregister_inst_acommand_2_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a13_a);

slaveregister_inst_acommand_2_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a10_a);

inst_coinc_alast_up_pol_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol_a28 = inst_coinc_astate_a10 & (inst_coinc_alast_down & slaveregister_inst_acommand_2_local_a0_a # !slaveregister_inst_acommand_2_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => slaveregister_inst_acommand_2_local_a1_a,
	datac => inst_coinc_alast_down,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_up_pol_a28);

inst_coinc_alast_up_pol_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol_a0 = !inst_coinc_areduce_nor_96_a280 & inst_coinc_ai_a5 & !inst_coinc_areduce_nor_96_a275 & inst_coinc_alast_up_pol_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a280,
	datab => inst_coinc_ai_a5,
	datac => inst_coinc_areduce_nor_96_a275,
	datad => inst_coinc_alast_up_pol_a28,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_up_pol_a0);

inst_coinc_alast_up_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol = DFFE(!inst_coinc_alast_up_pol, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_up_pol_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_alast_up_pol,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_up_pol_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_up_pol);

inst_coinc_aCOINCIDENCE_OUT_UP_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_UP_areg0 = DFFE(inst_coinc_ai_a5 & (inst_coinc_astate_a9 $ inst_coinc_alast_up_pol) # !inst_coinc_ai_a5 & slaveregister_inst_acommand_2_local_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3ACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a10_a,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a5,
	datad => inst_coinc_alast_up_pol,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_UP_areg0);

slaveregister_inst_acommand_2_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a11_a);

inst_coinc_ai_a1112_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1112 = inst_coinc_astate_a8 & slaveregister_inst_acommand_2_local_a0_a & (inst_coinc_alast_down # !slaveregister_inst_acommand_2_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => inst_coinc_astate_a8,
	datac => slaveregister_inst_acommand_2_local_a0_a,
	datad => inst_coinc_alast_down,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1112);

inst_coinc_ai_a194_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a194 = DFFE(inst_coinc_ai_a1112 # !inst_coinc_ai_a5 & (slaveregister_inst_acommand_2_local_a10_a # slaveregister_inst_acommand_2_local_a11_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a10_a,
	datab => slaveregister_inst_acommand_2_local_a11_a,
	datac => inst_coinc_ai_a5,
	datad => inst_coinc_ai_a1112,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a194);

slaveregister_inst_acommand_2_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a14_a);

slaveregister_inst_acommand_2_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a15_a);

slaveregister_inst_acommand_2_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a24_a);

slaveregister_inst_acommand_2_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a26_a);

slaveregister_inst_acommand_2_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a28_a);

slaveregister_inst_acommand_2_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a31_a);

slaveregister_inst_acommand_2_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a29_a);

slaveregister_inst_acommand_2_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a30_a);

CNT_rtl_373_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_373_awysi_counter_asload_path_a0_a = DFFE(!CNT_rtl_373_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- CNT_rtl_373_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(CNT_rtl_373_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_373_awysi_counter_asload_path_a0_a,
	cout => CNT_rtl_373_awysi_counter_acounter_cell_a0_a_aCOUT);

CNT_rtl_373_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_373_awysi_counter_asload_path_a1_a = DFFE(CNT_rtl_373_awysi_counter_acounter_cell_a0_a_aCOUT $ CNT_rtl_373_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => CNT_rtl_373_awysi_counter_asload_path_a1_a,
	cin => CNT_rtl_373_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_373_awysi_counter_asload_path_a1_a);

COINC_UP_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_B,
	combout => COINC_UP_B_acombout);

COINC_UP_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_BBAR,
	combout => COINC_UP_BBAR_acombout);

COINC_UP_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_ABAR,
	combout => COINC_UP_ABAR_acombout);

COINC_UP_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_A,
	combout => COINC_UP_A_acombout);

COINC_DOWN_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_B,
	combout => COINC_DOWN_B_acombout);

COINC_DOWN_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_BBAR,
	combout => COINC_DOWN_BBAR_acombout);

COINC_DOWN_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_A,
	combout => COINC_DOWN_A_acombout);

COINC_DOWN_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_ABAR,
	combout => COINC_DOWN_ABAR_acombout);

stripe_inst_alpm_instance_acore_aclk_ref_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK_REF,
	combout => CLK_REF_acombout);

stripe_inst_alpm_instance_acore_anpor_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_nPOR,
	combout => nPOR_acombout);

a_aVCC_aI : apex20ke_lcell 
-- Equation(s):
-- a_aVCC = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aVCC);

ahb_slave_inst_aSelect_545_a64_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_545_a64 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !ahb_slave_inst_amasterhready_areg0 # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !ahb_slave_inst_amasterhready_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F0B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_amasterhready_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_545_a64);

ahb_slave_inst_aSelect_545_a224_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_545_a224 = !ahb_slave_inst_aslave_state_a8 & (ahb_slave_inst_ai_a1044 & ahb_slave_inst_aSelect_545_a64 # !ahb_slave_inst_areduce_nor_4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5111",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => ahb_slave_inst_areduce_nor_4,
	datac => ahb_slave_inst_ai_a1044,
	datad => ahb_slave_inst_aSelect_545_a64,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_545_a224);

ahb_slave_inst_aSelect_545_a75_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_545_a75 = ahb_slave_inst_aslave_state_a9 & (stripe_inst_alpm_instance_acore_aMASTERHWRITE # !ahb_slave_inst_ai_a1063)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_ai_a1063,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_545_a75);

ahb_slave_inst_aSelect_545_a339_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_545_a339 = ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_aslave_state_a10 & (stripe_inst_alpm_instance_acore_aMASTERHWRITE # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datad => ahb_slave_inst_aslave_state_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_545_a339);

ahb_slave_inst_amasterhready_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhready_areg0 = DFFE(!ahb_slave_inst_aSelect_545_a224 & !ahb_slave_inst_aslave_state_a12 & !ahb_slave_inst_aSelect_545_a75 & !ahb_slave_inst_aSelect_545_a339, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_545_a224,
	datab => ahb_slave_inst_aslave_state_a12,
	datac => ahb_slave_inst_aSelect_545_a75,
	datad => ahb_slave_inst_aSelect_545_a339,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhready_areg0);

stripe_inst_alpm_instance_alcell_hgrant_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hgrant = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hgrant);

stripe_inst_alpm_instance_acore_aebiack_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_EBIACK,
	combout => EBIACK_acombout);

stripe_inst_alpm_instance_acore_auartctsn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTCTSN,
	combout => UARTCTSN_acombout);

stripe_inst_alpm_instance_acore_auartdsrn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTDSRN,
	combout => UARTDSRN_acombout);

stripe_inst_alpm_instance_acore_auartrxd_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTRXD,
	combout => UARTRXD_acombout);

stripe_inst_alpm_instance_acore_aintextpin_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_INTEXTPIN,
	combout => INTEXTPIN_acombout);

stripe_inst_alpm_instance_adp_feedback_sum_a0_I : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_adp_feedback_sum_a0 = stripe_inst_alpm_instance_adp0_aportadataout_a0_a & stripe_inst_alpm_instance_adp2_aportadataout_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_adp0_aportadataout_a0_a,
	datad => stripe_inst_alpm_instance_adp2_aportadataout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_adp_feedback_sum_a0);

inst_master_data_source_aadd_14_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a0 = !inst_master_data_source_adata_a0_a
-- inst_master_data_source_aadd_14_a0COUT = CARRY(inst_master_data_source_adata_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a0,
	cout => inst_master_data_source_aadd_14_a0COUT);

inst_master_data_source_ai_a420_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_ai_a420 = inst_master_data_source_adata_a0_a & (inst_master_data_source_aadd_14_a0 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_adata_a0_a & inst_master_data_source_aadd_14_a0 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a0_a,
	datac => inst_master_data_source_aadd_14_a0,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_ai_a420);

inst_master_data_source_adata_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a0_a = DFFE(!inst_master_data_source_aLessThan_12_a306 & !inst_master_data_source_aLessThan_12_a301 & inst_master_data_source_ai_a420, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a306,
	datac => inst_master_data_source_aLessThan_12_a301,
	datad => inst_master_data_source_ai_a420,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a0_a);

inst_master_data_source_aadd_14_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a1 = inst_master_data_source_adata_a1_a $ inst_master_data_source_aadd_14_a0COUT
-- inst_master_data_source_aadd_14_a1COUT = CARRY(!inst_master_data_source_aadd_14_a0COUT # !inst_master_data_source_adata_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a1_a,
	cin => inst_master_data_source_aadd_14_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a1,
	cout => inst_master_data_source_aadd_14_a1COUT);

inst_master_data_source_ai_a427_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_ai_a427 = inst_master_data_source_adata_a1_a & (inst_master_data_source_aadd_14_a1 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_adata_a1_a & inst_master_data_source_aadd_14_a1 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a1_a,
	datac => inst_master_data_source_aadd_14_a1,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_ai_a427);

inst_master_data_source_adata_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a1_a = DFFE(!inst_master_data_source_aLessThan_12_a306 & !inst_master_data_source_aLessThan_12_a301 & inst_master_data_source_ai_a427, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a306,
	datac => inst_master_data_source_aLessThan_12_a301,
	datad => inst_master_data_source_ai_a427,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a1_a);

inst_master_data_source_aadd_14_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a2 = inst_master_data_source_adata_a2_a $ !inst_master_data_source_aadd_14_a1COUT
-- inst_master_data_source_aadd_14_a2COUT = CARRY(inst_master_data_source_adata_a2_a & !inst_master_data_source_aadd_14_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a2_a,
	cin => inst_master_data_source_aadd_14_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a2,
	cout => inst_master_data_source_aadd_14_a2COUT);

inst_master_data_source_ai_a434_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_ai_a434 = inst_master_data_source_aadd_14_a2 & (inst_master_data_source_adata_a2_a # stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_aadd_14_a2 & inst_master_data_source_adata_a2_a & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a2,
	datac => inst_master_data_source_adata_a2_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_ai_a434);

inst_master_data_source_adata_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a2_a = DFFE(!inst_master_data_source_aLessThan_12_a301 & !inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_ai_a434, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => inst_master_data_source_ai_a434,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a2_a);

inst_master_data_source_aadd_14_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a3 = inst_master_data_source_adata_a3_a $ inst_master_data_source_aadd_14_a2COUT
-- inst_master_data_source_aadd_14_a3COUT = CARRY(!inst_master_data_source_aadd_14_a2COUT # !inst_master_data_source_adata_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a3_a,
	cin => inst_master_data_source_aadd_14_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a3,
	cout => inst_master_data_source_aadd_14_a3COUT);

inst_master_data_source_ai_a441_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_ai_a441 = inst_master_data_source_aadd_14_a3 & (inst_master_data_source_adata_a3_a # stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_aadd_14_a3 & inst_master_data_source_adata_a3_a & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_14_a3,
	datac => inst_master_data_source_adata_a3_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_ai_a441);

inst_master_data_source_adata_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a3_a = DFFE(!inst_master_data_source_aLessThan_12_a301 & !inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_ai_a441, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => inst_master_data_source_ai_a441,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a3_a);

inst_master_data_source_aadd_14_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a4 = inst_master_data_source_adata_a4_a $ !inst_master_data_source_aadd_14_a3COUT
-- inst_master_data_source_aadd_14_a4COUT = CARRY(inst_master_data_source_adata_a4_a & !inst_master_data_source_aadd_14_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a4_a,
	cin => inst_master_data_source_aadd_14_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a4,
	cout => inst_master_data_source_aadd_14_a4COUT);

inst_master_data_source_ai_a448_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_ai_a448 = inst_master_data_source_aadd_14_a4 & (inst_master_data_source_adata_a4_a # stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_aadd_14_a4 & inst_master_data_source_adata_a4_a & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a4,
	datac => inst_master_data_source_adata_a4_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_ai_a448);

inst_master_data_source_adata_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a4_a = DFFE(!inst_master_data_source_aLessThan_12_a306 & !inst_master_data_source_aLessThan_12_a301 & inst_master_data_source_ai_a448, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_12_a306,
	datac => inst_master_data_source_aLessThan_12_a301,
	datad => inst_master_data_source_ai_a448,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a4_a);

inst_master_data_source_aadd_14_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a5 = inst_master_data_source_adata_a5_a $ inst_master_data_source_aadd_14_a4COUT
-- inst_master_data_source_aadd_14_a5COUT = CARRY(!inst_master_data_source_aadd_14_a4COUT # !inst_master_data_source_adata_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a5_a,
	cin => inst_master_data_source_aadd_14_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a5,
	cout => inst_master_data_source_aadd_14_a5COUT);

inst_master_data_source_ai_a455_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_ai_a455 = inst_master_data_source_aadd_14_a5 & (inst_master_data_source_adata_a5_a # stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_aadd_14_a5 & inst_master_data_source_adata_a5_a & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a5,
	datac => inst_master_data_source_adata_a5_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_ai_a455);

inst_master_data_source_adata_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a5_a = DFFE(!inst_master_data_source_aLessThan_12_a301 & !inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_ai_a455, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => inst_master_data_source_ai_a455,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a5_a);

inst_master_data_source_aadd_14_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a6 = inst_master_data_source_adata_a6_a $ !inst_master_data_source_aadd_14_a5COUT
-- inst_master_data_source_aadd_14_a6COUT = CARRY(inst_master_data_source_adata_a6_a & !inst_master_data_source_aadd_14_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a6_a,
	cin => inst_master_data_source_aadd_14_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a6,
	cout => inst_master_data_source_aadd_14_a6COUT);

inst_master_data_source_ai_a462_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_ai_a462 = inst_master_data_source_adata_a6_a & (inst_master_data_source_aadd_14_a6 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_adata_a6_a & inst_master_data_source_aadd_14_a6 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a6_a,
	datac => inst_master_data_source_aadd_14_a6,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_ai_a462);

inst_master_data_source_adata_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a6_a = DFFE(!inst_master_data_source_aLessThan_12_a306 & !inst_master_data_source_aLessThan_12_a301 & inst_master_data_source_ai_a462, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_12_a306,
	datac => inst_master_data_source_aLessThan_12_a301,
	datad => inst_master_data_source_ai_a462,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a6_a);

inst_master_data_source_aadd_14_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a7 = inst_master_data_source_adata_a7_a $ inst_master_data_source_aadd_14_a6COUT
-- inst_master_data_source_aadd_14_a7COUT = CARRY(!inst_master_data_source_aadd_14_a6COUT # !inst_master_data_source_adata_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	cin => inst_master_data_source_aadd_14_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a7,
	cout => inst_master_data_source_aadd_14_a7COUT);

inst_master_data_source_adata_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a7_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4450",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_aadd_14_a7,
	datac => inst_master_data_source_adata_a7_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a7_a);

inst_master_data_source_aadd_14_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a8 = inst_master_data_source_adata_a8_a $ !inst_master_data_source_aadd_14_a7COUT
-- inst_master_data_source_aadd_14_a8COUT = CARRY(inst_master_data_source_adata_a8_a & !inst_master_data_source_aadd_14_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a8_a,
	cin => inst_master_data_source_aadd_14_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a8,
	cout => inst_master_data_source_aadd_14_a8COUT);

inst_master_data_source_adata_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a8_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a8_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a8,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a8_a);

inst_master_data_source_aadd_14_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a9 = inst_master_data_source_adata_a9_a $ inst_master_data_source_aadd_14_a8COUT
-- inst_master_data_source_aadd_14_a9COUT = CARRY(!inst_master_data_source_aadd_14_a8COUT # !inst_master_data_source_adata_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a9_a,
	cin => inst_master_data_source_aadd_14_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a9,
	cout => inst_master_data_source_aadd_14_a9COUT);

inst_master_data_source_adata_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a9_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a9,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a9_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a9_a);

inst_master_data_source_aadd_14_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a10 = inst_master_data_source_adata_a10_a $ !inst_master_data_source_aadd_14_a9COUT
-- inst_master_data_source_aadd_14_a10COUT = CARRY(inst_master_data_source_adata_a10_a & !inst_master_data_source_aadd_14_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a10_a,
	cin => inst_master_data_source_aadd_14_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a10,
	cout => inst_master_data_source_aadd_14_a10COUT);

inst_master_data_source_adata_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a10_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_aadd_14_a10,
	datac => inst_master_data_source_adata_a10_a,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a10_a);

inst_master_data_source_aadd_14_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a11 = inst_master_data_source_adata_a11_a $ inst_master_data_source_aadd_14_a10COUT
-- inst_master_data_source_aadd_14_a11COUT = CARRY(!inst_master_data_source_aadd_14_a10COUT # !inst_master_data_source_adata_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a11_a,
	cin => inst_master_data_source_aadd_14_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a11,
	cout => inst_master_data_source_aadd_14_a11COUT);

inst_master_data_source_adata_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a11_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a11,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a11_a);

inst_master_data_source_aLessThan_12_a264_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a264 = inst_master_data_source_adata_a10_a # inst_master_data_source_adata_a8_a # inst_master_data_source_adata_a9_a # inst_master_data_source_adata_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	datab => inst_master_data_source_adata_a8_a,
	datac => inst_master_data_source_adata_a9_a,
	datad => inst_master_data_source_adata_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a264);

inst_master_data_source_aadd_14_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a12 = inst_master_data_source_adata_a12_a $ !inst_master_data_source_aadd_14_a11COUT
-- inst_master_data_source_aadd_14_a12COUT = CARRY(inst_master_data_source_adata_a12_a & !inst_master_data_source_aadd_14_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a12_a,
	cin => inst_master_data_source_aadd_14_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a12,
	cout => inst_master_data_source_aadd_14_a12COUT);

inst_master_data_source_adata_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a12_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a12_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a12,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a12_a);

inst_master_data_source_aadd_14_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a13 = inst_master_data_source_adata_a13_a $ inst_master_data_source_aadd_14_a12COUT
-- inst_master_data_source_aadd_14_a13COUT = CARRY(!inst_master_data_source_aadd_14_a12COUT # !inst_master_data_source_adata_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	cin => inst_master_data_source_aadd_14_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a13,
	cout => inst_master_data_source_aadd_14_a13COUT);

inst_master_data_source_adata_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a13_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4540",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_aadd_14_a13,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_adata_a13_a,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a13_a);

inst_master_data_source_aadd_14_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a14 = inst_master_data_source_adata_a14_a $ !inst_master_data_source_aadd_14_a13COUT
-- inst_master_data_source_aadd_14_a14COUT = CARRY(inst_master_data_source_adata_a14_a & !inst_master_data_source_aadd_14_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a14_a,
	cin => inst_master_data_source_aadd_14_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a14,
	cout => inst_master_data_source_aadd_14_a14COUT);

inst_master_data_source_adata_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a14_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a14,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a14_a);

inst_master_data_source_aadd_14_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a15 = inst_master_data_source_adata_a15_a $ inst_master_data_source_aadd_14_a14COUT
-- inst_master_data_source_aadd_14_a15COUT = CARRY(!inst_master_data_source_aadd_14_a14COUT # !inst_master_data_source_adata_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a15_a,
	cin => inst_master_data_source_aadd_14_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a15,
	cout => inst_master_data_source_aadd_14_a15COUT);

inst_master_data_source_adata_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a15_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a15,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a15_a);

inst_master_data_source_aLessThan_12_a296_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a296 = inst_master_data_source_adata_a15_a # inst_master_data_source_adata_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_adata_a15_a,
	datad => inst_master_data_source_adata_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a296);

inst_master_data_source_aLessThan_12_a306_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a306 = inst_master_data_source_aLessThan_12_a264 # inst_master_data_source_adata_a13_a # inst_master_data_source_adata_a12_a # inst_master_data_source_aLessThan_12_a296

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a264,
	datab => inst_master_data_source_adata_a13_a,
	datac => inst_master_data_source_adata_a12_a,
	datad => inst_master_data_source_aLessThan_12_a296,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a306);

inst_master_data_source_aLessThan_12_a127_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a127 = inst_master_data_source_aLessThan_12_a301 # inst_master_data_source_aLessThan_12_a306

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a127);

inst_master_data_source_aadd_14_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a16 = inst_master_data_source_adata_a16_a $ !inst_master_data_source_aadd_14_a15COUT
-- inst_master_data_source_aadd_14_a16COUT = CARRY(inst_master_data_source_adata_a16_a & !inst_master_data_source_aadd_14_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a16_a,
	cin => inst_master_data_source_aadd_14_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a16,
	cout => inst_master_data_source_aadd_14_a16COUT);

inst_master_data_source_adata_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a16_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a16_a,
	datab => inst_master_data_source_aadd_14_a16,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a16_a);

inst_master_data_source_aadd_14_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a17 = inst_master_data_source_adata_a17_a $ inst_master_data_source_aadd_14_a16COUT
-- inst_master_data_source_aadd_14_a17COUT = CARRY(!inst_master_data_source_aadd_14_a16COUT # !inst_master_data_source_adata_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a17_a,
	cin => inst_master_data_source_aadd_14_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a17,
	cout => inst_master_data_source_aadd_14_a17COUT);

inst_master_data_source_adata_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a17_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5044",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a17_a,
	datac => inst_master_data_source_aadd_14_a17,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a17_a);

inst_master_data_source_aadd_14_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a18 = inst_master_data_source_adata_a18_a $ !inst_master_data_source_aadd_14_a17COUT
-- inst_master_data_source_aadd_14_a18COUT = CARRY(inst_master_data_source_adata_a18_a & !inst_master_data_source_aadd_14_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a18_a,
	cin => inst_master_data_source_aadd_14_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a18,
	cout => inst_master_data_source_aadd_14_a18COUT);

inst_master_data_source_adata_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a18_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a18,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a18_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a18_a);

inst_master_data_source_aadd_14_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a19 = inst_master_data_source_adata_a19_a $ inst_master_data_source_aadd_14_a18COUT
-- inst_master_data_source_aadd_14_a19COUT = CARRY(!inst_master_data_source_aadd_14_a18COUT # !inst_master_data_source_adata_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a19_a,
	cin => inst_master_data_source_aadd_14_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a19,
	cout => inst_master_data_source_aadd_14_a19COUT);

inst_master_data_source_adata_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a19_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00AC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a19,
	datab => inst_master_data_source_adata_a19_a,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a19_a);

inst_master_data_source_aadd_14_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a20 = inst_master_data_source_adata_a20_a $ !inst_master_data_source_aadd_14_a19COUT
-- inst_master_data_source_aadd_14_a20COUT = CARRY(inst_master_data_source_adata_a20_a & !inst_master_data_source_aadd_14_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	cin => inst_master_data_source_aadd_14_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a20,
	cout => inst_master_data_source_aadd_14_a20COUT);

inst_master_data_source_adata_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a20_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a20,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a20_a);

inst_master_data_source_aadd_14_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a21 = inst_master_data_source_adata_a21_a $ inst_master_data_source_aadd_14_a20COUT
-- inst_master_data_source_aadd_14_a21COUT = CARRY(!inst_master_data_source_aadd_14_a20COUT # !inst_master_data_source_adata_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a21_a,
	cin => inst_master_data_source_aadd_14_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a21,
	cout => inst_master_data_source_aadd_14_a21COUT);

inst_master_data_source_adata_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a21_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00AC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a21,
	datab => inst_master_data_source_adata_a21_a,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a21_a);

inst_master_data_source_aadd_14_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a22 = inst_master_data_source_adata_a22_a $ !inst_master_data_source_aadd_14_a21COUT
-- inst_master_data_source_aadd_14_a22COUT = CARRY(inst_master_data_source_adata_a22_a & !inst_master_data_source_aadd_14_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a22_a,
	cin => inst_master_data_source_aadd_14_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a22,
	cout => inst_master_data_source_aadd_14_a22COUT);

inst_master_data_source_adata_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a22_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00AC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a22,
	datab => inst_master_data_source_adata_a22_a,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a22_a);

inst_master_data_source_aadd_14_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a23 = inst_master_data_source_adata_a23_a $ inst_master_data_source_aadd_14_a22COUT
-- inst_master_data_source_aadd_14_a23COUT = CARRY(!inst_master_data_source_aadd_14_a22COUT # !inst_master_data_source_adata_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a23_a,
	cin => inst_master_data_source_aadd_14_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a23,
	cout => inst_master_data_source_aadd_14_a23COUT);

inst_master_data_source_adata_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a23_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a23_a,
	datab => inst_master_data_source_aadd_14_a23,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a23_a);

inst_master_data_source_aLessThan_12_a213_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a213 = inst_master_data_source_adata_a21_a # inst_master_data_source_adata_a20_a # inst_master_data_source_adata_a22_a # inst_master_data_source_adata_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a21_a,
	datab => inst_master_data_source_adata_a20_a,
	datac => inst_master_data_source_adata_a22_a,
	datad => inst_master_data_source_adata_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a213);

inst_master_data_source_aLessThan_12_a226_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a226 = inst_master_data_source_adata_a19_a # inst_master_data_source_adata_a18_a # inst_master_data_source_adata_a17_a # inst_master_data_source_adata_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	datab => inst_master_data_source_adata_a18_a,
	datac => inst_master_data_source_adata_a17_a,
	datad => inst_master_data_source_adata_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a226);

inst_master_data_source_aadd_14_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a24 = inst_master_data_source_adata_a24_a $ !inst_master_data_source_aadd_14_a23COUT
-- inst_master_data_source_aadd_14_a24COUT = CARRY(inst_master_data_source_adata_a24_a & !inst_master_data_source_aadd_14_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a24_a,
	cin => inst_master_data_source_aadd_14_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a24,
	cout => inst_master_data_source_aadd_14_a24COUT);

inst_master_data_source_adata_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a24_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a24,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a24_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a24_a);

inst_master_data_source_aadd_14_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a25 = inst_master_data_source_adata_a25_a $ inst_master_data_source_aadd_14_a24COUT
-- inst_master_data_source_aadd_14_a25COUT = CARRY(!inst_master_data_source_aadd_14_a24COUT # !inst_master_data_source_adata_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a25_a,
	cin => inst_master_data_source_aadd_14_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a25,
	cout => inst_master_data_source_aadd_14_a25COUT);

inst_master_data_source_adata_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a25_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3202",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aadd_14_a25,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a25_a);

inst_master_data_source_aadd_14_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a26 = inst_master_data_source_adata_a26_a $ !inst_master_data_source_aadd_14_a25COUT
-- inst_master_data_source_aadd_14_a26COUT = CARRY(inst_master_data_source_adata_a26_a & !inst_master_data_source_aadd_14_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a26_a,
	cin => inst_master_data_source_aadd_14_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a26,
	cout => inst_master_data_source_aadd_14_a26COUT);

inst_master_data_source_adata_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a26_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a26_a,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aadd_14_a26,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a26_a);

inst_master_data_source_aadd_14_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a27 = inst_master_data_source_adata_a27_a $ inst_master_data_source_aadd_14_a26COUT
-- inst_master_data_source_aadd_14_a27COUT = CARRY(!inst_master_data_source_aadd_14_a26COUT # !inst_master_data_source_adata_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a27_a,
	cin => inst_master_data_source_aadd_14_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a27,
	cout => inst_master_data_source_aadd_14_a27COUT);

inst_master_data_source_adata_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a27_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a27_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a27,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a27_a);

inst_master_data_source_aadd_14_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a28 = inst_master_data_source_adata_a28_a $ !inst_master_data_source_aadd_14_a27COUT
-- inst_master_data_source_aadd_14_a28COUT = CARRY(inst_master_data_source_adata_a28_a & !inst_master_data_source_aadd_14_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a28_a,
	cin => inst_master_data_source_aadd_14_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a28,
	cout => inst_master_data_source_aadd_14_a28COUT);

inst_master_data_source_adata_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a28_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4450",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_aadd_14_a28,
	datac => inst_master_data_source_adata_a28_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a28_a);

inst_master_data_source_aadd_14_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a29 = inst_master_data_source_adata_a29_a $ inst_master_data_source_aadd_14_a28COUT
-- inst_master_data_source_aadd_14_a29COUT = CARRY(!inst_master_data_source_aadd_14_a28COUT # !inst_master_data_source_adata_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a29_a,
	cin => inst_master_data_source_aadd_14_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a29,
	cout => inst_master_data_source_aadd_14_a29COUT);

inst_master_data_source_adata_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a29_a = DFFE(inst_master_data_source_aadd_14_a29 & !inst_master_data_source_aLessThan_12_a301 & !inst_master_data_source_aLessThan_12_a306 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a29,
	datab => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a29_a);

inst_master_data_source_aadd_14_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a30 = inst_master_data_source_adata_a30_a $ !inst_master_data_source_aadd_14_a29COUT
-- inst_master_data_source_aadd_14_a30COUT = CARRY(inst_master_data_source_adata_a30_a & !inst_master_data_source_aadd_14_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a30_a,
	cin => inst_master_data_source_aadd_14_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a30,
	cout => inst_master_data_source_aadd_14_a30COUT);

inst_master_data_source_adata_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a30_a = DFFE(inst_master_data_source_aadd_14_a30 & !inst_master_data_source_aLessThan_12_a306 & !inst_master_data_source_aLessThan_12_a301 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a30,
	datab => inst_master_data_source_aLessThan_12_a306,
	datac => inst_master_data_source_aLessThan_12_a301,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a30_a);

inst_master_data_source_aadd_14_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a31 = inst_master_data_source_adata_a31_a $ inst_master_data_source_aadd_14_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a31_a,
	cin => inst_master_data_source_aadd_14_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a31);

inst_master_data_source_adata_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a31_a = DFFE(inst_master_data_source_aadd_14_a31 & !inst_master_data_source_aLessThan_12_a306 & !inst_master_data_source_aLessThan_12_a301 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a31,
	datab => inst_master_data_source_aLessThan_12_a306,
	datac => inst_master_data_source_aLessThan_12_a301,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a31_a);

inst_master_data_source_aLessThan_12_a199_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a199 = inst_master_data_source_adata_a30_a # inst_master_data_source_adata_a31_a # inst_master_data_source_adata_a28_a # inst_master_data_source_adata_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a30_a,
	datab => inst_master_data_source_adata_a31_a,
	datac => inst_master_data_source_adata_a28_a,
	datad => inst_master_data_source_adata_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a199);

inst_master_data_source_aLessThan_12_a204_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a204 = inst_master_data_source_adata_a27_a # inst_master_data_source_adata_a24_a # inst_master_data_source_adata_a26_a # inst_master_data_source_adata_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a27_a,
	datab => inst_master_data_source_adata_a24_a,
	datac => inst_master_data_source_adata_a26_a,
	datad => inst_master_data_source_adata_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a204);

inst_master_data_source_aLessThan_12_a301_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a301 = inst_master_data_source_aLessThan_12_a213 # inst_master_data_source_aLessThan_12_a226 # inst_master_data_source_aLessThan_12_a199 # inst_master_data_source_aLessThan_12_a204

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a213,
	datab => inst_master_data_source_aLessThan_12_a226,
	datac => inst_master_data_source_aLessThan_12_a199,
	datad => inst_master_data_source_aLessThan_12_a204,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a301);

inst_master_data_source_awdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a0_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a301 & !inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_ai_a420, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => inst_master_data_source_ai_a420,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a0_a_areg0);

inst_ahb_master_aslavehwdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a0_a_areg0 = DFFE(inst_master_data_source_awdata_a0_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a0_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a0_a_areg0);

inst_master_data_source_awdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a1_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a301 & !inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_ai_a427, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => inst_master_data_source_ai_a427,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a1_a_areg0);

inst_ahb_master_aslavehwdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a1_a_areg0 = DFFE(inst_master_data_source_awdata_a1_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a1_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a1_a_areg0);

inst_master_data_source_awdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a2_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a301 & !inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_ai_a434, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => inst_master_data_source_ai_a434,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a2_a_areg0);

inst_ahb_master_aslavehwdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a2_a_areg0 = DFFE(inst_master_data_source_awdata_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a2_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a2_a_areg0);

inst_master_data_source_awdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a3_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a301 & !inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_ai_a441, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => inst_master_data_source_ai_a441,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a3_a_areg0);

inst_ahb_master_aslavehwdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a3_a_areg0 = DFFE(inst_master_data_source_awdata_a3_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a3_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a3_a_areg0);

inst_master_data_source_awdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a4_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_ai_a448 & !inst_master_data_source_aLessThan_12_a301, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a306,
	datac => inst_master_data_source_ai_a448,
	datad => inst_master_data_source_aLessThan_12_a301,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a4_a_areg0);

inst_ahb_master_aslavehwdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a4_a_areg0 = DFFE(inst_master_data_source_awdata_a4_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a4_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a4_a_areg0);

inst_master_data_source_awdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a5_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a301 & !inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_ai_a455, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => inst_master_data_source_ai_a455,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a5_a_areg0);

inst_ahb_master_aslavehwdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a5_a_areg0 = DFFE(inst_master_data_source_awdata_a5_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a5_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a5_a_areg0);

inst_master_data_source_awdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a6_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a306 & !inst_master_data_source_aLessThan_12_a301 & inst_master_data_source_ai_a462, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_12_a306,
	datac => inst_master_data_source_aLessThan_12_a301,
	datad => inst_master_data_source_ai_a462,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a6_a_areg0);

inst_ahb_master_aslavehwdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a6_a_areg0 = DFFE(inst_master_data_source_awdata_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a6_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a6_a_areg0);

inst_master_data_source_awdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a7_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a7,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a7_a_areg0);

inst_ahb_master_aslavehwdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a7_a_areg0 = DFFE(inst_master_data_source_awdata_a7_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a7_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a7_a_areg0);

inst_master_data_source_awdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a8_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5044",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a8_a,
	datac => inst_master_data_source_aadd_14_a8,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a8_a_areg0);

inst_ahb_master_aslavehwdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a8_a_areg0 = DFFE(inst_master_data_source_awdata_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a8_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a8_a_areg0);

inst_master_data_source_awdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a9_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a9,
	datab => inst_master_data_source_adata_a9_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a9_a_areg0);

inst_ahb_master_aslavehwdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a9_a_areg0 = DFFE(inst_master_data_source_awdata_a9_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a9_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a9_a_areg0);

inst_master_data_source_awdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a10_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_aadd_14_a10,
	datac => inst_master_data_source_adata_a10_a,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a10_a_areg0);

inst_ahb_master_aslavehwdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a10_a_areg0 = DFFE(inst_master_data_source_awdata_a10_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a10_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a10_a_areg0);

inst_master_data_source_awdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a11_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a11,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a11_a_areg0);

inst_ahb_master_aslavehwdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a11_a_areg0 = DFFE(inst_master_data_source_awdata_a11_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a11_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a11_a_areg0);

inst_master_data_source_awdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a12_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a12,
	datab => inst_master_data_source_adata_a12_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a12_a_areg0);

inst_ahb_master_aslavehwdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a12_a_areg0 = DFFE(inst_master_data_source_awdata_a12_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a12_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a12_a_areg0);

inst_master_data_source_awdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a13_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	datab => inst_master_data_source_aadd_14_a13,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a13_a_areg0);

inst_ahb_master_aslavehwdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a13_a_areg0 = DFFE(inst_master_data_source_awdata_a13_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a13_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a13_a_areg0);

inst_master_data_source_awdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a14_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a14,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a14_a_areg0);

inst_ahb_master_aslavehwdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a14_a_areg0 = DFFE(inst_master_data_source_awdata_a14_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a14_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a14_a_areg0);

inst_master_data_source_awdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a15_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a15,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a15_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a15_a_areg0);

inst_ahb_master_aslavehwdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a15_a_areg0 = DFFE(inst_master_data_source_awdata_a15_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a15_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a15_a_areg0);

inst_master_data_source_awdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a16_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a16_a,
	datab => inst_master_data_source_aadd_14_a16,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a16_a_areg0);

inst_ahb_master_aslavehwdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a16_a_areg0 = DFFE(inst_master_data_source_awdata_a16_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a16_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a16_a_areg0);

inst_master_data_source_awdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a17_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a17,
	datab => inst_master_data_source_adata_a17_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a17_a_areg0);

inst_ahb_master_aslavehwdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a17_a_areg0 = DFFE(inst_master_data_source_awdata_a17_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a17_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a17_a_areg0);

inst_master_data_source_awdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a18_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a18,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a18_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a18_a_areg0);

inst_ahb_master_aslavehwdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a18_a_areg0 = DFFE(inst_master_data_source_awdata_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a18_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a18_a_areg0);

inst_master_data_source_awdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a19_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_adata_a19_a,
	datac => inst_master_data_source_aadd_14_a19,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a19_a_areg0);

inst_ahb_master_aslavehwdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a19_a_areg0 = DFFE(inst_master_data_source_awdata_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a19_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a19_a_areg0);

inst_master_data_source_awdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a20_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a20,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a20_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a20_a_areg0);

inst_ahb_master_aslavehwdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a20_a_areg0 = DFFE(inst_master_data_source_awdata_a20_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a20_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a20_a_areg0);

inst_master_data_source_awdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a21_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a21,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a21_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a21_a_areg0);

inst_ahb_master_aslavehwdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a21_a_areg0 = DFFE(inst_master_data_source_awdata_a21_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a21_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a21_a_areg0);

inst_master_data_source_awdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a22_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_adata_a22_a,
	datac => inst_master_data_source_aadd_14_a22,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a22_a_areg0);

inst_ahb_master_aslavehwdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a22_a_areg0 = DFFE(inst_master_data_source_awdata_a22_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a22_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a22_a_areg0);

inst_master_data_source_awdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a23_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4450",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_aadd_14_a23,
	datac => inst_master_data_source_adata_a23_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a23_a_areg0);

inst_ahb_master_aslavehwdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a23_a_areg0 = DFFE(inst_master_data_source_awdata_a23_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a23_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a23_a_areg0);

inst_master_data_source_awdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a24_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5044",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a24_a,
	datac => inst_master_data_source_aadd_14_a24,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a24_a_areg0);

inst_ahb_master_aslavehwdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a24_a_areg0 = DFFE(inst_master_data_source_awdata_a24_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a24_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a24_a_areg0);

inst_master_data_source_awdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a25_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4450",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_aadd_14_a25,
	datac => inst_master_data_source_adata_a25_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a25_a_areg0);

inst_ahb_master_aslavehwdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a25_a_areg0 = DFFE(inst_master_data_source_awdata_a25_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a25_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a25_a_areg0);

inst_master_data_source_awdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a26_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a26_a,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aadd_14_a26,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a26_a_areg0);

inst_ahb_master_aslavehwdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a26_a_areg0 = DFFE(inst_master_data_source_awdata_a26_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a26_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a26_a_areg0);

inst_master_data_source_awdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a27_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a27_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a27,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a27_a_areg0);

inst_ahb_master_aslavehwdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a27_a_areg0 = DFFE(inst_master_data_source_awdata_a27_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a27_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a27_a_areg0);

inst_master_data_source_awdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a28_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00AC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a28,
	datab => inst_master_data_source_adata_a28_a,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aLessThan_12_a127,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a28_a_areg0);

inst_ahb_master_aslavehwdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a28_a_areg0 = DFFE(inst_master_data_source_awdata_a28_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a28_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a28_a_areg0);

inst_master_data_source_awdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a29_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a301 & inst_master_data_source_aadd_14_a29 & !inst_master_data_source_aLessThan_12_a306 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datab => inst_master_data_source_aadd_14_a29,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a29_a_areg0);

inst_ahb_master_aslavehwdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a29_a_areg0 = DFFE(inst_master_data_source_awdata_a29_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a29_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a29_a_areg0);

inst_master_data_source_awdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a30_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a306 & inst_master_data_source_aadd_14_a30 & !inst_master_data_source_aLessThan_12_a301 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a306,
	datab => inst_master_data_source_aadd_14_a30,
	datac => inst_master_data_source_aLessThan_12_a301,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a30_a_areg0);

inst_ahb_master_aslavehwdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a30_a_areg0 = DFFE(inst_master_data_source_awdata_a30_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a30_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a30_a_areg0);

inst_master_data_source_awdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a31_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a301 & inst_master_data_source_aadd_14_a31 & !inst_master_data_source_aLessThan_12_a306 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a301,
	datab => inst_master_data_source_aadd_14_a31,
	datac => inst_master_data_source_aLessThan_12_a306,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a31_a_areg0);

inst_ahb_master_aslavehwdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a31_a_areg0 = DFFE(inst_master_data_source_awdata_a31_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a31_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a31_a_areg0);

ahb_slave_inst_areg_address_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a7_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a & (ahb_slave_inst_aSelect_576_a12 # ahb_slave_inst_areg_address_a7_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a & ahb_slave_inst_areg_address_a7_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a,
	datab => ahb_slave_inst_areg_address_a7_a_areg0,
	datac => ahb_slave_inst_aSelect_576_a12,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a7_a_areg0);

ahb_slave_inst_areg_address_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a8_a_areg0 = DFFE(ahb_slave_inst_aSelect_583_a377 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377 & (ahb_slave_inst_areg_address_a8_a_areg0 # stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & ahb_slave_inst_aSelect_576_a12), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_583_a377,
	datab => ahb_slave_inst_areg_address_a8_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a8_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111101001",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 0,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a);

rtl_a260_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a260 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a & !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a260);

rtl_a9389_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9389 = !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0)
-- rtl_a9751 = !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9389,
	cascout => rtl_a9751);

ATWD1_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(3),
	combout => ATWD1_D_a3_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19 = atwd1_ainst_atwd_readout_astate_a10 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19);

atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD1_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD1_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(2),
	combout => ATWD1_D_a2_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD1_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

ATWD1_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(5),
	combout => ATWD1_D_a5_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD1_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

ATWD1_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(8),
	combout => ATWD1_D_a8_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD1_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => ATWD1_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

ATWD1_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(6),
	combout => ATWD1_D_a6_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD1_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

ATWD1_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(9),
	combout => ATWD1_D_a9_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD1_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

ATWD1_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(7),
	combout => ATWD1_D_a7_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD1_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a6_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a6_a);

ATWD1_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(4),
	combout => ATWD1_D_a4_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD1_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a4_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a4_a);

ATWD1_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(1),
	combout => ATWD1_D_a1_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD1_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a1_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a4_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datac => atwd1_ainst_gray2bin_abin_sig_a4_a,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a1_a);

ATWD1_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(0),
	combout => ATWD1_D_a0_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD1_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

slaveregister_inst_ai_a6058_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6058 = ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0 & ahb_slave_inst_areg_enable_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6058);

slaveregister_inst_ai_a548_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a548 = slaveregister_inst_ai_a6058 & ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a548);

atwd1_adata_sig_a0_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a0_a_a8 = slaveregister_inst_ai_a548 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a548 & (atwd1_ainst_gray2bin_abin_sig_a1_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F066",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a1_a,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datad => slaveregister_inst_ai_a548,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a0_a_a8);

slaveregister_inst_ai_a6033_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6033 = !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0
-- slaveregister_inst_ai_a6119 = !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6033,
	cascout => slaveregister_inst_ai_a6119);

atwd1_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a11 # atwd1_ainst_atwd_readout_adata_valid_areg0 & (atwd1_ainst_atwd_readout_astate_a10 # !atwd1_ainst_atwd_readout_areduce_or_143_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_astate_a11,
	datac => atwd1_ainst_atwd_readout_adata_valid_areg0,
	datad => atwd1_ainst_atwd_readout_areduce_or_143_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adata_valid_areg0);

rtl_a12_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a12 = atwd1_ainst_atwd_readout_adata_valid_areg0 # slaveregister_inst_ai_a6033 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a6058

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6033,
	datab => atwd1_ainst_atwd_readout_adata_valid_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a6058,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a12);

atwd1_ainst_atwd_readout_aadd_29_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a0 = !atwd1_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_29_a0COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a0,
	cout => atwd1_ainst_atwd_readout_aadd_29_a0COUT);

atwd1_ainst_atwd_readout_aSelect_160_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_160_a12 = !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a0_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5055",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_160_a12);

atwd1_ainst_atwd_readout_aSelect_160_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_160_a106 = atwd1_ainst_atwd_readout_aSelect_160_a12 # atwd1_ainst_atwd_readout_aaddr_cnt_a0_a & (atwd1_ainst_atwd_readout_areduce_or_143_a10 # atwd1_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datac => atwd1_ainst_atwd_readout_aSelect_160_a12,
	datad => atwd1_ainst_atwd_readout_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_160_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_aSelect_160_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a0,
	datad => atwd1_ainst_atwd_readout_aSelect_160_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a);

slaveregister_inst_ai_a6041_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6041 = ahb_slave_inst_areg_enable_areg0 & slaveregister_inst_ai_a6033 & ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_enable_areg0,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6041);

atwd1_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aaddr_cnt_a0_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a6041,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a0_a_a2);

atwd1_ainst_atwd_readout_aadd_29_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a1 = atwd1_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_29_a0COUT
-- atwd1_ainst_atwd_readout_aadd_29_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_29_a0COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a1,
	cout => atwd1_ainst_atwd_readout_aadd_29_a1COUT);

atwd1_ainst_atwd_readout_aSelect_158_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_158_a12 = !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a1_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5151",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_control_abusy_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_158_a12);

atwd1_ainst_atwd_readout_aSelect_158_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_158_a106 = atwd1_ainst_atwd_readout_aSelect_158_a12 # atwd1_ainst_atwd_readout_aaddr_cnt_a1_a & (atwd1_ainst_atwd_readout_areduce_or_143_a10 # atwd1_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_aSelect_158_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_158_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_aSelect_158_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a1,
	datad => atwd1_ainst_atwd_readout_aSelect_158_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd1_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a6041,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a1_a_a5);

atwd1_ainst_atwd_readout_aadd_29_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a2 = atwd1_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_29_a1COUT
-- atwd1_ainst_atwd_readout_aadd_29_a2COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_29_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a2,
	cout => atwd1_ainst_atwd_readout_aadd_29_a2COUT);

atwd1_ainst_atwd_readout_aSelect_156_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_156_a12 = !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a2_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_156_a12);

atwd1_ainst_atwd_readout_aSelect_156_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_156_a106 = atwd1_ainst_atwd_readout_aSelect_156_a12 # atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & (atwd1_ainst_atwd_readout_areduce_or_143_a10 # atwd1_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datac => atwd1_ainst_atwd_readout_aSelect_156_a12,
	datad => atwd1_ainst_atwd_readout_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_156_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_aSelect_156_a106 # atwd1_ainst_atwd_readout_aadd_29_a2 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_29_a2,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aSelect_156_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd1_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aaddr_cnt_a2_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_ai_a6041,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a2_a_a8);

atwd1_ainst_atwd_readout_aadd_29_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a3 = atwd1_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_29_a2COUT
-- atwd1_ainst_atwd_readout_aadd_29_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_29_a2COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a3,
	cout => atwd1_ainst_atwd_readout_aadd_29_a3COUT);

atwd1_ainst_atwd_readout_aSelect_154_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_154_a12 = !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a3_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_154_a12);

atwd1_ainst_atwd_readout_aSelect_154_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_154_a106 = atwd1_ainst_atwd_readout_aSelect_154_a12 # atwd1_ainst_atwd_readout_aaddr_cnt_a3_a & (atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_areduce_or_143_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_154_a12,
	datab => atwd1_ainst_atwd_readout_astate_a12,
	datac => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_154_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_aSelect_154_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a3,
	datad => atwd1_ainst_atwd_readout_aSelect_154_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd1_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a3_a_a11 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a3_a) # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aaddr_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6041,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a3_a_a11);

atwd1_ainst_atwd_readout_aSelect_152_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_152_a12 = !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a4_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5055",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datad => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_152_a12);

atwd1_ainst_atwd_readout_aSelect_152_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_152_a106 = atwd1_ainst_atwd_readout_aSelect_152_a12 # atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & (atwd1_ainst_atwd_readout_areduce_or_143_a10 # atwd1_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_aSelect_152_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_152_a106);

atwd1_ainst_atwd_readout_aadd_29_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a4 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_29_a3COUT
-- atwd1_ainst_atwd_readout_aadd_29_a4COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_29_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a4,
	cout => atwd1_ainst_atwd_readout_aadd_29_a4COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_aSelect_152_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aSelect_152_a106,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_29_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd1_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a4_a_a14 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a4_a) # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aaddr_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datab => slaveregister_inst_ai_a6041,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a4_a_a14);

atwd1_ainst_atwd_readout_aSelect_150_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_150_a12 = !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a5_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_150_a12);

atwd1_ainst_atwd_readout_aSelect_150_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_150_a106 = atwd1_ainst_atwd_readout_aSelect_150_a12 # atwd1_ainst_atwd_readout_aaddr_cnt_a5_a & (atwd1_ainst_atwd_readout_areduce_or_143_a10 # atwd1_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_aSelect_150_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_150_a106);

atwd1_ainst_atwd_readout_aadd_29_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a5 = atwd1_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_29_a4COUT
-- atwd1_ainst_atwd_readout_aadd_29_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_29_a4COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a5,
	cout => atwd1_ainst_atwd_readout_aadd_29_a5COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_aSelect_150_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aSelect_150_a106,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_29_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd1_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a5_a_a17 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aaddr_cnt_a5_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a7_a_areg0,
	datac => slaveregister_inst_ai_a6041,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a5_a_a17);

atwd1_ainst_atwd_readout_aadd_29_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a6 = atwd1_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_29_a5COUT
-- atwd1_ainst_atwd_readout_aadd_29_a6COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_29_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a6,
	cout => atwd1_ainst_atwd_readout_aadd_29_a6COUT);

atwd1_ainst_atwd_readout_aSelect_148_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_148_a12 = !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a6_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_148_a12);

atwd1_ainst_atwd_readout_aSelect_148_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_148_a106 = atwd1_ainst_atwd_readout_aSelect_148_a12 # atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & (atwd1_ainst_atwd_readout_areduce_or_143_a10 # atwd1_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_aSelect_148_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_148_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_aSelect_148_a106 # atwd1_ainst_atwd_readout_aadd_29_a6 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aadd_29_a6,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aSelect_148_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd1_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a6_a) # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aaddr_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6041,
	datab => ahb_slave_inst_areg_address_a8_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a6_a_a20);

atwd1_ainst_atwd_readout_aadd_29_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a7 = atwd1_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_29_a6COUT
-- atwd1_ainst_atwd_readout_aadd_29_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_29_a6COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a7,
	cout => atwd1_ainst_atwd_readout_aadd_29_a7COUT);

atwd1_ainst_atwd_readout_aSelect_146_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_146_a12 = !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a7_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_146_a12);

atwd1_ainst_atwd_readout_aSelect_146_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_146_a106 = atwd1_ainst_atwd_readout_aSelect_146_a12 # atwd1_ainst_atwd_readout_aaddr_cnt_a7_a & (atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_areduce_or_143_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datab => atwd1_ainst_atwd_readout_astate_a12,
	datac => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	datad => atwd1_ainst_atwd_readout_aSelect_146_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_146_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_aSelect_146_a106 # atwd1_ainst_atwd_readout_aadd_29_a7 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aadd_29_a7,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aSelect_146_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a);

ahb_slave_inst_areg_address_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a9_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a & (ahb_slave_inst_aSelect_576_a12 # ahb_slave_inst_areg_address_a9_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a & ahb_slave_inst_areg_address_a9_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a,
	datab => ahb_slave_inst_areg_address_a9_a_areg0,
	datac => ahb_slave_inst_aSelect_576_a12,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a9_a_areg0);

atwd1_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aaddr_cnt_a7_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a9_a_areg0,
	datad => slaveregister_inst_ai_a6041,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a7_a_a23);

ahb_slave_inst_areg_address_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a10_a_areg0 = DFFE(ahb_slave_inst_aSelect_576_a12 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a # ahb_slave_inst_areg_address_a10_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_aSelect_576_a12 & ahb_slave_inst_areg_address_a10_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_576_a12,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a,
	datac => ahb_slave_inst_areg_address_a10_a_areg0,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a10_a_areg0);

atwd1_ainst_atwd_readout_aadd_29_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a8 = atwd1_ainst_atwd_readout_aadd_29_a7COUT $ !atwd1_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a8);

atwd1_ainst_atwd_readout_aSelect_144_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_144_a12 = !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a8_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_144_a12);

atwd1_ainst_atwd_readout_aSelect_144_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_144_a106 = atwd1_ainst_atwd_readout_aSelect_144_a12 # atwd1_ainst_atwd_readout_aaddr_cnt_a8_a & (atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_areduce_or_143_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_144_a12,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_areduce_or_143_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_144_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_aSelect_144_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a8,
	datad => atwd1_ainst_atwd_readout_aSelect_144_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd1_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aaddr_cnt_a8_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a10_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datad => slaveregister_inst_ai_a6041,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a8_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a0_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a545_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a545 = slaveregister_inst_ai_a6058 & ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a545);

ATWD0_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(0),
	combout => ATWD0_D_a0_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19 = atwd0_ainst_atwd_readout_astate_a10 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD0_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

ATWD0_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(2),
	combout => ATWD0_D_a2_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD0_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

ATWD0_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(3),
	combout => ATWD0_D_a3_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD0_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD0_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(4),
	combout => ATWD0_D_a4_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD0_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

ATWD0_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(8),
	combout => ATWD0_D_a8_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD0_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

ATWD0_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(7),
	combout => ATWD0_D_a7_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD0_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

ATWD0_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(6),
	combout => ATWD0_D_a6_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD0_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

ATWD0_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(9),
	combout => ATWD0_D_a9_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD0_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a6_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a6_a);

ATWD0_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(5),
	combout => ATWD0_D_a5_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD0_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a4_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a4_a);

ATWD0_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(1),
	combout => ATWD0_D_a1_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD0_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a1_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a4_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a4_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a1_a);

atwd0_adata_sig_a0_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a0_a_a8 = slaveregister_inst_ai_a545 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a545 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8BB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datab => slaveregister_inst_ai_a545,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datad => atwd0_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a0_a_a8);

atwd0_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a11 # atwd0_ainst_atwd_readout_adata_valid_areg0 & (atwd0_ainst_atwd_readout_astate_a10 # !atwd0_ainst_atwd_readout_areduce_or_143_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_143_a2,
	datac => atwd0_ainst_atwd_readout_astate_a11,
	datad => atwd0_ainst_atwd_readout_adata_valid_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adata_valid_areg0);

rtl_a11_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a11 = atwd0_ainst_atwd_readout_adata_valid_areg0 # slaveregister_inst_ai_a6033 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a6058

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CECC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6033,
	datab => atwd0_ainst_atwd_readout_adata_valid_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a6058,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a11);

atwd0_ainst_atwd_readout_aadd_29_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a0 = !atwd0_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_29_a0COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a0,
	cout => atwd0_ainst_atwd_readout_aadd_29_a0COUT);

atwd0_ainst_atwd_readout_aSelect_160_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_160_a12 = !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a0_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_160_a12);

atwd0_ainst_atwd_readout_aSelect_160_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_160_a106 = atwd0_ainst_atwd_readout_aSelect_160_a12 # atwd0_ainst_atwd_readout_aaddr_cnt_a0_a & (atwd0_ainst_atwd_readout_areduce_or_143_a10 # atwd0_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCEC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd0_ainst_atwd_readout_aSelect_160_a12,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => atwd0_ainst_atwd_readout_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_160_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_aSelect_160_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_29_a0,
	datad => atwd0_ainst_atwd_readout_aSelect_160_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a);

atwd0_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6041,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a0_a_a2);

atwd0_ainst_atwd_readout_aSelect_158_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_158_a12 = !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a1_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5151",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_158_a12);

atwd0_ainst_atwd_readout_aSelect_158_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_158_a106 = atwd0_ainst_atwd_readout_aSelect_158_a12 # atwd0_ainst_atwd_readout_aaddr_cnt_a1_a & (atwd0_ainst_atwd_readout_areduce_or_143_a10 # atwd0_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	datad => atwd0_ainst_atwd_readout_aSelect_158_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_158_a106);

atwd0_ainst_atwd_readout_aadd_29_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a1 = atwd0_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_29_a0COUT
-- atwd0_ainst_atwd_readout_aadd_29_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_29_a0COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a1,
	cout => atwd0_ainst_atwd_readout_aadd_29_a1COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_aSelect_158_a106 # atwd0_ainst_atwd_readout_aadd_29_a1 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_158_a106,
	datab => atwd0_ainst_atwd_readout_aadd_29_a1,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd0_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a1_a_a5 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aaddr_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6041,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a1_a_a5);

atwd0_ainst_atwd_readout_aSelect_156_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_156_a12 = !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a2_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_156_a12);

atwd0_ainst_atwd_readout_aSelect_156_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_156_a106 = atwd0_ainst_atwd_readout_aSelect_156_a12 # atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & (atwd0_ainst_atwd_readout_areduce_or_143_a10 # atwd0_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	datad => atwd0_ainst_atwd_readout_aSelect_156_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_156_a106);

atwd0_ainst_atwd_readout_aadd_29_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a2 = atwd0_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_29_a1COUT
-- atwd0_ainst_atwd_readout_aadd_29_a2COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_29_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a2,
	cout => atwd0_ainst_atwd_readout_aadd_29_a2COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_aSelect_156_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_156_a106,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_29_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd0_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a2_a_a8 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6041,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a2_a_a8);

atwd0_ainst_atwd_readout_aadd_29_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a3 = atwd0_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_29_a2COUT
-- atwd0_ainst_atwd_readout_aadd_29_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_29_a2COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a3,
	cout => atwd0_ainst_atwd_readout_aadd_29_a3COUT);

atwd0_ainst_atwd_readout_aSelect_154_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_154_a12 = !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a3_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_154_a12);

atwd0_ainst_atwd_readout_aSelect_154_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_154_a106 = atwd0_ainst_atwd_readout_aSelect_154_a12 # atwd0_ainst_atwd_readout_aaddr_cnt_a3_a & (atwd0_ainst_atwd_readout_areduce_or_143_a10 # atwd0_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	datad => atwd0_ainst_atwd_readout_aSelect_154_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_154_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_aSelect_154_a106 # atwd0_ainst_atwd_readout_aadd_29_a3 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aadd_29_a3,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aSelect_154_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd0_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a3_a_a11 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6041,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a3_a_a11);

atwd0_ainst_atwd_readout_aadd_29_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a4 = atwd0_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_29_a3COUT
-- atwd0_ainst_atwd_readout_aadd_29_a4COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_29_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a4,
	cout => atwd0_ainst_atwd_readout_aadd_29_a4COUT);

atwd0_ainst_atwd_readout_aSelect_152_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_152_a12 = !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a4_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_152_a12);

atwd0_ainst_atwd_readout_aSelect_152_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_152_a106 = atwd0_ainst_atwd_readout_aSelect_152_a12 # atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & (atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_areduce_or_143_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	datab => atwd0_ainst_atwd_readout_astate_a12,
	datac => atwd0_ainst_atwd_readout_aSelect_152_a12,
	datad => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_152_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_aSelect_152_a106 # atwd0_ainst_atwd_readout_aadd_29_a4 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_29_a4,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aSelect_152_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd0_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aaddr_cnt_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6041,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a4_a_a14);

atwd0_ainst_atwd_readout_aadd_29_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a5 = atwd0_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_29_a4COUT
-- atwd0_ainst_atwd_readout_aadd_29_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_29_a4COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a5,
	cout => atwd0_ainst_atwd_readout_aadd_29_a5COUT);

atwd0_ainst_atwd_readout_aSelect_150_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_150_a12 = !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a5_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_150_a12);

atwd0_ainst_atwd_readout_aSelect_150_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_150_a106 = atwd0_ainst_atwd_readout_aSelect_150_a12 # atwd0_ainst_atwd_readout_aaddr_cnt_a5_a & (atwd0_ainst_atwd_readout_areduce_or_143_a10 # atwd0_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd0_ainst_atwd_readout_astate_a12,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datad => atwd0_ainst_atwd_readout_aSelect_150_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_150_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_aSelect_150_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_29_a5,
	datad => atwd0_ainst_atwd_readout_aSelect_150_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd0_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a5_a_a17 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0) # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6041,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datac => ahb_slave_inst_areg_address_a7_a_areg0,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a5_a_a17);

atwd0_ainst_atwd_readout_aadd_29_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a6 = atwd0_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_29_a5COUT
-- atwd0_ainst_atwd_readout_aadd_29_a6COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_29_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a6,
	cout => atwd0_ainst_atwd_readout_aadd_29_a6COUT);

atwd0_ainst_atwd_readout_aSelect_148_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_148_a12 = !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a6_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_148_a12);

atwd0_ainst_atwd_readout_aSelect_148_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_148_a106 = atwd0_ainst_atwd_readout_aSelect_148_a12 # atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & (atwd0_ainst_atwd_readout_areduce_or_143_a10 # atwd0_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd0_ainst_atwd_readout_astate_a12,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	datad => atwd0_ainst_atwd_readout_aSelect_148_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_148_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_aSelect_148_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_29_a6,
	datad => atwd0_ainst_atwd_readout_aSelect_148_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd0_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0) # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a8_a_areg0,
	datab => slaveregister_inst_ai_a6041,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a6_a_a20);

atwd0_ainst_atwd_readout_aadd_29_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a7 = atwd0_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_29_a6COUT
-- atwd0_ainst_atwd_readout_aadd_29_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_29_a6COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a7,
	cout => atwd0_ainst_atwd_readout_aadd_29_a7COUT);

atwd0_ainst_atwd_readout_aSelect_146_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_146_a12 = !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a7_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5055",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_146_a12);

atwd0_ainst_atwd_readout_aSelect_146_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_146_a106 = atwd0_ainst_atwd_readout_aSelect_146_a12 # atwd0_ainst_atwd_readout_aaddr_cnt_a7_a & (atwd0_ainst_atwd_readout_areduce_or_143_a10 # atwd0_ainst_atwd_readout_astate_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCEC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	datab => atwd0_ainst_atwd_readout_aSelect_146_a12,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	datad => atwd0_ainst_atwd_readout_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_146_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_aSelect_146_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_29_a7,
	datad => atwd0_ainst_atwd_readout_aSelect_146_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a);

atwd0_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	datac => slaveregister_inst_ai_a6041,
	datad => ahb_slave_inst_areg_address_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a7_a_a23);

atwd0_ainst_atwd_readout_aadd_29_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a8 = atwd0_ainst_atwd_readout_aadd_29_a7COUT $ !atwd0_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a8);

atwd0_ainst_atwd_readout_aSelect_144_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_144_a12 = !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a8_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_144_a12);

atwd0_ainst_atwd_readout_aSelect_144_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_144_a106 = atwd0_ainst_atwd_readout_aSelect_144_a12 # atwd0_ainst_atwd_readout_aaddr_cnt_a8_a & (atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_areduce_or_143_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_144_a12,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	datad => atwd0_ainst_atwd_readout_areduce_or_143_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_144_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_aSelect_144_a106 # atwd0_ainst_atwd_readout_aadd_29_a8 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_29_a8,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aSelect_144_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd0_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a10_a_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	datad => slaveregister_inst_ai_a6041,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a8_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a0_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

rtl_a1011_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1011 = rtl_a9389 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9389,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1011);

slaveregister_inst_ai_a6031_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6031 = !ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5454",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6031);

slaveregister_inst_ai_a6034_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6034 = !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_ai_a6058 & ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a6058,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6034);

FLASH_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(0),
	combout => FLASH_AD_D_a0_a_acombout);

inst_flash_ADC_adata_sig_a0_a_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a0_a_a7 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a0_a_acombout) # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a0_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => FLASH_AD_D_a0_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a0_a_a7);

slaveregister_inst_acommand_0_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a17_a);

slaveregister_inst_acommand_0_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a16_a);

inst_flash_ADC_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a0 = !slaveregister_inst_acommand_0_local_a17_a & !slaveregister_inst_acommand_0_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a17_a,
	datad => slaveregister_inst_acommand_0_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a0);

inst_flash_ADC_adisc_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adisc = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_acommand_0_local_a17_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adisc);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a0_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_awraddress_a0_a_a8 $ inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a0_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a1_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a1_a $ (inst_flash_ADC_awraddress_a0_a_a8 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a1_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a1_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a2_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a2_a $ (inst_flash_ADC_awraddress_a0_a_a8 & !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a2_a & !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a2_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a2_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a3_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a3_a $ (inst_flash_ADC_awraddress_a0_a_a8 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a3_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a3_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a4_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a4_a $ (inst_flash_ADC_awraddress_a0_a_a8 & !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a4_a & !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a4_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a4_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a5_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a5_a $ (inst_flash_ADC_awraddress_a0_a_a8 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a5_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a5_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a6_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a6_a $ (inst_flash_ADC_awraddress_a0_a_a8 & !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a6_a & !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a6_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a6_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a7_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a7_a $ (inst_flash_ADC_awraddress_a0_a_a8 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a7_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a7_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a8_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a8_a $ (inst_flash_ADC_awraddress_a0_a_a8 & !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a8_a & !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a8_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a8_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a9_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a9_a $ (inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a8_a_aCOUT & inst_flash_ADC_awraddress_a0_a_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a9_a,
	datad => inst_flash_ADC_awraddress_a0_a_a8,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a9_a);

inst_flash_ADC_awraddress_a0_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a_a8 = !inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a9_a & (slaveregister_inst_acommand_0_local_a16_a # inst_flash_ADC_adisc & slaveregister_inst_acommand_0_local_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a16_a,
	datab => inst_flash_ADC_adisc,
	datac => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a9_a,
	datad => slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_a0_a_a8);

inst_flash_ADC_ai_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a2 = slaveregister_inst_acommand_0_local_a16_a # inst_flash_ADC_adisc & slaveregister_inst_acommand_0_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_adisc,
	datac => slaveregister_inst_acommand_0_local_a16_a,
	datad => slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a2);

inst_flash_ADC_awren_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awren = DFFE(!inst_flash_ADC_ai_a0 & (inst_flash_ADC_awraddress_a0_a_a8 # inst_flash_ADC_awren & !inst_flash_ADC_ai_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3032",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awren,
	datab => inst_flash_ADC_ai_a0,
	datac => inst_flash_ADC_awraddress_a0_a_a8,
	datad => inst_flash_ADC_ai_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awren);

rtl_a10_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a10 = inst_flash_ADC_awren # ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_acommand_3_local_a0_a_a75

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awren,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a0_a_a75,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a10);

inst_flash_ADC_awraddress_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a0_a);

inst_flash_ADC_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a0_a_a2 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a0_a) # !slaveregister_inst_ai_a6034 & inst_flash_ADC_awraddress_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a6034,
	datac => inst_flash_ADC_awraddress_a0_a,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a0_a_a2);

inst_flash_ADC_awraddress_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a1_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a1_a);

inst_flash_ADC_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a1_a_a5 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a1_a) # !slaveregister_inst_ai_a6034 & inst_flash_ADC_awraddress_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_flash_ADC_awraddress_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a1_a_a5);

inst_flash_ADC_awraddress_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a2_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a2_a);

inst_flash_ADC_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a2_a_a8 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a2_a) # !slaveregister_inst_ai_a6034 & inst_flash_ADC_awraddress_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_flash_ADC_awraddress_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a2_a_a8);

inst_flash_ADC_awraddress_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a3_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a3_a);

inst_flash_ADC_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a3_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a5_a_areg0 # !slaveregister_inst_ai_a6034 & inst_flash_ADC_awraddress_a3_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_flash_ADC_awraddress_a3_a,
	datad => slaveregister_inst_ai_a6034,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a3_a_a11);

inst_flash_ADC_awraddress_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a4_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a4_a);

inst_flash_ADC_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a6034 & inst_flash_ADC_awraddress_a4_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_flash_ADC_awraddress_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a4_a_a14);

inst_flash_ADC_awraddress_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a5_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a5_a);

inst_flash_ADC_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a5_a_a17 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a6034 & inst_flash_ADC_awraddress_a5_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a7_a_areg0,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_flash_ADC_awraddress_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a5_a_a17);

inst_flash_ADC_awraddress_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a6_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a6_a);

inst_flash_ADC_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a6_a_a20 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a8_a_areg0 # !slaveregister_inst_ai_a6034 & inst_flash_ADC_awraddress_a6_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a6034,
	datac => ahb_slave_inst_areg_address_a8_a_areg0,
	datad => inst_flash_ADC_awraddress_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a6_a_a20);

inst_flash_ADC_awraddress_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a7_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a7_a);

inst_flash_ADC_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a6034 & inst_flash_ADC_awraddress_a7_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a6034,
	datac => ahb_slave_inst_areg_address_a9_a_areg0,
	datad => inst_flash_ADC_awraddress_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a7_a_a23);

inst_flash_ADC_awraddress_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a8_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a8_a);

inst_flash_ADC_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a8_a_a26 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a10_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & inst_flash_ADC_awraddress_a8_a) # !slaveregister_inst_ai_a6034 & inst_flash_ADC_awraddress_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => inst_flash_ADC_awraddress_a8_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a8_a_a26);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a0_a_a7,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

COM_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(0),
	combout => COM_AD_D_a0_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a0_a = DFFE(COM_AD_D_a0_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a0_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a0_a);

inst_com_ADC_RC_adata_sig_a0_a_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a0_a_a7 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a0_a_a7);

slaveregister_inst_acommand_1_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a4_a);

inst_com_ADC_RC_aMEM_write_addr_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a0_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a0_a) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & !inst_com_ADC_RC_aMEM_write_addr_a0_a) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aMEM_write_addr_a0_a_aCOUT = CARRY(inst_com_ADC_RC_aMEM_write_addr_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aMEM_write_addr_a0_a,
	datac => inst_com_ADC_RC_aMEM_write_addr_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a0_a,
	cout => inst_com_ADC_RC_aMEM_write_addr_a0_a_aCOUT);

inst_com_ADC_RC_aMEM_write_addr_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a1_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a1_a) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a1_a $ inst_com_ADC_RC_aMEM_write_addr_a0_a_aCOUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aMEM_write_addr_a1_a_aCOUT = CARRY(!inst_com_ADC_RC_aMEM_write_addr_a0_a_aCOUT # !inst_com_ADC_RC_aMEM_write_addr_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aMEM_write_addr_a1_a,
	datac => inst_com_ADC_RC_aMEM_write_addr_a1_a,
	cin => inst_com_ADC_RC_aMEM_write_addr_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a1_a,
	cout => inst_com_ADC_RC_aMEM_write_addr_a1_a_aCOUT);

inst_com_ADC_RC_aMEM_write_addr_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a2_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a2_a) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a2_a $ !inst_com_ADC_RC_aMEM_write_addr_a1_a_aCOUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aMEM_write_addr_a2_a_aCOUT = CARRY(inst_com_ADC_RC_aMEM_write_addr_a2_a & !inst_com_ADC_RC_aMEM_write_addr_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aMEM_write_addr_a2_a,
	datac => inst_com_ADC_RC_aMEM_write_addr_a2_a,
	cin => inst_com_ADC_RC_aMEM_write_addr_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a2_a,
	cout => inst_com_ADC_RC_aMEM_write_addr_a2_a_aCOUT);

inst_com_ADC_RC_aMEM_write_addr_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a3_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a3_a) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a3_a $ inst_com_ADC_RC_aMEM_write_addr_a2_a_aCOUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aMEM_write_addr_a3_a_aCOUT = CARRY(!inst_com_ADC_RC_aMEM_write_addr_a2_a_aCOUT # !inst_com_ADC_RC_aMEM_write_addr_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aMEM_write_addr_a3_a,
	datac => inst_com_ADC_RC_aMEM_write_addr_a3_a,
	cin => inst_com_ADC_RC_aMEM_write_addr_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a3_a,
	cout => inst_com_ADC_RC_aMEM_write_addr_a3_a_aCOUT);

inst_com_ADC_RC_aMEM_write_addr_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a4_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a4_a) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a4_a $ !inst_com_ADC_RC_aMEM_write_addr_a3_a_aCOUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aMEM_write_addr_a4_a_aCOUT = CARRY(inst_com_ADC_RC_aMEM_write_addr_a4_a & !inst_com_ADC_RC_aMEM_write_addr_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aMEM_write_addr_a4_a,
	datac => inst_com_ADC_RC_aMEM_write_addr_a4_a,
	cin => inst_com_ADC_RC_aMEM_write_addr_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a4_a,
	cout => inst_com_ADC_RC_aMEM_write_addr_a4_a_aCOUT);

inst_com_ADC_RC_aMEM_write_addr_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a5_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a5_a) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a5_a $ inst_com_ADC_RC_aMEM_write_addr_a4_a_aCOUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aMEM_write_addr_a5_a_aCOUT = CARRY(!inst_com_ADC_RC_aMEM_write_addr_a4_a_aCOUT # !inst_com_ADC_RC_aMEM_write_addr_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_com_ADC_RC_aMEM_write_addr_a5_a,
	datac => inst_com_ADC_RC_aMEM_write_addr_a5_a,
	cin => inst_com_ADC_RC_aMEM_write_addr_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a5_a,
	cout => inst_com_ADC_RC_aMEM_write_addr_a5_a_aCOUT);

inst_com_ADC_RC_aMEM_write_addr_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a6_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a6_a) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a6_a $ !inst_com_ADC_RC_aMEM_write_addr_a5_a_aCOUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aMEM_write_addr_a6_a_aCOUT = CARRY(inst_com_ADC_RC_aMEM_write_addr_a6_a & !inst_com_ADC_RC_aMEM_write_addr_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aMEM_write_addr_a6_a,
	datac => inst_com_ADC_RC_aMEM_write_addr_a6_a,
	cin => inst_com_ADC_RC_aMEM_write_addr_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a6_a,
	cout => inst_com_ADC_RC_aMEM_write_addr_a6_a_aCOUT);

inst_com_ADC_RC_aMEM_write_addr_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a7_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a7_a) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a7_a $ inst_com_ADC_RC_aMEM_write_addr_a6_a_aCOUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aMEM_write_addr_a7_a_aCOUT = CARRY(!inst_com_ADC_RC_aMEM_write_addr_a6_a_aCOUT # !inst_com_ADC_RC_aMEM_write_addr_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aMEM_write_addr_a7_a,
	datac => inst_com_ADC_RC_aMEM_write_addr_a7_a,
	cin => inst_com_ADC_RC_aMEM_write_addr_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a7_a,
	cout => inst_com_ADC_RC_aMEM_write_addr_a7_a_aCOUT);

inst_com_ADC_RC_aMEM_write_addr_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a8_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a8_a) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a8_a $ !inst_com_ADC_RC_aMEM_write_addr_a7_a_aCOUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_com_ADC_RC_aMEM_write_addr_a8_a_aCOUT = CARRY(inst_com_ADC_RC_aMEM_write_addr_a8_a & !inst_com_ADC_RC_aMEM_write_addr_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aMEM_write_addr_a8_a,
	datac => inst_com_ADC_RC_aMEM_write_addr_a8_a,
	cin => inst_com_ADC_RC_aMEM_write_addr_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a8_a,
	cout => inst_com_ADC_RC_aMEM_write_addr_a8_a_aCOUT);

inst_com_ADC_RC_aMEM_write_addr_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aMEM_write_addr_a9_a = DFFE((inst_com_ADC_RC_aMEM_write_addr_a9_a & VCC) # (!inst_com_ADC_RC_aMEM_write_addr_a9_a & inst_com_ADC_RC_aMEM_write_addr_a9_a $ inst_com_ADC_RC_aMEM_write_addr_a8_a_aCOUT) & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	datac => VCC,
	cin => inst_com_ADC_RC_aMEM_write_addr_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_1_local_a4_a,
	sload => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aMEM_write_addr_a9_a);

inst_com_ADC_RC_awren_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awren = DFFE(!inst_com_ADC_RC_aMEM_write_addr_a9_a & slaveregister_inst_acommand_1_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	datad => slaveregister_inst_acommand_1_local_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awren);

rtl_a9_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9 = inst_com_ADC_RC_awren # ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_acommand_3_local_a0_a_a75

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => inst_com_ADC_RC_awren,
	datad => slaveregister_inst_acommand_3_local_a0_a_a75,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9);

inst_com_ADC_RC_ai_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_ai_a22 = !inst_com_ADC_RC_aMEM_write_addr_a9_a & slaveregister_inst_acommand_1_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aMEM_write_addr_a9_a,
	datad => slaveregister_inst_acommand_1_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_ai_a22);

inst_com_ADC_RC_awraddress_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a0_a = DFFE(inst_com_ADC_RC_aMEM_write_addr_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aMEM_write_addr_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a0_a);

inst_com_ADC_RC_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_awraddress_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => inst_com_ADC_RC_awraddress_a0_a,
	datad => slaveregister_inst_ai_a6034,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a0_a_a2);

inst_com_ADC_RC_awraddress_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a1_a = DFFE(inst_com_ADC_RC_aMEM_write_addr_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aMEM_write_addr_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a1_a);

inst_com_ADC_RC_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_awraddress_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => inst_com_ADC_RC_awraddress_a1_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a6034,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a1_a_a5);

inst_com_ADC_RC_awraddress_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a2_a = DFFE(inst_com_ADC_RC_aMEM_write_addr_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aMEM_write_addr_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a2_a);

inst_com_ADC_RC_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_awraddress_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => inst_com_ADC_RC_awraddress_a2_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a6034,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a2_a_a8);

inst_com_ADC_RC_awraddress_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a3_a = DFFE(inst_com_ADC_RC_aMEM_write_addr_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aMEM_write_addr_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a3_a);

inst_com_ADC_RC_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a3_a_a11 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_awraddress_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_ai_a6034,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a3_a_a11);

inst_com_ADC_RC_awraddress_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a4_a = DFFE(inst_com_ADC_RC_aMEM_write_addr_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aMEM_write_addr_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a4_a);

inst_com_ADC_RC_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_awraddress_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_com_ADC_RC_awraddress_a4_a,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a6034,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a4_a_a14);

inst_com_ADC_RC_awraddress_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a5_a = DFFE(inst_com_ADC_RC_aMEM_write_addr_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_com_ADC_RC_aMEM_write_addr_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a5_a);

inst_com_ADC_RC_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a5_a_a17 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0) # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_awraddress_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a7_a_areg0,
	datab => slaveregister_inst_ai_a6034,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a5_a_a17);

inst_com_ADC_RC_awraddress_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a6_a = DFFE(inst_com_ADC_RC_aMEM_write_addr_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aMEM_write_addr_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a6_a);

inst_com_ADC_RC_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0) # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_awraddress_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a8_a_areg0,
	datab => slaveregister_inst_ai_a6034,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a6_a_a20);

inst_com_ADC_RC_awraddress_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a7_a = DFFE(inst_com_ADC_RC_aMEM_write_addr_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aMEM_write_addr_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a7_a);

inst_com_ADC_RC_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_awraddress_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a9_a_areg0,
	datab => inst_com_ADC_RC_awraddress_a7_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a6034,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a7_a_a23);

inst_com_ADC_RC_awraddress_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_a8_a = DFFE(inst_com_ADC_RC_aMEM_write_addr_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_com_ADC_RC_ai_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_com_ADC_RC_aMEM_write_addr_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_com_ADC_RC_ai_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_awraddress_a8_a);

inst_com_ADC_RC_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_awraddress_sig_a8_a_a26 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_awraddress_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a10_a_areg0) # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_awraddress_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a10_a_areg0,
	datab => slaveregister_inst_ai_a6034,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_awraddress_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_awraddress_sig_a8_a_a26);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a0_a_a7,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

rtl_a9393_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9393 = !ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9393);

slaveregister_inst_acommand_3_local_a0_a_a101_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a101 = slaveregister_inst_acommand_3_local_a0_a_a75 & !ahb_slave_inst_areg_address_a18_a_areg0 & ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_acommand_3_local_a0_a_a89

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a75,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a0_a_a89,
	devclrn => devclrn,
	devpor => devpor,
	cascout => slaveregister_inst_acommand_3_local_a0_a_a101);

slaveregister_inst_acommand_3_local_a0_a_a116_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a116 = (!ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0) & CASCADE(slaveregister_inst_acommand_3_local_a0_a_a101)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	cascin => slaveregister_inst_acommand_3_local_a0_a_a101,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a116);

slaveregister_inst_acommand_3_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a0_a);

rtl_a1849_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1849 = !ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a0_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_1_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1849);

rtl_a1860_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1860 = rtl_a9393 & (rtl_a1849 # slaveregister_inst_acommand_2_local_a0_a & slaveregister_inst_aMux_302_rtl_410_rtl_578_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a0_a,
	datab => rtl_a9393,
	datac => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datad => rtl_a1849,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1860);

slaveregister_inst_acom_ctrl_local_a0_a_a82_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a0_a_a82 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a0_a_a82);

slaveregister_inst_acom_ctrl_local_a0_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a0_a_a32 = slaveregister_inst_acommand_3_local_a0_a_a115 & !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_ai_a6058 & slaveregister_inst_acom_ctrl_local_a0_a_a82

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a115,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a6058,
	datad => slaveregister_inst_acom_ctrl_local_a0_a_a82,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a0_a_a32);

slaveregister_inst_acom_ctrl_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a0_a);

inst_hit_counter_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE2 = DFFE(inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE2);

inst_hit_counter_ai_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a17 = inst_hit_counter_aOneSPE1 & !inst_hit_counter_aOneSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE1,
	datad => inst_hit_counter_aOneSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a17);

inst_hit_counter_acnt100ms_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a0_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & !inst_hit_counter_acnt100ms_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a0_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a0_a,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a0_a,
	cout => inst_hit_counter_acnt100ms_a0_a_aCOUT);

inst_hit_counter_acnt100ms_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a1_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a1_a $ !inst_hit_counter_acnt100ms_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a1_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a1_a & !inst_hit_counter_acnt100ms_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a1_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a1_a,
	cout => inst_hit_counter_acnt100ms_a1_a_aCOUT);

inst_hit_counter_acnt100ms_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a2_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a2_a $ inst_hit_counter_acnt100ms_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a2_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a2_a # !inst_hit_counter_acnt100ms_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a2_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a2_a,
	cout => inst_hit_counter_acnt100ms_a2_a_aCOUT);

inst_hit_counter_acnt100ms_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a3_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a3_a $ !inst_hit_counter_acnt100ms_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a3_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a3_a & !inst_hit_counter_acnt100ms_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a3_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a3_a,
	cout => inst_hit_counter_acnt100ms_a3_a_aCOUT);

inst_hit_counter_acnt100ms_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a4_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a4_a $ inst_hit_counter_acnt100ms_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a4_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a4_a # !inst_hit_counter_acnt100ms_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a4_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a4_a,
	cout => inst_hit_counter_acnt100ms_a4_a_aCOUT);

inst_hit_counter_acnt100ms_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a5_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a5_a $ !inst_hit_counter_acnt100ms_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a5_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a5_a & !inst_hit_counter_acnt100ms_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a5_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a5_a,
	cout => inst_hit_counter_acnt100ms_a5_a_aCOUT);

inst_hit_counter_acnt100ms_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a6_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a6_a $ inst_hit_counter_acnt100ms_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a6_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a6_a # !inst_hit_counter_acnt100ms_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a6_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a6_a,
	cout => inst_hit_counter_acnt100ms_a6_a_aCOUT);

inst_hit_counter_acnt100ms_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a7_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a7_a $ !inst_hit_counter_acnt100ms_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a7_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a7_a & !inst_hit_counter_acnt100ms_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a7_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a7_a,
	cout => inst_hit_counter_acnt100ms_a7_a_aCOUT);

inst_hit_counter_acnt100ms_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a8_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a8_a $ inst_hit_counter_acnt100ms_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a8_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a8_a # !inst_hit_counter_acnt100ms_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a8_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a8_a,
	cout => inst_hit_counter_acnt100ms_a8_a_aCOUT);

inst_hit_counter_acnt100ms_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a9_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a9_a $ !inst_hit_counter_acnt100ms_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a9_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a9_a & !inst_hit_counter_acnt100ms_a8_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a9_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a9_a,
	cout => inst_hit_counter_acnt100ms_a9_a_aCOUT);

inst_hit_counter_acnt100ms_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a10_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a10_a $ inst_hit_counter_acnt100ms_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a10_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a9_a_aCOUT # !inst_hit_counter_acnt100ms_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a10_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a10_a,
	cout => inst_hit_counter_acnt100ms_a10_a_aCOUT);

inst_hit_counter_acnt100ms_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a11_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a11_a $ !inst_hit_counter_acnt100ms_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a11_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a11_a & !inst_hit_counter_acnt100ms_a10_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a11_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a11_a,
	cout => inst_hit_counter_acnt100ms_a11_a_aCOUT);

inst_hit_counter_acnt100ms_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a12_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a12_a $ inst_hit_counter_acnt100ms_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a12_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a12_a # !inst_hit_counter_acnt100ms_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a12_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a12_a,
	cout => inst_hit_counter_acnt100ms_a12_a_aCOUT);

inst_hit_counter_acnt100ms_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a13_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a13_a $ !inst_hit_counter_acnt100ms_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a13_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a13_a & !inst_hit_counter_acnt100ms_a12_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a13_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a13_a,
	cout => inst_hit_counter_acnt100ms_a13_a_aCOUT);

inst_hit_counter_acnt100ms_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a14_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a14_a $ inst_hit_counter_acnt100ms_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a14_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a14_a # !inst_hit_counter_acnt100ms_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a14_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a14_a,
	cout => inst_hit_counter_acnt100ms_a14_a_aCOUT);

inst_hit_counter_acnt100ms_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a15_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a15_a $ !inst_hit_counter_acnt100ms_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a15_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a15_a & !inst_hit_counter_acnt100ms_a14_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a15_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a15_a,
	cout => inst_hit_counter_acnt100ms_a15_a_aCOUT);

inst_hit_counter_acnt100ms_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a16_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a16_a $ inst_hit_counter_acnt100ms_a15_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a16_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a16_a # !inst_hit_counter_acnt100ms_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a16_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a15_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a16_a,
	cout => inst_hit_counter_acnt100ms_a16_a_aCOUT);

inst_hit_counter_acnt100ms_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a17_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a17_a $ !inst_hit_counter_acnt100ms_a16_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a17_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a17_a & !inst_hit_counter_acnt100ms_a16_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a17_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a16_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a17_a,
	cout => inst_hit_counter_acnt100ms_a17_a_aCOUT);

inst_hit_counter_acnt100ms_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a18_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a18_a $ inst_hit_counter_acnt100ms_a17_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a18_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a17_a_aCOUT # !inst_hit_counter_acnt100ms_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a18_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a17_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a18_a,
	cout => inst_hit_counter_acnt100ms_a18_a_aCOUT);

inst_hit_counter_acnt100ms_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a19_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a19_a $ !inst_hit_counter_acnt100ms_a18_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a19_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a19_a & !inst_hit_counter_acnt100ms_a18_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a19_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a18_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a19_a,
	cout => inst_hit_counter_acnt100ms_a19_a_aCOUT);

inst_hit_counter_acnt100ms_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a20_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a20_a $ inst_hit_counter_acnt100ms_a19_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a20_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a19_a_aCOUT # !inst_hit_counter_acnt100ms_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a20_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a19_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a20_a,
	cout => inst_hit_counter_acnt100ms_a20_a_aCOUT);

inst_hit_counter_acnt100ms_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a21_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a21_a $ !inst_hit_counter_acnt100ms_a20_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a21_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a21_a & !inst_hit_counter_acnt100ms_a20_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a21_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a20_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a21_a,
	cout => inst_hit_counter_acnt100ms_a21_a_aCOUT);

inst_hit_counter_acnt100ms_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a22_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a22_a $ inst_hit_counter_acnt100ms_a21_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a22_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a22_a # !inst_hit_counter_acnt100ms_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a22_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a21_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a22_a,
	cout => inst_hit_counter_acnt100ms_a22_a_aCOUT);

inst_hit_counter_acnt100ms_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a23_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a23_a $ !inst_hit_counter_acnt100ms_a22_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a23_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a23_a & !inst_hit_counter_acnt100ms_a22_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a23_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a22_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a23_a,
	cout => inst_hit_counter_acnt100ms_a23_a_aCOUT);

inst_hit_counter_acnt100ms_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a24_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a24_a $ inst_hit_counter_acnt100ms_a23_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a24_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a24_a # !inst_hit_counter_acnt100ms_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a24_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a23_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a24_a,
	cout => inst_hit_counter_acnt100ms_a24_a_aCOUT);

inst_hit_counter_acnt100ms_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a25_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a25_a $ !inst_hit_counter_acnt100ms_a24_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a25_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a25_a & !inst_hit_counter_acnt100ms_a24_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a25_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a24_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a25_a,
	cout => inst_hit_counter_acnt100ms_a25_a_aCOUT);

inst_hit_counter_acnt100ms_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a26_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a26_a $ inst_hit_counter_acnt100ms_a25_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a26_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a26_a # !inst_hit_counter_acnt100ms_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a26_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a25_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a26_a,
	cout => inst_hit_counter_acnt100ms_a26_a_aCOUT);

inst_hit_counter_acnt100ms_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a27_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a27_a $ !inst_hit_counter_acnt100ms_a26_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a27_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a27_a & !inst_hit_counter_acnt100ms_a26_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a27_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a26_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a27_a,
	cout => inst_hit_counter_acnt100ms_a27_a_aCOUT);

inst_hit_counter_areduce_nor_3_a192_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a192 = inst_hit_counter_acnt100ms_a25_a # inst_hit_counter_acnt100ms_a27_a # inst_hit_counter_acnt100ms_a24_a # inst_hit_counter_acnt100ms_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a25_a,
	datab => inst_hit_counter_acnt100ms_a27_a,
	datac => inst_hit_counter_acnt100ms_a24_a,
	datad => inst_hit_counter_acnt100ms_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a192);

inst_hit_counter_areduce_nor_3_a167_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a167 = inst_hit_counter_acnt100ms_a22_a # inst_hit_counter_acnt100ms_a21_a # inst_hit_counter_acnt100ms_a23_a # !inst_hit_counter_acnt100ms_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a22_a,
	datab => inst_hit_counter_acnt100ms_a21_a,
	datac => inst_hit_counter_acnt100ms_a20_a,
	datad => inst_hit_counter_acnt100ms_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a167);

inst_hit_counter_areduce_nor_3_a146_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a146 = inst_hit_counter_acnt100ms_a16_a # !inst_hit_counter_acnt100ms_a19_a # !inst_hit_counter_acnt100ms_a17_a # !inst_hit_counter_acnt100ms_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a18_a,
	datab => inst_hit_counter_acnt100ms_a17_a,
	datac => inst_hit_counter_acnt100ms_a19_a,
	datad => inst_hit_counter_acnt100ms_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a146);

inst_hit_counter_acnt100ms_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a28_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a28_a $ inst_hit_counter_acnt100ms_a27_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a28_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a28_a # !inst_hit_counter_acnt100ms_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a28_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a27_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a28_a,
	cout => inst_hit_counter_acnt100ms_a28_a_aCOUT);

inst_hit_counter_acnt100ms_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a29_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a29_a $ !inst_hit_counter_acnt100ms_a28_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a29_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a29_a & !inst_hit_counter_acnt100ms_a28_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a29_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a28_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a29_a,
	cout => inst_hit_counter_acnt100ms_a29_a_aCOUT);

inst_hit_counter_acnt100ms_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a30_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a30_a $ inst_hit_counter_acnt100ms_a29_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a30_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a30_a # !inst_hit_counter_acnt100ms_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a30_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a29_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a30_a,
	cout => inst_hit_counter_acnt100ms_a30_a_aCOUT);

inst_hit_counter_acnt100ms_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a31_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a31_a $ !inst_hit_counter_acnt100ms_a30_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a31_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a30_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a31_a);

inst_hit_counter_areduce_nor_3_a221_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a221 = inst_hit_counter_acnt100ms_a29_a # inst_hit_counter_acnt100ms_a30_a # inst_hit_counter_acnt100ms_a31_a # inst_hit_counter_acnt100ms_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a29_a,
	datab => inst_hit_counter_acnt100ms_a30_a,
	datac => inst_hit_counter_acnt100ms_a31_a,
	datad => inst_hit_counter_acnt100ms_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a221);

inst_hit_counter_areduce_nor_3_a275_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a275 = inst_hit_counter_areduce_nor_3_a192 # inst_hit_counter_areduce_nor_3_a167 # inst_hit_counter_areduce_nor_3_a146 # inst_hit_counter_areduce_nor_3_a221

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a192,
	datab => inst_hit_counter_areduce_nor_3_a167,
	datac => inst_hit_counter_areduce_nor_3_a146,
	datad => inst_hit_counter_areduce_nor_3_a221,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a275);

inst_hit_counter_areduce_nor_3_a116_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a116 = inst_hit_counter_acnt100ms_a9_a # inst_hit_counter_acnt100ms_a11_a # inst_hit_counter_acnt100ms_a8_a # !inst_hit_counter_acnt100ms_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a9_a,
	datab => inst_hit_counter_acnt100ms_a10_a,
	datac => inst_hit_counter_acnt100ms_a11_a,
	datad => inst_hit_counter_acnt100ms_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a116);

inst_hit_counter_areduce_nor_3_a129_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a129 = inst_hit_counter_acnt100ms_a14_a # inst_hit_counter_acnt100ms_a13_a # inst_hit_counter_acnt100ms_a12_a # !inst_hit_counter_acnt100ms_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a14_a,
	datab => inst_hit_counter_acnt100ms_a13_a,
	datac => inst_hit_counter_acnt100ms_a15_a,
	datad => inst_hit_counter_acnt100ms_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a129);

inst_hit_counter_areduce_nor_3_a102_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a102 = inst_hit_counter_acnt100ms_a2_a # inst_hit_counter_acnt100ms_a1_a # inst_hit_counter_acnt100ms_a3_a # inst_hit_counter_acnt100ms_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a2_a,
	datab => inst_hit_counter_acnt100ms_a1_a,
	datac => inst_hit_counter_acnt100ms_a3_a,
	datad => inst_hit_counter_acnt100ms_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a102);

inst_hit_counter_areduce_nor_3_a107_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a107 = inst_hit_counter_acnt100ms_a5_a # inst_hit_counter_acnt100ms_a4_a # inst_hit_counter_acnt100ms_a6_a # !inst_hit_counter_acnt100ms_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a5_a,
	datab => inst_hit_counter_acnt100ms_a7_a,
	datac => inst_hit_counter_acnt100ms_a4_a,
	datad => inst_hit_counter_acnt100ms_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a107);

inst_hit_counter_areduce_nor_3_a270_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a270 = inst_hit_counter_areduce_nor_3_a116 # inst_hit_counter_areduce_nor_3_a129 # inst_hit_counter_areduce_nor_3_a102 # inst_hit_counter_areduce_nor_3_a107

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a116,
	datab => inst_hit_counter_areduce_nor_3_a129,
	datac => inst_hit_counter_areduce_nor_3_a102,
	datad => inst_hit_counter_areduce_nor_3_a107,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a270);

inst_hit_counter_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3 = !inst_hit_counter_areduce_nor_3_a275 & !inst_hit_counter_areduce_nor_3_a270

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_areduce_nor_3_a275,
	datad => inst_hit_counter_areduce_nor_3_a270,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_ai_a17 $ inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a10_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a10_a_a11 = !inst_hit_counter_areduce_nor_3_a275 & !inst_hit_counter_areduce_nor_3_a270 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_areduce_nor_3_a275,
	datac => inst_hit_counter_areduce_nor_3_a270,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_aoneSPEcnt_a10_a_a11);

inst_hit_counter_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_aMux_326_rtl_434_rtl_615_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_434_rtl_615_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # inst_hit_counter_aoneSPEcnt_a0_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a0_a & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a0_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_434_rtl_615_a0);

inst_hit_counter_ff_aOneSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE_latch = DFFE(VCC, GLOBAL(OneSPE_acombout), inst_hit_counter_ff_aOneSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aOneSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE_latch);

inst_hit_counter_ff_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE0 = DFFE(inst_hit_counter_ff_aOneSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE0);

inst_hit_counter_ff_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE1 = DFFE(!inst_hit_counter_ff_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE1);

inst_hit_counter_ff_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE2 = DFFE(!inst_hit_counter_ff_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE2);

inst_hit_counter_ff_ai_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a17 = !inst_hit_counter_ff_aOneSPE1 & !inst_hit_counter_ff_aOneSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aOneSPE1,
	datad => inst_hit_counter_ff_aOneSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a17);

inst_hit_counter_ff_acnt100ms_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a0_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & !inst_hit_counter_ff_acnt100ms_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a0_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a0_a,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a0_a,
	cout => inst_hit_counter_ff_acnt100ms_a0_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a1_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a1_a $ !inst_hit_counter_ff_acnt100ms_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a1_a & !inst_hit_counter_ff_acnt100ms_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a1_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a1_a,
	cout => inst_hit_counter_ff_acnt100ms_a1_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a2_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a2_a $ inst_hit_counter_ff_acnt100ms_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a2_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a2_a # !inst_hit_counter_ff_acnt100ms_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a2_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a2_a,
	cout => inst_hit_counter_ff_acnt100ms_a2_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a3_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a3_a $ !inst_hit_counter_ff_acnt100ms_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a3_a & !inst_hit_counter_ff_acnt100ms_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a3_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a3_a,
	cout => inst_hit_counter_ff_acnt100ms_a3_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a4_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a4_a $ inst_hit_counter_ff_acnt100ms_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a4_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a4_a # !inst_hit_counter_ff_acnt100ms_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a4_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a4_a,
	cout => inst_hit_counter_ff_acnt100ms_a4_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a5_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a5_a $ !inst_hit_counter_ff_acnt100ms_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a5_a & !inst_hit_counter_ff_acnt100ms_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a5_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a5_a,
	cout => inst_hit_counter_ff_acnt100ms_a5_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a6_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a6_a $ inst_hit_counter_ff_acnt100ms_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a6_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a6_a # !inst_hit_counter_ff_acnt100ms_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a6_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a6_a,
	cout => inst_hit_counter_ff_acnt100ms_a6_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a7_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a7_a $ !inst_hit_counter_ff_acnt100ms_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a7_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a7_a & !inst_hit_counter_ff_acnt100ms_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a7_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a7_a,
	cout => inst_hit_counter_ff_acnt100ms_a7_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a8_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a8_a $ inst_hit_counter_ff_acnt100ms_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a8_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a8_a # !inst_hit_counter_ff_acnt100ms_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a8_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a8_a,
	cout => inst_hit_counter_ff_acnt100ms_a8_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a9_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a9_a $ !inst_hit_counter_ff_acnt100ms_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a9_a & !inst_hit_counter_ff_acnt100ms_a8_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a9_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a9_a,
	cout => inst_hit_counter_ff_acnt100ms_a9_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a10_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a10_a $ inst_hit_counter_ff_acnt100ms_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a10_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a9_a_aCOUT # !inst_hit_counter_ff_acnt100ms_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a10_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a10_a,
	cout => inst_hit_counter_ff_acnt100ms_a10_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a11_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a11_a $ !inst_hit_counter_ff_acnt100ms_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a11_a & !inst_hit_counter_ff_acnt100ms_a10_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a11_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a11_a,
	cout => inst_hit_counter_ff_acnt100ms_a11_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a12_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a12_a $ inst_hit_counter_ff_acnt100ms_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a12_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a12_a # !inst_hit_counter_ff_acnt100ms_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a12_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a12_a,
	cout => inst_hit_counter_ff_acnt100ms_a12_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a13_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a13_a $ !inst_hit_counter_ff_acnt100ms_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a13_a & !inst_hit_counter_ff_acnt100ms_a12_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a13_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a13_a,
	cout => inst_hit_counter_ff_acnt100ms_a13_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a14_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a14_a $ inst_hit_counter_ff_acnt100ms_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a14_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a14_a # !inst_hit_counter_ff_acnt100ms_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a14_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a14_a,
	cout => inst_hit_counter_ff_acnt100ms_a14_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a15_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a15_a $ !inst_hit_counter_ff_acnt100ms_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a15_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a15_a & !inst_hit_counter_ff_acnt100ms_a14_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a15_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a15_a,
	cout => inst_hit_counter_ff_acnt100ms_a15_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a16_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a16_a $ inst_hit_counter_ff_acnt100ms_a15_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a16_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a16_a # !inst_hit_counter_ff_acnt100ms_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a16_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a15_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a16_a,
	cout => inst_hit_counter_ff_acnt100ms_a16_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a17_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a17_a $ !inst_hit_counter_ff_acnt100ms_a16_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a17_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a17_a & !inst_hit_counter_ff_acnt100ms_a16_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a17_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a16_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a17_a,
	cout => inst_hit_counter_ff_acnt100ms_a17_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a18_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a18_a $ inst_hit_counter_ff_acnt100ms_a17_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a18_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a17_a_aCOUT # !inst_hit_counter_ff_acnt100ms_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a18_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a17_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a18_a,
	cout => inst_hit_counter_ff_acnt100ms_a18_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a19_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a19_a $ !inst_hit_counter_ff_acnt100ms_a18_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a19_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a19_a & !inst_hit_counter_ff_acnt100ms_a18_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a19_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a18_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a19_a,
	cout => inst_hit_counter_ff_acnt100ms_a19_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a20_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a20_a $ inst_hit_counter_ff_acnt100ms_a19_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a20_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a19_a_aCOUT # !inst_hit_counter_ff_acnt100ms_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a20_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a19_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a20_a,
	cout => inst_hit_counter_ff_acnt100ms_a20_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a21_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a21_a $ !inst_hit_counter_ff_acnt100ms_a20_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a21_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a21_a & !inst_hit_counter_ff_acnt100ms_a20_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a21_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a20_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a21_a,
	cout => inst_hit_counter_ff_acnt100ms_a21_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a22_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a22_a $ inst_hit_counter_ff_acnt100ms_a21_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a22_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a22_a # !inst_hit_counter_ff_acnt100ms_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a22_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a21_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a22_a,
	cout => inst_hit_counter_ff_acnt100ms_a22_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a23_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a23_a $ !inst_hit_counter_ff_acnt100ms_a22_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a23_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a23_a & !inst_hit_counter_ff_acnt100ms_a22_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a23_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a22_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a23_a,
	cout => inst_hit_counter_ff_acnt100ms_a23_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a24_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a24_a $ inst_hit_counter_ff_acnt100ms_a23_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a24_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a24_a # !inst_hit_counter_ff_acnt100ms_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a24_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a23_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a24_a,
	cout => inst_hit_counter_ff_acnt100ms_a24_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a25_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a25_a $ !inst_hit_counter_ff_acnt100ms_a24_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a25_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a25_a & !inst_hit_counter_ff_acnt100ms_a24_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a25_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a24_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a25_a,
	cout => inst_hit_counter_ff_acnt100ms_a25_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a26_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a26_a $ inst_hit_counter_ff_acnt100ms_a25_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a26_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a26_a # !inst_hit_counter_ff_acnt100ms_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a26_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a25_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a26_a,
	cout => inst_hit_counter_ff_acnt100ms_a26_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a27_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a27_a $ !inst_hit_counter_ff_acnt100ms_a26_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a27_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a27_a & !inst_hit_counter_ff_acnt100ms_a26_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a27_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a26_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a27_a,
	cout => inst_hit_counter_ff_acnt100ms_a27_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a28_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a28_a $ inst_hit_counter_ff_acnt100ms_a27_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a28_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a28_a # !inst_hit_counter_ff_acnt100ms_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a28_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a27_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a28_a,
	cout => inst_hit_counter_ff_acnt100ms_a28_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a29_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a29_a $ !inst_hit_counter_ff_acnt100ms_a28_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a29_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a29_a & !inst_hit_counter_ff_acnt100ms_a28_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a29_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a28_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a29_a,
	cout => inst_hit_counter_ff_acnt100ms_a29_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a30_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a30_a $ inst_hit_counter_ff_acnt100ms_a29_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a30_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a30_a # !inst_hit_counter_ff_acnt100ms_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a30_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a29_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a30_a,
	cout => inst_hit_counter_ff_acnt100ms_a30_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a31_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a31_a $ !inst_hit_counter_ff_acnt100ms_a30_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a31_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a30_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a31_a);

inst_hit_counter_ff_areduce_nor_3_a221_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a221 = inst_hit_counter_ff_acnt100ms_a30_a # inst_hit_counter_ff_acnt100ms_a29_a # inst_hit_counter_ff_acnt100ms_a31_a # inst_hit_counter_ff_acnt100ms_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a30_a,
	datab => inst_hit_counter_ff_acnt100ms_a29_a,
	datac => inst_hit_counter_ff_acnt100ms_a31_a,
	datad => inst_hit_counter_ff_acnt100ms_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a221);

inst_hit_counter_ff_areduce_nor_3_a192_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a192 = inst_hit_counter_ff_acnt100ms_a25_a # inst_hit_counter_ff_acnt100ms_a27_a # inst_hit_counter_ff_acnt100ms_a24_a # inst_hit_counter_ff_acnt100ms_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a25_a,
	datab => inst_hit_counter_ff_acnt100ms_a27_a,
	datac => inst_hit_counter_ff_acnt100ms_a24_a,
	datad => inst_hit_counter_ff_acnt100ms_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a192);

inst_hit_counter_ff_areduce_nor_3_a146_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a146 = inst_hit_counter_ff_acnt100ms_a16_a # !inst_hit_counter_ff_acnt100ms_a19_a # !inst_hit_counter_ff_acnt100ms_a17_a # !inst_hit_counter_ff_acnt100ms_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a18_a,
	datab => inst_hit_counter_ff_acnt100ms_a17_a,
	datac => inst_hit_counter_ff_acnt100ms_a19_a,
	datad => inst_hit_counter_ff_acnt100ms_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a146);

inst_hit_counter_ff_areduce_nor_3_a167_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a167 = inst_hit_counter_ff_acnt100ms_a22_a # inst_hit_counter_ff_acnt100ms_a21_a # inst_hit_counter_ff_acnt100ms_a23_a # !inst_hit_counter_ff_acnt100ms_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a22_a,
	datab => inst_hit_counter_ff_acnt100ms_a21_a,
	datac => inst_hit_counter_ff_acnt100ms_a20_a,
	datad => inst_hit_counter_ff_acnt100ms_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a167);

inst_hit_counter_ff_areduce_nor_3_a275_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a275 = inst_hit_counter_ff_areduce_nor_3_a221 # inst_hit_counter_ff_areduce_nor_3_a192 # inst_hit_counter_ff_areduce_nor_3_a146 # inst_hit_counter_ff_areduce_nor_3_a167

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a221,
	datab => inst_hit_counter_ff_areduce_nor_3_a192,
	datac => inst_hit_counter_ff_areduce_nor_3_a146,
	datad => inst_hit_counter_ff_areduce_nor_3_a167,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a275);

inst_hit_counter_ff_areduce_nor_3_a129_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a129 = inst_hit_counter_ff_acnt100ms_a14_a # inst_hit_counter_ff_acnt100ms_a13_a # inst_hit_counter_ff_acnt100ms_a12_a # !inst_hit_counter_ff_acnt100ms_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a14_a,
	datab => inst_hit_counter_ff_acnt100ms_a13_a,
	datac => inst_hit_counter_ff_acnt100ms_a15_a,
	datad => inst_hit_counter_ff_acnt100ms_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a129);

inst_hit_counter_ff_areduce_nor_3_a107_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a107 = inst_hit_counter_ff_acnt100ms_a5_a # inst_hit_counter_ff_acnt100ms_a4_a # inst_hit_counter_ff_acnt100ms_a6_a # !inst_hit_counter_ff_acnt100ms_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a5_a,
	datab => inst_hit_counter_ff_acnt100ms_a7_a,
	datac => inst_hit_counter_ff_acnt100ms_a4_a,
	datad => inst_hit_counter_ff_acnt100ms_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a107);

inst_hit_counter_ff_areduce_nor_3_a116_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a116 = inst_hit_counter_ff_acnt100ms_a9_a # inst_hit_counter_ff_acnt100ms_a11_a # inst_hit_counter_ff_acnt100ms_a8_a # !inst_hit_counter_ff_acnt100ms_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a10_a,
	datab => inst_hit_counter_ff_acnt100ms_a9_a,
	datac => inst_hit_counter_ff_acnt100ms_a11_a,
	datad => inst_hit_counter_ff_acnt100ms_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a116);

inst_hit_counter_ff_areduce_nor_3_a102_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a102 = inst_hit_counter_ff_acnt100ms_a1_a # inst_hit_counter_ff_acnt100ms_a2_a # inst_hit_counter_ff_acnt100ms_a3_a # inst_hit_counter_ff_acnt100ms_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a1_a,
	datab => inst_hit_counter_ff_acnt100ms_a2_a,
	datac => inst_hit_counter_ff_acnt100ms_a3_a,
	datad => inst_hit_counter_ff_acnt100ms_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a102);

inst_hit_counter_ff_areduce_nor_3_a270_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a270 = inst_hit_counter_ff_areduce_nor_3_a129 # inst_hit_counter_ff_areduce_nor_3_a107 # inst_hit_counter_ff_areduce_nor_3_a116 # inst_hit_counter_ff_areduce_nor_3_a102

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a129,
	datab => inst_hit_counter_ff_areduce_nor_3_a107,
	datac => inst_hit_counter_ff_areduce_nor_3_a116,
	datad => inst_hit_counter_ff_areduce_nor_3_a102,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a270);

inst_hit_counter_ff_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3 = !inst_hit_counter_ff_areduce_nor_3_a275 & !inst_hit_counter_ff_areduce_nor_3_a270

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_areduce_nor_3_a275,
	datac => inst_hit_counter_ff_areduce_nor_3_a270,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a0_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_ai_a17 $ inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_ai_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a5_a_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a5_a_a19 = !inst_hit_counter_ff_areduce_nor_3_a270 & !inst_ROC_aRST_areg0 & !inst_hit_counter_ff_areduce_nor_3_a275

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a270,
	datac => inst_ROC_aRST_areg0,
	datad => inst_hit_counter_ff_areduce_nor_3_a275,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19);

inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_aMux_326_rtl_434_rtl_615_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_434_rtl_615_a1 = slaveregister_inst_aMux_326_rtl_434_rtl_615_a0 & (slaveregister_inst_acom_ctrl_local_a0_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_326_rtl_434_rtl_615_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a0_a,
	datab => slaveregister_inst_aMux_326_rtl_434_rtl_615_a0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_434_rtl_615_a1);

slaveregister_inst_ai_a6032_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6032 = !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6032);

inst_hit_counter_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE2 = DFFE(inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE2);

inst_hit_counter_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a0 = inst_hit_counter_aMultiSPE1 & !inst_hit_counter_aMultiSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE1,
	datad => inst_hit_counter_aMultiSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_ai_a0 $ inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a0_a_areg0);

rtl_a9392_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9392 = ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9392);

inst_hit_counter_ff_aMultiSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE_latch = DFFE(VCC, GLOBAL(MultiSPE_acombout), inst_hit_counter_ff_aMultiSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => MultiSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aMultiSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE_latch);

inst_hit_counter_ff_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE0 = DFFE(inst_hit_counter_ff_aMultiSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aMultiSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE0);

inst_hit_counter_ff_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE1 = DFFE(!inst_hit_counter_ff_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE1);

inst_hit_counter_ff_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE2 = DFFE(!inst_hit_counter_ff_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE2);

inst_hit_counter_ff_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a0 = !inst_hit_counter_ff_aMultiSPE2 & !inst_hit_counter_ff_aMultiSPE1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE2,
	datad => inst_hit_counter_ff_aMultiSPE1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a0_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_ai_a0 $ inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_ai_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0);

atwd0_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd0_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_acommand_0_local_a0_a # !atwd0_ainst_atwd_trigger_aenable_disc_sig & !inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0D",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datab => slaveregister_inst_acommand_0_local_a0_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adone_areg0);

rtl_a1839_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1839 = !ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & atwd0_ainst_atwd_trigger_adone_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4540",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => atwd0_ainst_atwd_trigger_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1839);

rtl_a1859_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1859 = rtl_a9392 & (rtl_a1839 # inst_hit_counter_amultiSPEcnt_a0_a_areg0 & slaveregister_inst_aMux_302_rtl_410_rtl_578_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a0_a_areg0,
	datab => rtl_a9392,
	datac => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datad => rtl_a1839,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1859);

rtl_a1857_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1857 = rtl_a1860 # rtl_a1859 # slaveregister_inst_aMux_326_rtl_434_rtl_615_a1 & slaveregister_inst_ai_a6032

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1860,
	datab => slaveregister_inst_aMux_326_rtl_434_rtl_615_a1,
	datac => slaveregister_inst_ai_a6032,
	datad => rtl_a1859,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1857);

slaveregister_inst_acommand_0_local_a30_a_a127_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a127 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0
-- slaveregister_inst_acommand_0_local_a30_a_a130 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a127,
	cascout => slaveregister_inst_acommand_0_local_a30_a_a130);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a0_a = DFFE(!timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a0_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a0_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a1_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a1_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a0_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a1_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a1_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a1_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a2_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a2_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a2_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a2_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a2_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a2_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a3_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a3_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a2_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a3_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a3_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a3_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a4_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a4_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a4_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a4_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a4_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a4_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a5_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a5_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a4_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a5_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a5_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a5_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a6_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a6_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a6_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a6_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a6_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a6_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a7_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a7_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a6_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a7_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a7_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a7_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a8_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a8_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a8_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a8_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a8_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a8_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a9_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a9_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a8_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a9_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a9_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a9_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a10_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a10_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a10_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a10_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a10_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a10_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a11_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a11_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a10_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a11_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a11_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a11_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a12_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a12_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a12_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a12_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a12_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a12_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a13_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a13_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a12_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a13_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a13_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a13_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a14_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a14_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a14_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a14_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a14_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a14_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a15_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a15_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a14_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a15_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a14_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a15_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a15_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a15_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a16_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a16_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a16_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a15_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a16_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a16_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a16_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a15_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a16_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a16_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a17_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a17_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a17_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a16_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a17_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a16_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a17_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a16_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a17_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a17_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a18_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a18_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a18_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a17_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a18_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a18_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a17_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a18_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a17_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a18_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a18_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a19_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a19_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a19_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a18_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a19_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a18_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a19_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a18_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a19_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a19_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a20_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a20_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a20_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a19_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a20_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a20_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a19_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a20_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a19_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a20_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a20_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a21_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a21_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a21_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a20_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a21_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a20_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a21_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a20_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a21_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a21_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a22_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a22_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a22_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a21_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a22_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a22_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a22_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a21_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a22_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a22_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a23_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a23_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a23_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a22_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a23_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a22_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a23_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a22_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a23_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a23_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a24_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a24_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a24_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a23_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a24_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a24_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a24_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a23_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a24_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a24_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a25_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a25_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a25_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a24_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a25_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a24_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a25_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a24_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a25_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a25_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a26_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a26_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a26_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a25_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a26_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a26_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a26_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a25_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a26_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a26_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a27_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a27_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a27_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a26_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a27_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a26_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a27_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a26_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a27_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a27_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a28_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a28_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a28_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a27_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a28_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a28_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a28_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a27_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a28_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a28_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a29_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a29_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a29_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a28_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a29_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a28_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a29_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a28_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a29_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a29_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a30_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a30_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a30_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a29_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a30_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a30_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a30_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a29_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a30_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a30_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a31_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a31_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a31_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a30_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a31_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a30_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a31_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a30_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a31_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a31_a_aCOUT);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a32_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a32_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a32_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a31_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a32_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a32_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a31_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a32_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a31_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a32_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a32_a_aCOUT);

rtl_a1852_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1852 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a32_a & (ahb_slave_inst_areg_address_a2_a_areg0 # timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a0_a) # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a32_a & !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a32_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1852);

rtl_a1863_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1863 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a1852 # !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a1857

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1857,
	datab => slaveregister_inst_acommand_0_local_a30_a_a127,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a1852,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1863);

slaveregister_inst_aMux_594_rtl_483_rtl_743_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_594_rtl_483_rtl_743_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 # rtl_a1863) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1863,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_594_rtl_483_rtl_743_a0);

slaveregister_inst_aMux_594_rtl_483_rtl_743_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_594_rtl_483_rtl_743_a1 = slaveregister_inst_aMux_594_rtl_483_rtl_743_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a # !ahb_slave_inst_areg_address_a13_a_areg0) # !slaveregister_inst_aMux_594_rtl_483_rtl_743_a0 & ahb_slave_inst_areg_address_a13_a_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	datad => slaveregister_inst_aMux_594_rtl_483_rtl_743_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_594_rtl_483_rtl_743_a1);

slaveregister_inst_areg_rdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a0_a_areg0 = DFFE(rtl_a260 # rtl_a1011 # slaveregister_inst_ai_a6031 & slaveregister_inst_aMux_594_rtl_483_rtl_743_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a260,
	datab => rtl_a1011,
	datac => slaveregister_inst_ai_a6031,
	datad => slaveregister_inst_aMux_594_rtl_483_rtl_743_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a0_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000010",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 1,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a);

slaveregister_inst_acommand_3_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a1_a);

rtl_a1987_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1987 = !ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a1_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_1_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a1_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1987);

rtl_a2002_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2002 = rtl_a9393 & (rtl_a1987 # slaveregister_inst_acommand_2_local_a1_a & slaveregister_inst_aMux_302_rtl_410_rtl_578_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9393,
	datab => slaveregister_inst_acommand_2_local_a1_a,
	datac => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datad => rtl_a1987,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2002);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a1_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a1_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_aMux_325_rtl_437_rtl_623_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_437_rtl_623_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a1_a & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a1_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_437_rtl_623_a0);

slaveregister_inst_acom_ctrl_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a1_a);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_aMux_325_rtl_437_rtl_623_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_437_rtl_623_a1 = slaveregister_inst_aMux_325_rtl_437_rtl_623_a0 & (slaveregister_inst_acom_ctrl_local_a1_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_325_rtl_437_rtl_623_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_aoneSPEcnt_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_325_rtl_437_rtl_623_a0,
	datab => slaveregister_inst_acom_ctrl_local_a1_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_437_rtl_623_a1);

rtl_a9390_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9390 = !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 $ ahb_slave_inst_areg_address_a5_a_areg0)
-- rtl_a9750 = !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 $ ahb_slave_inst_areg_address_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9390,
	cascout => rtl_a9750);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a1_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a1_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a1_a_areg0);

rtl_a2003_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2003 = rtl_a9390 & (ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a1_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9390,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2003);

rtl_a2000_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2000 = rtl_a2002 # rtl_a2003 # slaveregister_inst_aMux_325_rtl_437_rtl_623_a1 & slaveregister_inst_ai_a6032

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2002,
	datab => slaveregister_inst_aMux_325_rtl_437_rtl_623_a1,
	datac => slaveregister_inst_ai_a6032,
	datad => rtl_a2003,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2000);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a33_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a33_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a33_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a32_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a33_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a32_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a33_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a33_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a32_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a33_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a33_a_aCOUT);

rtl_a1995_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1995 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a1_a & (timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a33_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a1_a & ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a33_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a1_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a33_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1995);

rtl_a2006_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2006 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a1995 # !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2000

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a127,
	datab => rtl_a2000,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a1995,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2006);

COM_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(1),
	combout => COM_AD_D_a1_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a1_a = DFFE(COM_AD_D_a1_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a1_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a1_a);

inst_com_ADC_RC_adata_sig_a1_a_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a1_a_a10 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a1_a_a10);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a1_a_a10,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_aMux_593_rtl_486_rtl_746_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_593_rtl_486_rtl_746_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_593_rtl_486_rtl_746_a0);

FLASH_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(1),
	combout => FLASH_AD_D_a1_a_acombout);

inst_flash_ADC_adata_sig_a1_a_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a1_a_a10 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a1_a_acombout) # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a1_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a1_a_acombout,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6034,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a1_a_a10);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a1_a_a10,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_aMux_593_rtl_486_rtl_746_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_593_rtl_486_rtl_746_a1 = slaveregister_inst_aMux_593_rtl_486_rtl_746_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_593_rtl_486_rtl_746_a0 & rtl_a2006 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2006,
	datab => slaveregister_inst_aMux_593_rtl_486_rtl_746_a0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_593_rtl_486_rtl_746_a1);

atwd0_adata_sig_a1_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a1_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a6041 & atwd0_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a6041,
	datac => atwd0_ainst_gray2bin_abin_sig_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a1_a_a11);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a1_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

atwd1_adata_sig_a1_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a1_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a6041 & atwd1_ainst_gray2bin_abin_sig_a1_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a1_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6041,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a1_a_a11);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a1_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

rtl_a1028_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1028 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1028);

rtl_a1428_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1428 = ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & rtl_a1028 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_593_rtl_486_rtl_746_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_593_rtl_486_rtl_746_a1,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => rtl_a1028,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1428);

slaveregister_inst_areg_rdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a1_a_areg0 = DFFE(ahb_slave_inst_areg_address_a18_a_areg0 & rtl_a1428 # !ahb_slave_inst_areg_address_a18_a_areg0 & (ahb_slave_inst_areg_address_a19_a_areg0 & rtl_a1428 # !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a,
	datad => rtl_a1428,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a1_a_areg0);

FLASH_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(2),
	combout => FLASH_AD_D_a2_a_acombout);

inst_flash_ADC_adata_sig_a2_a_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a2_a_a13 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a2_a_acombout) # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a2_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => FLASH_AD_D_a2_a_acombout,
	datad => slaveregister_inst_ai_a6034,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a2_a_a13);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a2_a_a13,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

COM_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(2),
	combout => COM_AD_D_a2_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a2_a = DFFE(COM_AD_D_a2_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a2_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a2_a);

inst_com_ADC_RC_adata_sig_a2_a_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a2_a_a13 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a) # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datab => slaveregister_inst_ai_a6034,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a2_a_a13);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a2_a_a13,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 2,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a2_a & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a2_a,
	datab => inst_hit_counter_ai_a0,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a2_a_areg0);

slaveregister_inst_acom_ctrl_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a2_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a2_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0);

rtl_a2214_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2214 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acom_ctrl_local_a2_a # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a2_a,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2214);

rtl_a2234_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2234 = rtl_a9392 & (rtl_a2214 # inst_hit_counter_amultiSPEcnt_a2_a_areg0 & slaveregister_inst_aMux_302_rtl_410_rtl_578_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9392,
	datab => inst_hit_counter_amultiSPEcnt_a2_a_areg0,
	datac => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datad => rtl_a2214,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2234);

slaveregister_inst_acommand_2_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a2_a);

slaveregister_inst_acommand_1_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a2_a);

slaveregister_inst_acommand_3_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a2_a);

rtl_a2224_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2224 = !ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a2_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_1_local_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3202",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a2_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2224);

rtl_a2235_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2235 = rtl_a9393 & (rtl_a2224 # slaveregister_inst_acommand_2_local_a2_a & slaveregister_inst_aMux_302_rtl_410_rtl_578_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9393,
	datab => slaveregister_inst_acommand_2_local_a2_a,
	datac => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datad => rtl_a2224,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2235);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a2_a & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a2_a_areg0);

slaveregister_inst_aMux_324_rtl_440_rtl_631_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_440_rtl_631_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # inst_hit_counter_aoneSPEcnt_a2_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a2_a & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a2_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_440_rtl_631_a0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a2_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a2_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0);

slaveregister_inst_aMux_324_rtl_440_rtl_631_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_440_rtl_631_a1 = slaveregister_inst_aMux_324_rtl_440_rtl_631_a0 & (slaveregister_inst_acom_ctrl_local_a2_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_324_rtl_440_rtl_631_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_324_rtl_440_rtl_631_a0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_440_rtl_631_a1);

rtl_a2232_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2232 = rtl_a2234 # rtl_a2235 # slaveregister_inst_ai_a6032 & slaveregister_inst_aMux_324_rtl_440_rtl_631_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2234,
	datab => rtl_a2235,
	datac => slaveregister_inst_ai_a6032,
	datad => slaveregister_inst_aMux_324_rtl_440_rtl_631_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2232);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a34_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a34_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a34_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a33_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a34_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a34_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a33_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a34_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a33_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a34_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a34_a_aCOUT);

rtl_a2227_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2227 = ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a34_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a2_a,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a34_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2227);

rtl_a2238_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2238 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a2227 # !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2232

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2232,
	datab => slaveregister_inst_acommand_0_local_a30_a_a127,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2227,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2238);

slaveregister_inst_aMux_592_rtl_489_rtl_749_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_592_rtl_489_rtl_749_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 # rtl_a2238) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a2238,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_592_rtl_489_rtl_749_a0);

slaveregister_inst_aMux_592_rtl_489_rtl_749_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_592_rtl_489_rtl_749_a1 = slaveregister_inst_aMux_592_rtl_489_rtl_749_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a # !ahb_slave_inst_areg_address_a13_a_areg0) # !slaveregister_inst_aMux_592_rtl_489_rtl_749_a0 & ahb_slave_inst_areg_address_a13_a_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	datad => slaveregister_inst_aMux_592_rtl_489_rtl_749_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_592_rtl_489_rtl_749_a1);

rtl_a293_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a293 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a & !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a293);

atwd0_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a3_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => atwd0_ainst_gray2bin_abin_sig_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a3_a);

atwd0_adata_sig_a2_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a2_a_a14 = slaveregister_inst_ai_a545 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a545 & (atwd0_ainst_gray2bin_abin_sig_a3_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BE14",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a545,
	datab => atwd0_ainst_gray2bin_abin_sig_a3_a,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a2_a_a14);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a2_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

atwd1_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a3_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a3_a);

atwd1_adata_sig_a2_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a2_a_a14 = slaveregister_inst_ai_a548 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a548 & (atwd1_ainst_gray2bin_abin_sig_a3_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D1E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a3_a,
	datab => slaveregister_inst_ai_a548,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a2_a_a14);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a2_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

rtl_a1057_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1057 = rtl_a9389 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	datab => rtl_a9389,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1057);

slaveregister_inst_areg_rdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a2_a_areg0 = DFFE(rtl_a293 # rtl_a1057 # slaveregister_inst_aMux_592_rtl_489_rtl_749_a1 & slaveregister_inst_ai_a6031, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_592_rtl_489_rtl_749_a1,
	datab => rtl_a293,
	datac => slaveregister_inst_ai_a6031,
	datad => rtl_a1057,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a2_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 3,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a);

atwd1_adata_sig_a3_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a3_a_a17 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a6041 & atwd1_ainst_gray2bin_abin_sig_a3_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6041,
	datad => atwd1_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a3_a_a17);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a3_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

atwd0_adata_sig_a3_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a3_a_a17 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a) # !slaveregister_inst_ai_a6041 & atwd0_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6041,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a3_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a3_a_a17);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a3_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

rtl_a1074_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1074 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1074);

FLASH_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(3),
	combout => FLASH_AD_D_a3_a_acombout);

inst_flash_ADC_adata_sig_a3_a_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a3_a_a16 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a3_a_acombout) # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a3_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => FLASH_AD_D_a3_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a3_a_a16);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a3_a_a16,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

COM_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(3),
	combout => COM_AD_D_a3_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a3_a = DFFE(COM_AD_D_a3_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a3_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a3_a);

inst_com_ADC_RC_adata_sig_a3_a_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a3_a_a16 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a3_a_a16);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a3_a_a16,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_aMux_591_rtl_492_rtl_752_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_591_rtl_492_rtl_752_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_591_rtl_492_rtl_752_a0);

slaveregister_inst_acom_ctrl_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a3_a);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a3_a_areg0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a3_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a3_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0);

slaveregister_inst_acommand_0_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a3_a);

slaveregister_inst_aMux_323_rtl_443_rtl_639_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_443_rtl_639_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_443_rtl_639_a0);

slaveregister_inst_aMux_323_rtl_443_rtl_639_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_443_rtl_639_a1 = slaveregister_inst_aMux_323_rtl_443_rtl_639_a0 & (slaveregister_inst_acom_ctrl_local_a3_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_323_rtl_443_rtl_639_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_aoneSPEcnt_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a3_a,
	datac => inst_hit_counter_aoneSPEcnt_a3_a_areg0,
	datad => slaveregister_inst_aMux_323_rtl_443_rtl_639_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_443_rtl_639_a1);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a3_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a3_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a3_a_areg0);

rtl_a2378_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2378 = rtl_a9390 & (ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a3_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a3_a_areg0,
	datad => rtl_a9390,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2378);

slaveregister_inst_acommand_2_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a3_a);

slaveregister_inst_acommand_1_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a3_a);

slaveregister_inst_acommand_3_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a3_a);

rtl_a2362_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2362 = !ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a3_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_1_local_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3202",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a3_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2362);

rtl_a2377_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2377 = rtl_a9393 & (rtl_a2362 # slaveregister_inst_aMux_302_rtl_410_rtl_578_a8 & slaveregister_inst_acommand_2_local_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datab => rtl_a9393,
	datac => slaveregister_inst_acommand_2_local_a3_a,
	datad => rtl_a2362,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2377);

rtl_a2375_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2375 = rtl_a2378 # rtl_a2377 # slaveregister_inst_aMux_323_rtl_443_rtl_639_a1 & slaveregister_inst_ai_a6032

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_323_rtl_443_rtl_639_a1,
	datab => slaveregister_inst_ai_a6032,
	datac => rtl_a2378,
	datad => rtl_a2377,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2375);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a35_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a35_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a35_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a34_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a35_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a34_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a35_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a35_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a34_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a35_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a35_a_aCOUT);

rtl_a2370_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2370 = ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a35_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a3_a,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a35_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2370);

rtl_a2381_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2381 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a2370 # !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2375

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a127,
	datac => rtl_a2375,
	datad => rtl_a2370,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2381);

slaveregister_inst_aMux_591_rtl_492_rtl_752_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_591_rtl_492_rtl_752_a1 = slaveregister_inst_aMux_591_rtl_492_rtl_752_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_591_rtl_492_rtl_752_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2381

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	datab => slaveregister_inst_aMux_591_rtl_492_rtl_752_a0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a2381,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_591_rtl_492_rtl_752_a1);

rtl_a1482_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1482 = ahb_slave_inst_areg_address_a14_a_areg0 & rtl_a1074 & !ahb_slave_inst_areg_address_a13_a_areg0 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_591_rtl_492_rtl_752_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1074,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_aMux_591_rtl_492_rtl_752_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1482);

slaveregister_inst_areg_rdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a3_a_areg0 = DFFE(ahb_slave_inst_areg_address_a19_a_areg0 & rtl_a1482 # !ahb_slave_inst_areg_address_a19_a_areg0 & (ahb_slave_inst_areg_address_a18_a_areg0 & rtl_a1482 # !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE02",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a1482,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a3_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 4,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a);

rtl_a329_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a329 = !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a329);

FLASH_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(4),
	combout => FLASH_AD_D_a4_a_acombout);

inst_flash_ADC_adata_sig_a4_a_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a4_a_a19 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a4_a_acombout) # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a4_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datab => FLASH_AD_D_a4_a_acombout,
	datac => slaveregister_inst_ai_a6034,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a4_a_a19);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a4_a_a19,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

COM_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(4),
	combout => COM_AD_D_a4_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a4_a = DFFE(COM_AD_D_a4_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a4_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a4_a);

inst_com_ADC_RC_adata_sig_a4_a_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a4_a_a19 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a4_a_a19);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a4_a_a19,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

slaveregister_inst_acommand_2_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a4_a);

slaveregister_inst_acommand_3_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a4_a);

rtl_a2549_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2549 = !ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a4_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_1_local_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3202",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a4_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2549);

rtl_a2564_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2564 = rtl_a9393 & (rtl_a2549 # slaveregister_inst_acommand_2_local_a4_a & slaveregister_inst_aMux_302_rtl_410_rtl_578_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9393,
	datab => slaveregister_inst_acommand_2_local_a4_a,
	datac => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datad => rtl_a2549,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2564);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a4_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a4_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a4_a & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a4_a_areg0);

rtl_a2565_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2565 = rtl_a9390 & (ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a4_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9390,
	datab => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2565);

slaveregister_inst_acom_ctrl_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a4_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a4_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a4_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a4_a & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a4_a_areg0);

slaveregister_inst_acommand_0_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a4_a);

slaveregister_inst_aMux_322_rtl_446_rtl_647_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_446_rtl_647_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (inst_hit_counter_aoneSPEcnt_a4_a_areg0 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_446_rtl_647_a0);

slaveregister_inst_aMux_322_rtl_446_rtl_647_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_446_rtl_647_a1 = slaveregister_inst_aMux_322_rtl_446_rtl_647_a0 & (slaveregister_inst_acom_ctrl_local_a4_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_322_rtl_446_rtl_647_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a4_a,
	datac => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0,
	datad => slaveregister_inst_aMux_322_rtl_446_rtl_647_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_446_rtl_647_a1);

rtl_a2562_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2562 = rtl_a2564 # rtl_a2565 # slaveregister_inst_ai_a6032 & slaveregister_inst_aMux_322_rtl_446_rtl_647_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2564,
	datab => rtl_a2565,
	datac => slaveregister_inst_ai_a6032,
	datad => slaveregister_inst_aMux_322_rtl_446_rtl_647_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2562);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a36_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a36_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a36_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a35_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a36_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a36_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a35_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a36_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a35_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a36_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a36_a_aCOUT);

rtl_a2557_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2557 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a36_a & (ahb_slave_inst_areg_address_a2_a_areg0 # timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a4_a) # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a36_a & !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a36_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2557);

rtl_a2568_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2568 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a2557 # !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2562

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a127,
	datab => rtl_a2562,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2557,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2568);

slaveregister_inst_aMux_590_rtl_495_rtl_755_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_590_rtl_495_rtl_755_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 # rtl_a2568) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => rtl_a2568,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_590_rtl_495_rtl_755_a0);

slaveregister_inst_aMux_590_rtl_495_rtl_755_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_590_rtl_495_rtl_755_a1 = slaveregister_inst_aMux_590_rtl_495_rtl_755_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a # !ahb_slave_inst_areg_address_a13_a_areg0) # !slaveregister_inst_aMux_590_rtl_495_rtl_755_a0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a & ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datab => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aMux_590_rtl_495_rtl_755_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_590_rtl_495_rtl_755_a1);

atwd0_adata_sig_a4_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a4_a_a20 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a6041 & atwd0_ainst_gray2bin_abin_sig_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_gray2bin_abin_sig_a4_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a6041,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a4_a_a20);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a4_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

atwd1_adata_sig_a4_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a4_a_a20 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a4_a) # !slaveregister_inst_ai_a6041 & atwd1_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6041,
	datab => atwd1_ainst_gray2bin_abin_sig_a4_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a4_a_a20);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a4_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

rtl_a1103_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1103 = rtl_a9389 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datab => rtl_a9389,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1103);

slaveregister_inst_areg_rdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a4_a_areg0 = DFFE(rtl_a329 # rtl_a1103 # slaveregister_inst_aMux_590_rtl_495_rtl_755_a1 & slaveregister_inst_ai_a6031, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a329,
	datab => slaveregister_inst_aMux_590_rtl_495_rtl_755_a1,
	datac => slaveregister_inst_ai_a6031,
	datad => rtl_a1103,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a4_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 5,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a);

FLASH_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(5),
	combout => FLASH_AD_D_a5_a_acombout);

inst_flash_ADC_adata_sig_a5_a_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a5_a_a22 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a5_a_acombout) # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a5_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => FLASH_AD_D_a5_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a5_a_a22);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a5_a_a22,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

COM_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(5),
	combout => COM_AD_D_a5_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a5_a = DFFE(COM_AD_D_a5_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a5_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a5_a);

inst_com_ADC_RC_adata_sig_a5_a_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a5_a_a22 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a5_a_a22);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a5_a_a22,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_aMux_589_rtl_498_rtl_758_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_589_rtl_498_rtl_758_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_589_rtl_498_rtl_758_a0);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a5_a_areg0);

slaveregister_inst_acommand_0_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a5_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a5_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a5_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0);

slaveregister_inst_aMux_321_rtl_449_rtl_655_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_449_rtl_655_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a5_a & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a5_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_449_rtl_655_a0);

slaveregister_inst_acom_ctrl_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a5_a);

slaveregister_inst_aMux_321_rtl_449_rtl_655_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_449_rtl_655_a1 = slaveregister_inst_aMux_321_rtl_449_rtl_655_a0 & (slaveregister_inst_acom_ctrl_local_a5_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_321_rtl_449_rtl_655_a0 & inst_hit_counter_aoneSPEcnt_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a5_a_areg0,
	datab => slaveregister_inst_aMux_321_rtl_449_rtl_655_a0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_449_rtl_655_a1);

slaveregister_inst_acommand_3_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a5_a);

slaveregister_inst_acommand_1_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a5_a);

rtl_a2692_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2692 = !ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a5_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_1_local_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a5_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a5_a,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2692);

slaveregister_inst_acommand_2_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a5_a);

rtl_a2707_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2707 = rtl_a9393 & (rtl_a2692 # slaveregister_inst_aMux_302_rtl_410_rtl_578_a8 & slaveregister_inst_acommand_2_local_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2692,
	datab => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datac => slaveregister_inst_acommand_2_local_a5_a,
	datad => rtl_a9393,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2707);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a5_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a5_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a5_a_areg0);

rtl_a2708_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2708 = rtl_a9390 & (ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a5_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0,
	datab => rtl_a9390,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2708);

rtl_a2705_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2705 = rtl_a2707 # rtl_a2708 # slaveregister_inst_aMux_321_rtl_449_rtl_655_a1 & slaveregister_inst_ai_a6032

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_321_rtl_449_rtl_655_a1,
	datab => rtl_a2707,
	datac => slaveregister_inst_ai_a6032,
	datad => rtl_a2708,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2705);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a37_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a37_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a37_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a36_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a37_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a36_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a37_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a37_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a36_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a37_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a37_a_aCOUT);

rtl_a2700_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2700 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a37_a & (ahb_slave_inst_areg_address_a2_a_areg0 # timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a5_a) # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a37_a & !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a37_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2700);

rtl_a2711_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2711 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a2700 # !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2705

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2705,
	datab => slaveregister_inst_acommand_0_local_a30_a_a127,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2700,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2711);

slaveregister_inst_aMux_589_rtl_498_rtl_758_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_589_rtl_498_rtl_758_a1 = slaveregister_inst_aMux_589_rtl_498_rtl_758_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_589_rtl_498_rtl_758_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2711

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_aMux_589_rtl_498_rtl_758_a0,
	datad => rtl_a2711,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_589_rtl_498_rtl_758_a1);

atwd0_adata_sig_a5_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a5_a_a23 = slaveregister_inst_ai_a545 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a545 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BE14",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a545,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a5_a_a23);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a5_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

atwd1_adata_sig_a5_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a5_a_a23 = slaveregister_inst_ai_a548 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a548 & (atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F066",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datad => slaveregister_inst_ai_a548,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a5_a_a23);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a5_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

rtl_a1120_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1120 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1120);

rtl_a1533_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1533 = ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & rtl_a1120 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_589_rtl_498_rtl_758_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7430",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_aMux_589_rtl_498_rtl_758_a1,
	datad => rtl_a1120,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1533);

slaveregister_inst_areg_rdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a5_a_areg0 = DFFE(ahb_slave_inst_areg_address_a19_a_areg0 & rtl_a1533 # !ahb_slave_inst_areg_address_a19_a_areg0 & (ahb_slave_inst_areg_address_a18_a_areg0 & rtl_a1533 # !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE02",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a1533,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a5_a_areg0);

atwd0_adata_sig_a6_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a6_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a6041 & atwd0_ainst_gray2bin_abin_sig_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datab => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a6041,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a6_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a6_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

atwd1_adata_sig_a6_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a6_a_a26 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a6_a) # !slaveregister_inst_ai_a6041 & atwd1_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datac => slaveregister_inst_ai_a6041,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a6_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a6_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

rtl_a1149_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1149 = rtl_a9389 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a9389,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1149);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 6,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a);

rtl_a365_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a365 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a & !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a365);

FLASH_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(6),
	combout => FLASH_AD_D_a6_a_acombout);

inst_flash_ADC_adata_sig_a6_a_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a6_a_a25 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a6_a_acombout) # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a6_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => FLASH_AD_D_a6_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a6_a_a25);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a6_a_a25,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

COM_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(6),
	combout => COM_AD_D_a6_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a6_a = DFFE(COM_AD_D_a6_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a6_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a6_a);

inst_com_ADC_RC_adata_sig_a6_a_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a6_a_a25 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a6_a_a25);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a6_a_a25,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a6_a & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a6_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a6_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a6_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0);

rtl_a2895_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2895 = rtl_a9390 & (ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a6_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a6_a_areg0,
	datab => rtl_a9390,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2895);

slaveregister_inst_acommand_3_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a6_a);

slaveregister_inst_acommand_1_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a6_a);

rtl_a2879_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2879 = !ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a6_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_1_local_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a6_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a6_a,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2879);

slaveregister_inst_acommand_2_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a6_a);

rtl_a2894_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2894 = rtl_a9393 & (rtl_a2879 # slaveregister_inst_acommand_2_local_a6_a & slaveregister_inst_aMux_302_rtl_410_rtl_578_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2879,
	datab => rtl_a9393,
	datac => slaveregister_inst_acommand_2_local_a6_a,
	datad => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2894);

slaveregister_inst_acommand_0_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a6_a);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a6_a & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_aMux_320_rtl_452_rtl_663_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_452_rtl_663_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # inst_hit_counter_aoneSPEcnt_a6_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a6_a & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a6_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_452_rtl_663_a0);

slaveregister_inst_acom_ctrl_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a6_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a6_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a6_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_aMux_320_rtl_452_rtl_663_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_452_rtl_663_a1 = slaveregister_inst_aMux_320_rtl_452_rtl_663_a0 & (slaveregister_inst_acom_ctrl_local_a6_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_320_rtl_452_rtl_663_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_320_rtl_452_rtl_663_a0,
	datac => slaveregister_inst_acom_ctrl_local_a6_a,
	datad => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_452_rtl_663_a1);

rtl_a2892_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2892 = rtl_a2895 # rtl_a2894 # slaveregister_inst_ai_a6032 & slaveregister_inst_aMux_320_rtl_452_rtl_663_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a2895,
	datab => rtl_a2894,
	datac => slaveregister_inst_ai_a6032,
	datad => slaveregister_inst_aMux_320_rtl_452_rtl_663_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2892);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a38_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a38_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a38_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a37_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a38_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a38_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a37_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a38_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a37_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a38_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a38_a_aCOUT);

rtl_a2887_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2887 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a6_a & (timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a38_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a6_a & ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a38_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a6_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a38_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2887);

rtl_a2898_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2898 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a2887 # !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a2892

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a127,
	datab => rtl_a2892,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a2887,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2898);

slaveregister_inst_aMux_588_rtl_501_rtl_761_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_588_rtl_501_rtl_761_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 # rtl_a2898) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => rtl_a2898,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_588_rtl_501_rtl_761_a0);

slaveregister_inst_aMux_588_rtl_501_rtl_761_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_588_rtl_501_rtl_761_a1 = slaveregister_inst_aMux_588_rtl_501_rtl_761_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a # !ahb_slave_inst_areg_address_a13_a_areg0) # !slaveregister_inst_aMux_588_rtl_501_rtl_761_a0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a & ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	datab => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aMux_588_rtl_501_rtl_761_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_588_rtl_501_rtl_761_a1);

slaveregister_inst_areg_rdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a6_a_areg0 = DFFE(rtl_a1149 # rtl_a365 # slaveregister_inst_ai_a6031 & slaveregister_inst_aMux_588_rtl_501_rtl_761_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1149,
	datab => rtl_a365,
	datac => slaveregister_inst_ai_a6031,
	datad => slaveregister_inst_aMux_588_rtl_501_rtl_761_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a6_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 7,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a);

atwd1_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a7_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a7_a);

atwd1_adata_sig_a7_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a7_a_a29 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a7_a) # !slaveregister_inst_ai_a6041 & atwd1_ainst_gray2bin_abin_sig_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a7_a,
	datab => slaveregister_inst_ai_a6041,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a7_a_a29);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a7_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

atwd0_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a7_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a7_a);

atwd0_adata_sig_a7_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a7_a_a29 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6041 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a6041 & atwd0_ainst_gray2bin_abin_sig_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6041,
	datad => atwd0_ainst_gray2bin_abin_sig_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a7_a_a29);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a7_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

rtl_a9746_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9746 = (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a) & CASCADE(slaveregister_inst_ai_a6119)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	cascin => slaveregister_inst_ai_a6119,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9746);

FLASH_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(7),
	combout => FLASH_AD_D_a7_a_acombout);

inst_flash_ADC_adata_sig_a7_a_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a7_a_a28 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a7_a_acombout) # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a7_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => FLASH_AD_D_a7_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a7_a_a28);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a7_a_a28,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

COM_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(7),
	combout => COM_AD_D_a7_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a7_a = DFFE(COM_AD_D_a7_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => COM_AD_D_a7_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a7_a);

inst_com_ADC_RC_adata_sig_a7_a_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a7_a_a28 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a7_a_a28);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a7_a_a28,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_aMux_587_rtl_504_rtl_764_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_587_rtl_504_rtl_764_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_587_rtl_504_rtl_764_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a7_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a7_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a7_a_areg0);

rtl_a9747_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9747 = (inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 & (inst_hit_counter_amultiSPEcnt_a7_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 & inst_hit_counter_amultiSPEcnt_a7_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0) & CASCADE(rtl_a9750)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a7_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	cascin => rtl_a9750,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9747);

slaveregister_inst_acommand_0_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a7_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a7_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a7_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0);

slaveregister_inst_aMux_319_rtl_455_rtl_671_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_455_rtl_671_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a7_a & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a7_a,
	datab => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_455_rtl_671_a0);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a7_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a7_a_areg0);

slaveregister_inst_acom_ctrl_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a7_a);

slaveregister_inst_aMux_319_rtl_455_rtl_671_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_455_rtl_671_a1 = slaveregister_inst_aMux_319_rtl_455_rtl_671_a0 & (slaveregister_inst_acom_ctrl_local_a7_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_319_rtl_455_rtl_671_a0 & inst_hit_counter_aoneSPEcnt_a7_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_319_rtl_455_rtl_671_a0,
	datab => inst_hit_counter_aoneSPEcnt_a7_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_455_rtl_671_a1);

slaveregister_inst_acommand_2_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a7_a);

slaveregister_inst_acommand_1_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a7_a);

slaveregister_inst_acommand_3_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a7_a);

rtl_a3022_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3022 = !ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a7_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_1_local_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a7_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a7_a,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3022);

rtl_a3037_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3037 = rtl_a9393 & (rtl_a3022 # slaveregister_inst_acommand_2_local_a7_a & slaveregister_inst_aMux_302_rtl_410_rtl_578_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9393,
	datab => slaveregister_inst_acommand_2_local_a7_a,
	datac => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datad => rtl_a3022,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3037);

rtl_a3035_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3035 = rtl_a9747 # rtl_a3037 # slaveregister_inst_aMux_319_rtl_455_rtl_671_a1 & slaveregister_inst_ai_a6032

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9747,
	datab => slaveregister_inst_aMux_319_rtl_455_rtl_671_a1,
	datac => rtl_a3037,
	datad => slaveregister_inst_ai_a6032,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3035);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a39_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a39_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a39_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a38_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a39_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a38_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a39_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a39_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a38_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a39_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a39_a_aCOUT);

rtl_a3030_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3030 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a39_a & (ahb_slave_inst_areg_address_a2_a_areg0 # timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a7_a) # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a39_a & !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a39_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3030);

rtl_a3041_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3041 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a3030 # !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a3035

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a127,
	datab => rtl_a3035,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a3030,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3041);

slaveregister_inst_aMux_587_rtl_504_rtl_764_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_587_rtl_504_rtl_764_a1 = slaveregister_inst_aMux_587_rtl_504_rtl_764_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_587_rtl_504_rtl_764_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a3041

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	datab => slaveregister_inst_aMux_587_rtl_504_rtl_764_a0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a3041,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_587_rtl_504_rtl_764_a1);

rtl_a1584_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1584 = rtl_a9746 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_587_rtl_504_rtl_764_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a9746,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_aMux_587_rtl_504_rtl_764_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1584);

slaveregister_inst_areg_rdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a7_a_areg0 = DFFE(ahb_slave_inst_areg_address_a19_a_areg0 & rtl_a1584 # !ahb_slave_inst_areg_address_a19_a_areg0 & (ahb_slave_inst_areg_address_a18_a_areg0 & rtl_a1584 # !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a1584,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a7_a_areg0);

atwd1_adata_sig_a8_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a8_a_a32 = slaveregister_inst_ai_a548 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a548 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8DD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a548,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a8_a_a32);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a8_a_a32,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

atwd0_adata_sig_a8_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a8_a_a32 = slaveregister_inst_ai_a545 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a545 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BE14",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a545,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a8_a_a32);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a8_a_a32,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

rtl_a1192_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1192 = rtl_a9389 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9389,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1192);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 8,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a);

rtl_a398_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a398 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a & !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => ahb_slave_inst_areg_address_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a398);

FLASH_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(8),
	combout => FLASH_AD_D_a8_a_acombout);

inst_flash_ADC_adata_sig_a8_a_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a8_a_a31 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a8_a_acombout) # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a8_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => FLASH_AD_D_a8_a_acombout,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a8_a_a31);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a8_a_a31,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

COM_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(8),
	combout => COM_AD_D_a8_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a8_a = DFFE(COM_AD_D_a8_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a8_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a8_a);

inst_com_ADC_RC_adata_sig_a8_a_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a8_a_a31 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a8_a_a31);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a8_a_a31,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a40_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a40_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a40_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a39_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a40_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a40_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a39_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a40_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a39_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a40_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a40_a_aCOUT);

rtl_a1176_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1176 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a8_a & (timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a40_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a8_a & ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a40_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a8_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a40_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1176);

slaveregister_inst_acommand_3_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a8_a);

rtl_a9618_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9618 = !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_acommand_3_local_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9618);

slaveregister_inst_aMux_318_rtl_458_rtl_680_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_458_rtl_680_a4 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a8_a # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a8_a,
	datad => slaveregister_inst_acommand_2_local_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_458_rtl_680_a4);

slaveregister_inst_aMux_318_rtl_458_rtl_680_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_458_rtl_680_a9 = ahb_slave_inst_areg_address_a2_a_areg0 & COINC_DOWN_A_acombout & ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_318_rtl_458_rtl_680_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COINC_DOWN_A_acombout,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_318_rtl_458_rtl_680_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_458_rtl_680_a9);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a8_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a8_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0);

slaveregister_inst_aMux_318_rtl_458_rtl_681_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_458_rtl_681_a4 = ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_458_rtl_681_a4);

slaveregister_inst_acom_ctrl_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a8_a);

slaveregister_inst_aMux_318_rtl_458_rtl_681_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_458_rtl_681_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_acom_ctrl_local_a8_a # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_318_rtl_458_rtl_681_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "50CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_318_rtl_458_rtl_681_a4,
	datac => slaveregister_inst_acom_ctrl_local_a8_a,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_458_rtl_681_a9);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a8_a & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a8_a_areg0);

slaveregister_inst_aMux_318_rtl_458_rtl_679_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_458_rtl_679_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # inst_hit_counter_aoneSPEcnt_a8_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a8_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a8_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_458_rtl_679_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a8_a & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ai_a0,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a8_a_areg0);

atwd1_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd1_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_acommand_0_local_a8_a # !atwd1_ainst_atwd_trigger_aenable_disc_sig & !inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0B",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a8_a,
	datab => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adone_areg0);

slaveregister_inst_aMux_318_rtl_458_rtl_679_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_458_rtl_679_a1 = slaveregister_inst_aMux_318_rtl_458_rtl_679_a0 & (inst_hit_counter_amultiSPEcnt_a8_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_318_rtl_458_rtl_679_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & atwd1_ainst_atwd_trigger_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_318_rtl_458_rtl_679_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a8_a_areg0,
	datad => atwd1_ainst_atwd_trigger_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_458_rtl_679_a1);

slaveregister_inst_aMux_318_rtl_458_rtl_678_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_458_rtl_678_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_318_rtl_458_rtl_681_a9 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_318_rtl_458_rtl_679_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_318_rtl_458_rtl_681_a9,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_318_rtl_458_rtl_679_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_458_rtl_678_a0);

slaveregister_inst_aMux_318_rtl_458_rtl_678_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_458_rtl_678_a1 = slaveregister_inst_aMux_318_rtl_458_rtl_678_a0 & (rtl_a9618 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_318_rtl_458_rtl_678_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_318_rtl_458_rtl_680_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9618,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_318_rtl_458_rtl_680_a9,
	datad => slaveregister_inst_aMux_318_rtl_458_rtl_678_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_458_rtl_678_a1);

rtl_a1181_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1181 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a1176 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_318_rtl_458_rtl_678_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a127,
	datab => rtl_a1176,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_318_rtl_458_rtl_678_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1181);

slaveregister_inst_aMux_586_rtl_507_rtl_767_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_586_rtl_507_rtl_767_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 # rtl_a1181) # !ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a,
	datad => rtl_a1181,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_586_rtl_507_rtl_767_a0);

slaveregister_inst_aMux_586_rtl_507_rtl_767_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_586_rtl_507_rtl_767_a1 = slaveregister_inst_aMux_586_rtl_507_rtl_767_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a # !ahb_slave_inst_areg_address_a13_a_areg0) # !slaveregister_inst_aMux_586_rtl_507_rtl_767_a0 & ahb_slave_inst_areg_address_a13_a_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	datad => slaveregister_inst_aMux_586_rtl_507_rtl_767_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_586_rtl_507_rtl_767_a1);

slaveregister_inst_areg_rdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a8_a_areg0 = DFFE(rtl_a1192 # rtl_a398 # slaveregister_inst_ai_a6031 & slaveregister_inst_aMux_586_rtl_507_rtl_767_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1192,
	datab => rtl_a398,
	datac => slaveregister_inst_ai_a6031,
	datad => slaveregister_inst_aMux_586_rtl_507_rtl_767_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a8_a_areg0);

atwd0_adata_sig_a9_a_a35_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a9_a_a35 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a) # !slaveregister_inst_ai_a6041 & atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => slaveregister_inst_ai_a6041,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a9_a_a35);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a9_a_a35,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

atwd1_adata_sig_a9_a_a35_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a9_a_a35 = slaveregister_inst_ai_a6041 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0) # !slaveregister_inst_ai_a6041 & atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => slaveregister_inst_ai_a6041,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a9_a_a35);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a9_a_a35,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

rtl_a1213_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1213 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1213);

rtl_a1219_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1219 = slaveregister_inst_ai_a6033 & rtl_a1213 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => slaveregister_inst_ai_a6033,
	datad => rtl_a1213,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1219);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 9,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a);

rtl_a416_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a416 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a & !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a416);

FLASH_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(9),
	combout => FLASH_AD_D_a9_a_acombout);

inst_flash_ADC_adata_sig_a9_a_a34_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a9_a_a34 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_AD_D_a9_a_acombout) # !slaveregister_inst_ai_a6034 & FLASH_AD_D_a9_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a9_a_acombout,
	datab => slaveregister_inst_ai_a6034,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a9_a_a34);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a9_a_a34,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

COM_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(9),
	combout => COM_AD_D_a9_a_acombout);

inst_com_ADC_RC_aCOM_AD_D_int_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_D_int_a9_a = DFFE(COM_AD_D_a9_a_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_D_a9_a_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_D_int_a9_a);

inst_com_ADC_RC_adata_sig_a9_a_a34_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a9_a_a34 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_D_int_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_D_int_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_D_int_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a9_a_a34);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a9_a_a34,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_aMux_585_rtl_510_rtl_770_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_585_rtl_510_rtl_770_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_585_rtl_510_rtl_770_a0);

slaveregister_inst_acommand_3_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a9_a);

slaveregister_inst_aMux_317_rtl_461_rtl_688_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_461_rtl_688_a4 = slaveregister_inst_acommand_2_local_a9_a & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_acommand_1_local_a9_a) # !slaveregister_inst_acommand_2_local_a9_a & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a9_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_461_rtl_688_a4);

slaveregister_inst_aMux_317_rtl_461_rtl_688_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_461_rtl_688_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a9_a & !ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_317_rtl_461_rtl_688_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a9_a,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_317_rtl_461_rtl_688_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_461_rtl_688_a9);

rtl_a123_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a123 = COINC_DOWN_ABAR_acombout & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COINC_DOWN_ABAR_acombout,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a123);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a9_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a9_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0);

rtl_a1202_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1202 = ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a9_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a9_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1202);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a9_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a9_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_acom_ctrl_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a9_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a9_a);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a9_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_aMux_317_rtl_461_rtl_687_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_461_rtl_687_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # inst_hit_counter_aoneSPEcnt_a9_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a9_a & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a9_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_461_rtl_687_a0);

slaveregister_inst_aMux_317_rtl_461_rtl_687_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_461_rtl_687_a1 = slaveregister_inst_aMux_317_rtl_461_rtl_687_a0 & (!slaveregister_inst_acom_ctrl_local_a9_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_317_rtl_461_rtl_687_a0 & inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a9_a,
	datad => slaveregister_inst_aMux_317_rtl_461_rtl_687_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_461_rtl_687_a1);

slaveregister_inst_aMux_317_rtl_461_rtl_686_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_461_rtl_686_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (rtl_a1202 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_317_rtl_461_rtl_687_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1202,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_317_rtl_461_rtl_687_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_461_rtl_686_a0);

slaveregister_inst_aMux_317_rtl_461_rtl_686_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_461_rtl_686_a1 = slaveregister_inst_aMux_317_rtl_461_rtl_686_a0 & (rtl_a123 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_317_rtl_461_rtl_686_a0 & slaveregister_inst_aMux_317_rtl_461_rtl_688_a9 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_317_rtl_461_rtl_688_a9,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => rtl_a123,
	datad => slaveregister_inst_aMux_317_rtl_461_rtl_686_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_461_rtl_686_a1);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a41_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a41_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a41_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a40_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a41_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a40_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a41_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a41_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a40_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a41_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a41_a_aCOUT);

rtl_a1203_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1203 = ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a41_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a9_a,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a41_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1203);

rtl_a1208_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1208 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a1203 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_317_rtl_461_rtl_686_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a127,
	datab => slaveregister_inst_aMux_317_rtl_461_rtl_686_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a1203,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1208);

slaveregister_inst_aMux_585_rtl_510_rtl_770_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_585_rtl_510_rtl_770_a1 = slaveregister_inst_aMux_585_rtl_510_rtl_770_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_585_rtl_510_rtl_770_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1208

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	datab => slaveregister_inst_aMux_585_rtl_510_rtl_770_a0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1208,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_585_rtl_510_rtl_770_a1);

slaveregister_inst_areg_rdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a9_a_areg0 = DFFE(rtl_a1219 # rtl_a416 # slaveregister_inst_ai_a6031 & slaveregister_inst_aMux_585_rtl_510_rtl_770_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1219,
	datab => rtl_a416,
	datac => slaveregister_inst_ai_a6031,
	datad => slaveregister_inst_aMux_585_rtl_510_rtl_770_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a9_a_areg0);

atwd0_adata_sig_a10_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a10_a_a0 = slaveregister_inst_ai_a6058 & slaveregister_inst_ai_a6033 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a10_a_a0);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a10_a_a0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

atwd1_adata_sig_a10_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a10_a_a0 = slaveregister_inst_ai_a6033 & slaveregister_inst_ai_a6058 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6033,
	datab => slaveregister_inst_ai_a6058,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a10_a_a0);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a10_a_a0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

rtl_a1240_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1240 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1240);

rtl_a1246_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1246 = slaveregister_inst_ai_a6033 & rtl_a1240 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => rtl_a1240,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1246);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 10,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a);

rtl_a434_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a434 = !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a434);

FLASH_NCO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_NCO,
	combout => FLASH_NCO_acombout);

inst_flash_ADC_adata_sig_a10_a_a37_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a10_a_a37 = slaveregister_inst_ai_a6034 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !ahb_slave_inst_areg_address_a12_a_areg0 & FLASH_NCO_acombout) # !slaveregister_inst_ai_a6034 & FLASH_NCO_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6034,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => FLASH_NCO_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a10_a_a37);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a10_a_a37,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

COM_AD_OTR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_OTR,
	combout => COM_AD_OTR_acombout);

inst_com_ADC_RC_aCOM_AD_OTR_int_aI : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_aCOM_AD_OTR_int = DFFE(COM_AD_OTR_acombout, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => COM_AD_OTR_acombout,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_com_ADC_RC_aCOM_AD_OTR_int);

inst_com_ADC_RC_adata_sig_a10_a_a37_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a10_a_a37 = ahb_slave_inst_areg_address_a12_a_areg0 & inst_com_ADC_RC_aCOM_AD_OTR_int # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a6034 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_ai_a6034 & inst_com_ADC_RC_aCOM_AD_OTR_int)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datac => slaveregister_inst_ai_a6034,
	datad => inst_com_ADC_RC_aCOM_AD_OTR_int,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a10_a_a37);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a10_a_a37,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a10_a & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a10_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_acom_ctrl_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a10_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a10_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a10_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_aMux_316_rtl_464_rtl_695_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_464_rtl_695_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a10_a & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a10_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_464_rtl_695_a0);

slaveregister_inst_aMux_316_rtl_464_rtl_695_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_464_rtl_695_a1 = slaveregister_inst_aMux_316_rtl_464_rtl_695_a0 & (!slaveregister_inst_acom_ctrl_local_a10_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_316_rtl_464_rtl_695_a0 & inst_hit_counter_aoneSPEcnt_a10_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a10_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a10_a,
	datad => slaveregister_inst_aMux_316_rtl_464_rtl_695_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_464_rtl_695_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a10_a & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a10_a,
	datab => inst_hit_counter_ai_a0,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a10_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a10_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a10_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0);

rtl_a1229_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1229 = ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a10_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a10_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1229);

slaveregister_inst_aMux_316_rtl_464_rtl_694_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_464_rtl_694_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # rtl_a1229) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_316_rtl_464_rtl_695_a1 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_316_rtl_464_rtl_695_a1,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => rtl_a1229,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_464_rtl_694_a0);

rtl_a125_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a125 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & COINC_DOWN_B_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => COINC_DOWN_B_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a125);

slaveregister_inst_acommand_3_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a10_a);

slaveregister_inst_aMux_316_rtl_464_rtl_696_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_464_rtl_696_a4 = slaveregister_inst_acommand_1_local_a10_a & (slaveregister_inst_acommand_2_local_a10_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_acommand_1_local_a10_a & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a10_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_464_rtl_696_a4);

slaveregister_inst_aMux_316_rtl_464_rtl_696_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_464_rtl_696_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a10_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_316_rtl_464_rtl_696_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_3_local_a10_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_316_rtl_464_rtl_696_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_464_rtl_696_a9);

slaveregister_inst_aMux_316_rtl_464_rtl_694_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_464_rtl_694_a1 = slaveregister_inst_aMux_316_rtl_464_rtl_694_a0 & (rtl_a125 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_316_rtl_464_rtl_694_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_316_rtl_464_rtl_696_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_316_rtl_464_rtl_694_a0,
	datab => rtl_a125,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_316_rtl_464_rtl_696_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_464_rtl_694_a1);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a42_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a42_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a42_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a41_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a42_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a42_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a41_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a42_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a41_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a42_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a42_a_aCOUT);

rtl_a1230_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1230 = ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a42_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a10_a,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a42_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1230);

rtl_a1235_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1235 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a1230 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_316_rtl_464_rtl_694_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a127,
	datac => slaveregister_inst_aMux_316_rtl_464_rtl_694_a1,
	datad => rtl_a1230,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1235);

slaveregister_inst_aMux_584_rtl_513_rtl_773_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_584_rtl_513_rtl_773_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 # rtl_a1235) # !ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1235,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_584_rtl_513_rtl_773_a0);

slaveregister_inst_aMux_584_rtl_513_rtl_773_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_584_rtl_513_rtl_773_a1 = slaveregister_inst_aMux_584_rtl_513_rtl_773_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a # !ahb_slave_inst_areg_address_a13_a_areg0) # !slaveregister_inst_aMux_584_rtl_513_rtl_773_a0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a & ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	datab => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aMux_584_rtl_513_rtl_773_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_584_rtl_513_rtl_773_a1);

slaveregister_inst_areg_rdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a10_a_areg0 = DFFE(rtl_a1246 # rtl_a434 # slaveregister_inst_ai_a6031 & slaveregister_inst_aMux_584_rtl_513_rtl_773_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1246,
	datab => rtl_a434,
	datac => slaveregister_inst_ai_a6031,
	datad => slaveregister_inst_aMux_584_rtl_513_rtl_773_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a10_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 11,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a);

rtl_a452_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a452 = !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a & !ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a452);

inst_flash_ADC_adata_sig_a11_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a11_a_a0 = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & slaveregister_inst_acommand_3_local_a0_a_a75 & ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datab => slaveregister_inst_acommand_3_local_a0_a_a75,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a11_a_a0);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a11_a_a0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

inst_com_ADC_RC_adata_sig_a11_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a11_a_a0 = slaveregister_inst_acommand_3_local_a0_a_a75 & !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a75,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a11_a_a0);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a11_a_a0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_aMux_583_rtl_516_rtl_776_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_583_rtl_516_rtl_776_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_583_rtl_516_rtl_776_a0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a11_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a11_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a11_a_areg0);

slaveregister_inst_acommand_0_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a11_a);

slaveregister_inst_aMux_315_rtl_467_rtl_703_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_467_rtl_703_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (inst_hit_counter_aoneSPEcnt_a11_a_areg0 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a11_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_467_rtl_703_a0);

slaveregister_inst_acom_ctrl_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a11_a);

slaveregister_inst_aMux_315_rtl_467_rtl_703_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_467_rtl_703_a1 = slaveregister_inst_aMux_315_rtl_467_rtl_703_a0 & (slaveregister_inst_acom_ctrl_local_a11_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_315_rtl_467_rtl_703_a0 & inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_315_rtl_467_rtl_703_a0,
	datad => slaveregister_inst_acom_ctrl_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_467_rtl_703_a1);

slaveregister_inst_aMux_315_rtl_467_rtl_704_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_467_rtl_704_a4 = slaveregister_inst_acommand_1_local_a11_a & (slaveregister_inst_acommand_2_local_a11_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_acommand_1_local_a11_a & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a11_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_467_rtl_704_a4);

slaveregister_inst_acommand_3_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a11_a);

slaveregister_inst_aMux_315_rtl_467_rtl_704_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_467_rtl_704_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a11_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_315_rtl_467_rtl_704_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7250",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_315_rtl_467_rtl_704_a4,
	datad => slaveregister_inst_acommand_3_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_467_rtl_704_a9);

slaveregister_inst_aMux_315_rtl_467_rtl_702_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_467_rtl_702_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_315_rtl_467_rtl_704_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_315_rtl_467_rtl_703_a1 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_315_rtl_467_rtl_703_a1,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_315_rtl_467_rtl_704_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_467_rtl_702_a0);

rtl_a127_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a127 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & COINC_DOWN_BBAR_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => COINC_DOWN_BBAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a127);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ai_a0,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a11_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a11_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0);

rtl_a1256_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1256 = ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a11_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a11_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1256);

slaveregister_inst_aMux_315_rtl_467_rtl_702_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_467_rtl_702_a1 = slaveregister_inst_aMux_315_rtl_467_rtl_702_a0 & (rtl_a127 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_315_rtl_467_rtl_702_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & rtl_a1256

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_315_rtl_467_rtl_702_a0,
	datac => rtl_a127,
	datad => rtl_a1256,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_467_rtl_702_a1);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a43_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a43_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a43_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a42_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a43_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a42_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a43_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a43_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a42_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a43_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a43_a_aCOUT);

rtl_a1257_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1257 = ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a43_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a11_a,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a43_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1257);

rtl_a1262_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1262 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a1257 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_315_rtl_467_rtl_702_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a127,
	datac => slaveregister_inst_aMux_315_rtl_467_rtl_702_a1,
	datad => rtl_a1257,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1262);

slaveregister_inst_aMux_583_rtl_516_rtl_776_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_583_rtl_516_rtl_776_a1 = slaveregister_inst_aMux_583_rtl_516_rtl_776_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_583_rtl_516_rtl_776_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1262

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	datac => slaveregister_inst_aMux_583_rtl_516_rtl_776_a0,
	datad => rtl_a1262,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_583_rtl_516_rtl_776_a1);

atwd0_adata_sig_a11_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a11_a_a1 = slaveregister_inst_ai_a6033 & slaveregister_inst_ai_a6058 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6033,
	datab => slaveregister_inst_ai_a6058,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a11_a_a1);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a11_a_a1,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

atwd1_adata_sig_a11_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a11_a_a1 = slaveregister_inst_ai_a6058 & slaveregister_inst_ai_a6033 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a11_a_a1);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a11_a_a1,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

rtl_a1273_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1273 = rtl_a9389 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a9389,
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1273);

slaveregister_inst_areg_rdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a11_a_areg0 = DFFE(rtl_a452 # rtl_a1273 # slaveregister_inst_aMux_583_rtl_516_rtl_776_a1 & slaveregister_inst_ai_a6031, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a452,
	datab => slaveregister_inst_aMux_583_rtl_516_rtl_776_a1,
	datac => slaveregister_inst_ai_a6031,
	datad => rtl_a1273,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a11_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 12,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a);

rtl_a470_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a470 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a & !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a470);

atwd1_adata_sig_a12_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a12_a_a2 = slaveregister_inst_ai_a6058 & slaveregister_inst_ai_a6033 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a12_a_a2);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a12_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

atwd0_adata_sig_a12_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a12_a_a2 = slaveregister_inst_ai_a6058 & slaveregister_inst_ai_a6033 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a12_a_a2);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a12_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

rtl_a1294_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1294 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1294);

rtl_a1300_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1300 = slaveregister_inst_ai_a6033 & rtl_a1294 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => slaveregister_inst_ai_a6033,
	datad => rtl_a1294,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1300);

inst_flash_ADC_adata_sig_a12_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a12_a_a1 = slaveregister_inst_acommand_3_local_a0_a_a75 & ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a75,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a12_a_a1);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a12_a_a1,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

inst_com_ADC_RC_adata_sig_a12_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a12_a_a1 = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a & ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_acommand_3_local_a0_a_a75 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a0_a_a75,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a12_a_a1);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a12_a_a1,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_acommand_3_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a12_a);

slaveregister_inst_acommand_1_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a12_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a12_a);

slaveregister_inst_aMux_314_rtl_470_rtl_712_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_470_rtl_712_a4 = slaveregister_inst_acommand_2_local_a12_a & (ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_acommand_1_local_a12_a) # !slaveregister_inst_acommand_2_local_a12_a & !ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_acommand_1_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a12_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_470_rtl_712_a4);

slaveregister_inst_aMux_314_rtl_470_rtl_712_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_470_rtl_712_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a12_a & !ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_314_rtl_470_rtl_712_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a12_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_314_rtl_470_rtl_712_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_470_rtl_712_a9);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a12_a & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_acom_ctrl_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a12_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a12_a);

slaveregister_inst_acommand_0_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a12_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a12_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a12_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_aMux_314_rtl_470_rtl_711_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_470_rtl_711_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a12_a & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a12_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_470_rtl_711_a0);

slaveregister_inst_aMux_314_rtl_470_rtl_711_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_470_rtl_711_a1 = slaveregister_inst_aMux_314_rtl_470_rtl_711_a0 & (!slaveregister_inst_acom_ctrl_local_a12_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_314_rtl_470_rtl_711_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_aoneSPEcnt_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => inst_hit_counter_aoneSPEcnt_a12_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a12_a,
	datad => slaveregister_inst_aMux_314_rtl_470_rtl_711_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_470_rtl_711_a1);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a12_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a12_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a12_a & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ai_a0,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a12_a_areg0);

rtl_a1283_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1283 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6420",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1283);

slaveregister_inst_aMux_314_rtl_470_rtl_710_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_470_rtl_710_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # rtl_a1283) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_314_rtl_470_rtl_711_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_314_rtl_470_rtl_711_a1,
	datad => rtl_a1283,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_470_rtl_710_a0);

rtl_a129_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a129 = COINC_UP_A_acombout & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_UP_A_acombout,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a129);

slaveregister_inst_aMux_314_rtl_470_rtl_710_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_470_rtl_710_a1 = slaveregister_inst_aMux_314_rtl_470_rtl_710_a0 & (rtl_a129 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_314_rtl_470_rtl_710_a0 & slaveregister_inst_aMux_314_rtl_470_rtl_712_a9 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_314_rtl_470_rtl_712_a9,
	datab => slaveregister_inst_aMux_314_rtl_470_rtl_710_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => rtl_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_470_rtl_710_a1);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a44_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a44_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a44_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a43_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a44_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a44_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a43_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a44_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a43_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a44_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a44_a_aCOUT);

rtl_a1284_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1284 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a12_a & (timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a44_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a12_a & ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a44_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a12_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a44_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1284);

rtl_a1289_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1289 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a1284 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_314_rtl_470_rtl_710_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a127,
	datab => slaveregister_inst_aMux_314_rtl_470_rtl_710_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a1284,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1289);

slaveregister_inst_aMux_582_rtl_519_rtl_779_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_582_rtl_519_rtl_779_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 # rtl_a1289) # !ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a,
	datad => rtl_a1289,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_582_rtl_519_rtl_779_a0);

slaveregister_inst_aMux_582_rtl_519_rtl_779_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_582_rtl_519_rtl_779_a1 = slaveregister_inst_aMux_582_rtl_519_rtl_779_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a # !ahb_slave_inst_areg_address_a13_a_areg0) # !slaveregister_inst_aMux_582_rtl_519_rtl_779_a0 & ahb_slave_inst_areg_address_a13_a_areg0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	datac => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	datad => slaveregister_inst_aMux_582_rtl_519_rtl_779_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_582_rtl_519_rtl_779_a1);

slaveregister_inst_areg_rdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a12_a_areg0 = DFFE(rtl_a470 # rtl_a1300 # slaveregister_inst_ai_a6031 & slaveregister_inst_aMux_582_rtl_519_rtl_779_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a470,
	datab => rtl_a1300,
	datac => slaveregister_inst_ai_a6031,
	datad => slaveregister_inst_aMux_582_rtl_519_rtl_779_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a12_a_areg0);

inst_flash_ADC_adata_sig_a13_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a13_a_a2 = slaveregister_inst_acommand_3_local_a0_a_a75 & ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a75,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a13_a_a2);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a13_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 13,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a);

inst_com_ADC_RC_adata_sig_a13_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a13_a_a2 = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a & ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_acommand_3_local_a0_a_a75

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a0_a_a75,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a13_a_a2);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a13_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_aMux_581_rtl_522_rtl_782_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_581_rtl_522_rtl_782_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_581_rtl_522_rtl_782_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a13_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a13_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0);

rtl_a1310_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1310 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_amultiSPEcnt_a13_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4A40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => inst_hit_counter_amultiSPEcnt_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1310);

rtl_a131_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a131 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & COINC_UP_ABAR_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => COINC_UP_ABAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a131);

slaveregister_inst_acommand_3_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a13_a);

slaveregister_inst_acommand_1_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a13_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a13_a);

slaveregister_inst_aMux_313_rtl_473_rtl_720_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_473_rtl_720_a4 = slaveregister_inst_acommand_2_local_a13_a & (ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_acommand_1_local_a13_a) # !slaveregister_inst_acommand_2_local_a13_a & !ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_acommand_1_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a13_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_473_rtl_720_a4);

slaveregister_inst_aMux_313_rtl_473_rtl_720_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_473_rtl_720_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a13_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_313_rtl_473_rtl_720_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_3_local_a13_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_313_rtl_473_rtl_720_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_473_rtl_720_a9);

slaveregister_inst_acom_ctrl_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a13_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a13_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a13_a_areg0);

slaveregister_inst_acommand_0_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a13_a);

slaveregister_inst_aMux_313_rtl_473_rtl_719_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_473_rtl_719_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (inst_hit_counter_aoneSPEcnt_a13_a_areg0 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => inst_hit_counter_aoneSPEcnt_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_473_rtl_719_a0);

slaveregister_inst_aMux_313_rtl_473_rtl_719_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_473_rtl_719_a1 = slaveregister_inst_aMux_313_rtl_473_rtl_719_a0 & (slaveregister_inst_acom_ctrl_local_a13_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_313_rtl_473_rtl_719_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a13_a,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0,
	datad => slaveregister_inst_aMux_313_rtl_473_rtl_719_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_473_rtl_719_a1);

slaveregister_inst_aMux_313_rtl_473_rtl_718_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_473_rtl_718_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aMux_313_rtl_473_rtl_720_a9 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_313_rtl_473_rtl_719_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_313_rtl_473_rtl_720_a9,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_313_rtl_473_rtl_719_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_473_rtl_718_a0);

slaveregister_inst_aMux_313_rtl_473_rtl_718_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_473_rtl_718_a1 = slaveregister_inst_aMux_313_rtl_473_rtl_718_a0 & (rtl_a131 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_313_rtl_473_rtl_718_a0 & rtl_a1310 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1310,
	datab => rtl_a131,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_313_rtl_473_rtl_718_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_473_rtl_718_a1);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a45_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a45_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a45_a $ timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a44_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a45_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a44_a_aCOUT # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a45_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a45_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a44_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a45_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a45_a_aCOUT);

rtl_a1311_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1311 = ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a45_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a13_a,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a45_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1311);

rtl_a1316_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1316 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a1311 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_313_rtl_473_rtl_718_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a127,
	datab => slaveregister_inst_aMux_313_rtl_473_rtl_718_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a1311,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1316);

slaveregister_inst_aMux_581_rtl_522_rtl_782_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_581_rtl_522_rtl_782_a1 = slaveregister_inst_aMux_581_rtl_522_rtl_782_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_581_rtl_522_rtl_782_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1316

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	datab => slaveregister_inst_aMux_581_rtl_522_rtl_782_a0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1316,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_581_rtl_522_rtl_782_a1);

rtl_a488_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a488 = !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a & !ahb_slave_inst_areg_address_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a,
	datad => ahb_slave_inst_areg_address_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a488);

atwd1_adata_sig_a13_a_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a13_a_a3 = slaveregister_inst_ai_a6033 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a6058 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6033,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6058,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a13_a_a3);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a13_a_a3,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

atwd0_adata_sig_a13_a_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a13_a_a3 = slaveregister_inst_ai_a6058 & slaveregister_inst_ai_a6033 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a13_a_a3);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a13_a_a3,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

rtl_a1327_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1327 = rtl_a9389 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a9389,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1327);

slaveregister_inst_areg_rdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a13_a_areg0 = DFFE(rtl_a488 # rtl_a1327 # slaveregister_inst_aMux_581_rtl_522_rtl_782_a1 & slaveregister_inst_ai_a6031, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_581_rtl_522_rtl_782_a1,
	datab => rtl_a488,
	datac => slaveregister_inst_ai_a6031,
	datad => rtl_a1327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a13_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 14,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a);

rtl_a506_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a506 = !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a506);

atwd1_adata_sig_a14_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a14_a_a4 = slaveregister_inst_ai_a6058 & slaveregister_inst_ai_a6033 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a14_a_a4);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a14_a_a4,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

atwd0_adata_sig_a14_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a14_a_a4 = slaveregister_inst_ai_a6058 & slaveregister_inst_ai_a6033 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a14_a_a4);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a14_a_a4,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

rtl_a1348_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1348 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1348);

rtl_a1354_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1354 = slaveregister_inst_ai_a6033 & rtl_a1348 & (ahb_slave_inst_areg_address_a19_a_areg0 # ahb_slave_inst_areg_address_a18_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6033,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a1348,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1354);

inst_flash_ADC_adata_sig_a14_a_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a14_a_a3 = slaveregister_inst_acommand_3_local_a0_a_a75 & ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a75,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a14_a_a3);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a14_a_a3,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

inst_com_ADC_RC_adata_sig_a14_a_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a14_a_a3 = slaveregister_inst_acommand_3_local_a0_a_a75 & !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a75,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a14_a_a3);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a14_a_a3,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

slaveregister_inst_acommand_1_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a14_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a14_a);

slaveregister_inst_aMux_312_rtl_476_rtl_728_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_476_rtl_728_a4 = slaveregister_inst_acommand_2_local_a14_a & (ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_acommand_1_local_a14_a) # !slaveregister_inst_acommand_2_local_a14_a & !ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_acommand_1_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a14_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_476_rtl_728_a4);

slaveregister_inst_acommand_3_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a14_a);

slaveregister_inst_aMux_312_rtl_476_rtl_728_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_476_rtl_728_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a14_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_312_rtl_476_rtl_728_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7250",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_312_rtl_476_rtl_728_a4,
	datad => slaveregister_inst_acommand_3_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_476_rtl_728_a9);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a14_a & !inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a14_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a14_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a14_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0);

rtl_a1337_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1337 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_amultiSPEcnt_a14_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4A40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => inst_hit_counter_amultiSPEcnt_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1337);

slaveregister_inst_acommand_0_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a14_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a14_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a14_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_aMux_312_rtl_476_rtl_727_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_476_rtl_727_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a14_a & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a14_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_476_rtl_727_a0);

slaveregister_inst_acom_ctrl_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a14_a);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a14_a & !inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_aMux_312_rtl_476_rtl_727_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_476_rtl_727_a1 = slaveregister_inst_aMux_312_rtl_476_rtl_727_a0 & (slaveregister_inst_acom_ctrl_local_a14_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_312_rtl_476_rtl_727_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_aoneSPEcnt_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_312_rtl_476_rtl_727_a0,
	datab => slaveregister_inst_acom_ctrl_local_a14_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_476_rtl_727_a1);

slaveregister_inst_aMux_312_rtl_476_rtl_726_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_476_rtl_726_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (rtl_a1337 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_312_rtl_476_rtl_727_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a1337,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_312_rtl_476_rtl_727_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_476_rtl_726_a0);

rtl_a133_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a133 = COINC_UP_B_acombout & !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_UP_B_acombout,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a133);

slaveregister_inst_aMux_312_rtl_476_rtl_726_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_476_rtl_726_a1 = slaveregister_inst_aMux_312_rtl_476_rtl_726_a0 & (rtl_a133 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_312_rtl_476_rtl_726_a0 & slaveregister_inst_aMux_312_rtl_476_rtl_728_a9 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_312_rtl_476_rtl_728_a9,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_312_rtl_476_rtl_726_a0,
	datad => rtl_a133,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_476_rtl_726_a1);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a46_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a46_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a46_a $ !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a45_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a46_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a46_a & !timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a45_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a46_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a45_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a46_a,
	cout => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a46_a_aCOUT);

rtl_a1338_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1338 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a14_a & (timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a46_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a14_a & ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a46_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a14_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a46_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1338);

rtl_a1343_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1343 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a127 & rtl_a1338 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_312_rtl_476_rtl_726_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a127,
	datac => slaveregister_inst_aMux_312_rtl_476_rtl_726_a1,
	datad => rtl_a1338,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1343);

slaveregister_inst_aMux_580_rtl_525_rtl_785_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_580_rtl_525_rtl_785_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 # rtl_a1343) # !ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1343,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_580_rtl_525_rtl_785_a0);

slaveregister_inst_aMux_580_rtl_525_rtl_785_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_580_rtl_525_rtl_785_a1 = slaveregister_inst_aMux_580_rtl_525_rtl_785_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a # !ahb_slave_inst_areg_address_a13_a_areg0) # !slaveregister_inst_aMux_580_rtl_525_rtl_785_a0 & inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a & ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datab => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_aMux_580_rtl_525_rtl_785_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_580_rtl_525_rtl_785_a1);

slaveregister_inst_areg_rdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a14_a_areg0 = DFFE(rtl_a506 # rtl_a1354 # slaveregister_inst_ai_a6031 & slaveregister_inst_aMux_580_rtl_525_rtl_785_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6031,
	datab => rtl_a506,
	datac => rtl_a1354,
	datad => slaveregister_inst_aMux_580_rtl_525_rtl_785_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a14_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 15,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a);

rtl_a524_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a524 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a & !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0202",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a524);

atwd1_adata_sig_a15_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a15_a_a5 = slaveregister_inst_ai_a6058 & slaveregister_inst_ai_a6033 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a15_a_a5);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a15_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

atwd0_adata_sig_a15_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a15_a_a5 = slaveregister_inst_ai_a6058 & slaveregister_inst_ai_a6033 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6058,
	datab => slaveregister_inst_ai_a6033,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a15_a_a5);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a15_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a11,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

rtl_a9748_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9748 = (ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a) & CASCADE(rtl_a9751)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	cascin => rtl_a9751,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9748);

inst_flash_ADC_adata_sig_a15_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a15_a_a4 = ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_acommand_3_local_a0_a_a75 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a0_a_a75,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a15_a_a4);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a15_a_a4,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a10,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

inst_com_ADC_RC_adata_sig_a15_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_com_ADC_RC_adata_sig_a15_a_a4 = slaveregister_inst_acommand_3_local_a0_a_a75 & ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a75,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_com_ADC_RC_adata_sig_a15_a_a4);

inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_com_ADC_RC_adata_sig_a15_a_a4,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	we => rtl_a9,
	re => VCC,
	waddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr,
	raddr => ww_inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_aMux_579_rtl_528_rtl_788_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_579_rtl_528_rtl_788_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => inst_com_ADC_RC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_579_rtl_528_rtl_788_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a15_a $ (inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ai_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ai_a0,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a15_a);

inst_hit_counter_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_381_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a15_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a15_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ff_ai_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_383_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0);

rtl_a1364_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1364 = ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_amultiSPEcnt_a15_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a15_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1364);

rtl_a135_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a135 = COINC_UP_BBAR_acombout & !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_UP_BBAR_acombout,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a135);

inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a15_a $ (inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ai_a17), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a15_a);

inst_hit_counter_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a10_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_380_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a10_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_aMux_311_rtl_479_rtl_735_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_479_rtl_735_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (inst_hit_counter_aoneSPEcnt_a15_a_areg0 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a15_a & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datac => inst_hit_counter_aoneSPEcnt_a15_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_479_rtl_735_a0);

slaveregister_inst_acom_ctrl_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a15_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a15_a = DFFE(!GLOBAL(inst_hit_counter_ff_areduce_nor_3) & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a15_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_amultiSPEcnt_a5_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_382_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_amultiSPEcnt_a5_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_aMux_311_rtl_479_rtl_735_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_479_rtl_735_a1 = slaveregister_inst_aMux_311_rtl_479_rtl_735_a0 & (slaveregister_inst_acom_ctrl_local_a15_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_311_rtl_479_rtl_735_a0 & inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_311_rtl_479_rtl_735_a0,
	datab => slaveregister_inst_acom_ctrl_local_a15_a,
	datac => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_479_rtl_735_a1);

slaveregister_inst_acommand_1_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a15_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a15_a);

slaveregister_inst_aMux_311_rtl_479_rtl_736_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_479_rtl_736_a4 = slaveregister_inst_acommand_2_local_a15_a & (ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_acommand_1_local_a15_a) # !slaveregister_inst_acommand_2_local_a15_a & !ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_acommand_1_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a15_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_479_rtl_736_a4);

slaveregister_inst_acommand_3_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a15_a);

slaveregister_inst_aMux_311_rtl_479_rtl_736_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_479_rtl_736_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a15_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_311_rtl_479_rtl_736_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_311_rtl_479_rtl_736_a4,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_479_rtl_736_a9);

slaveregister_inst_aMux_311_rtl_479_rtl_734_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_479_rtl_734_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_311_rtl_479_rtl_736_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_311_rtl_479_rtl_735_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_311_rtl_479_rtl_735_a1,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_311_rtl_479_rtl_736_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_479_rtl_734_a0);

slaveregister_inst_aMux_311_rtl_479_rtl_734_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_479_rtl_734_a1 = slaveregister_inst_aMux_311_rtl_479_rtl_734_a0 & (rtl_a135 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_311_rtl_479_rtl_734_a0 & rtl_a1364 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1364,
	datab => rtl_a135,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_311_rtl_479_rtl_734_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_479_rtl_734_a1);

timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a47_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a47_a = DFFE(timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a46_a_aCOUT $ timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a47_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a47_a,
	cin => timer_inst_asystime_cnt_rtl_378_awysi_counter_acounter_cell_a46_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a47_a);

rtl_a9391_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9391 = !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	cascout => rtl_a9391);

rtl_a9749_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a9749 = (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a47_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a15_a) & CASCADE(rtl_a9391)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a47_a,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a15_a,
	cascin => rtl_a9391,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a9749);

rtl_a1370_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1370 = rtl_a9749 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_311_rtl_479_rtl_734_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_311_rtl_479_rtl_734_a1,
	datad => rtl_a9749,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1370);

slaveregister_inst_aMux_579_rtl_528_rtl_788_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_579_rtl_528_rtl_788_a1 = slaveregister_inst_aMux_579_rtl_528_rtl_788_a0 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_579_rtl_528_rtl_788_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1370

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	datab => slaveregister_inst_aMux_579_rtl_528_rtl_788_a0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1370,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_579_rtl_528_rtl_788_a1);

slaveregister_inst_areg_rdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a15_a_areg0 = DFFE(rtl_a524 # rtl_a9748 # slaveregister_inst_ai_a6031 & slaveregister_inst_aMux_579_rtl_528_rtl_788_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a524,
	datab => rtl_a9748,
	datac => slaveregister_inst_ai_a6031,
	datad => slaveregister_inst_aMux_579_rtl_528_rtl_788_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a15_a_areg0);

slaveregister_inst_acommand_3_local_a0_a_a73_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a73 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a73);

slaveregister_inst_acommand_3_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a16_a);

slaveregister_inst_ai_a753_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a753 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a16_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a16_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a16_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a753);

slaveregister_inst_ai_a757_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a757 = !ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_ai_a753 # slaveregister_inst_acommand_3_local_a0_a_a73 & slaveregister_inst_acommand_3_local_a16_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a0_a_a73,
	datab => slaveregister_inst_acommand_3_local_a16_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_ai_a753,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a757);

slaveregister_inst_acommand_2_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a16_a);

slaveregister_inst_acom_ctrl_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a16_a);

slaveregister_inst_ai_a6037_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6037 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 $ ahb_slave_inst_areg_address_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3C00",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	cascout => slaveregister_inst_ai_a6037);

slaveregister_inst_ai_a6117_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6117 = (slaveregister_inst_acommand_2_local_a16_a & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_acom_ctrl_local_a16_a) # !slaveregister_inst_acommand_2_local_a16_a & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a16_a) & CASCADE(slaveregister_inst_ai_a6037)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a16_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a16_a,
	cascin => slaveregister_inst_ai_a6037,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6117);

slaveregister_inst_ai_a6038_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6038 = !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6038);

inst_flash_ADC_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adone_areg0 = DFFE(!inst_flash_ADC_ai_a0 & (inst_flash_ADC_ai_a2 & inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a9_a # !inst_flash_ADC_ai_a2 & inst_flash_ADC_adone_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2320",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_rtl_384_awysi_counter_asload_path_a9_a,
	datab => inst_flash_ADC_ai_a0,
	datac => inst_flash_ADC_ai_a2,
	datad => inst_flash_ADC_adone_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adone_areg0);

slaveregister_inst_ai_a6116_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6116 = (ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & inst_flash_ADC_adone_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a16_a & ahb_slave_inst_areg_address_a6_a_areg0) & CASCADE(slaveregister_inst_acommand_0_local_a30_a_a130)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2C20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a16_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_flash_ADC_adone_areg0,
	cascin => slaveregister_inst_acommand_0_local_a30_a_a130,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6116);

slaveregister_inst_ai_a429_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a429 = slaveregister_inst_ai_a6031 & !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0
-- slaveregister_inst_ai_a6118 = slaveregister_inst_ai_a6031 & !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6031,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a429,
	cascout => slaveregister_inst_ai_a6118);

slaveregister_inst_areg_rdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a16_a_areg0 = DFFE((slaveregister_inst_ai_a6116 # slaveregister_inst_ai_a6038 & (slaveregister_inst_ai_a757 # slaveregister_inst_ai_a6117)) & CASCADE(slaveregister_inst_ai_a6118), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a757,
	datab => slaveregister_inst_ai_a6117,
	datac => slaveregister_inst_ai_a6038,
	datad => slaveregister_inst_ai_a6116,
	cascin => slaveregister_inst_ai_a6118,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a16_a_areg0);

slaveregister_inst_acommand_2_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a17_a);

slaveregister_inst_acom_ctrl_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a17_a);

slaveregister_inst_aMux_309_rtl_389_rtl_539_a499_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 = !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 $ ahb_slave_inst_areg_address_a5_a_areg0)
-- slaveregister_inst_aMux_309_rtl_389_rtl_539_a515 = !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 $ ahb_slave_inst_areg_address_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0600",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	cascout => slaveregister_inst_aMux_309_rtl_389_rtl_539_a515);

slaveregister_inst_aMux_309_rtl_389_rtl_539_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_389_rtl_539_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a17_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a17_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a17_a,
	datad => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_389_rtl_539_a38);

slaveregister_inst_ai_a6028_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6028 = !ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a6031 & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a6031,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6028);

slaveregister_inst_aMux_309_rtl_389_rtl_539_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_389_rtl_539_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a17_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a17_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_389_rtl_539_a28);

slaveregister_inst_acommand_3_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a17_a);

slaveregister_inst_aMux_309_rtl_389_rtl_539_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_389_rtl_539_a12 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a17_a & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a17_a,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_389_rtl_539_a12);

slaveregister_inst_aMux_309_rtl_389_rtl_539_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_389_rtl_539_a43 = timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a17_a & ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a17_a,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_389_rtl_539_a43);

slaveregister_inst_aMux_309_rtl_389_rtl_539_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_389_rtl_539_a42 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_309_rtl_389_rtl_539_a28 # slaveregister_inst_aMux_309_rtl_389_rtl_539_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_309_rtl_389_rtl_539_a28,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_309_rtl_389_rtl_539_a12,
	datad => slaveregister_inst_aMux_309_rtl_389_rtl_539_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_389_rtl_539_a42);

slaveregister_inst_areg_rdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a17_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_309_rtl_389_rtl_539_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_309_rtl_389_rtl_539_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_309_rtl_389_rtl_539_a38,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_ai_a6028,
	datad => slaveregister_inst_aMux_309_rtl_389_rtl_539_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a17_a_areg0);

slaveregister_inst_acommand_2_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a18_a);

slaveregister_inst_acom_ctrl_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a18_a);

slaveregister_inst_aMux_308_rtl_392_rtl_544_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_308_rtl_392_rtl_544_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a18_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a18_a,
	datad => slaveregister_inst_acom_ctrl_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_308_rtl_392_rtl_544_a38);

slaveregister_inst_acommand_0_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a18_a);

slaveregister_inst_aMux_308_rtl_392_rtl_544_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_308_rtl_392_rtl_544_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a18_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5140",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a18_a,
	datad => slaveregister_inst_acommand_0_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_308_rtl_392_rtl_544_a28);

slaveregister_inst_acommand_3_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a18_a);

slaveregister_inst_aMux_308_rtl_392_rtl_544_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_308_rtl_392_rtl_544_a12 = slaveregister_inst_acommand_3_local_a18_a & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_3_local_a18_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_308_rtl_392_rtl_544_a12);

slaveregister_inst_aMux_308_rtl_392_rtl_544_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_308_rtl_392_rtl_544_a43 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_308_rtl_392_rtl_544_a43);

slaveregister_inst_aMux_308_rtl_392_rtl_544_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_308_rtl_392_rtl_544_a42 = slaveregister_inst_aMux_308_rtl_392_rtl_544_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_308_rtl_392_rtl_544_a28 # slaveregister_inst_aMux_308_rtl_392_rtl_544_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_308_rtl_392_rtl_544_a28,
	datab => slaveregister_inst_aMux_308_rtl_392_rtl_544_a12,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_308_rtl_392_rtl_544_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_308_rtl_392_rtl_544_a42);

slaveregister_inst_areg_rdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a18_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_308_rtl_392_rtl_544_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_308_rtl_392_rtl_544_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6028,
	datab => slaveregister_inst_aMux_308_rtl_392_rtl_544_a38,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_308_rtl_392_rtl_544_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a18_a_areg0);

slaveregister_inst_acommand_2_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a19_a);

slaveregister_inst_acom_ctrl_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a19_a);

slaveregister_inst_aMux_307_rtl_395_rtl_549_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_307_rtl_395_rtl_549_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a19_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a19_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	datad => slaveregister_inst_acom_ctrl_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_307_rtl_395_rtl_549_a38);

slaveregister_inst_acommand_0_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a19_a);

slaveregister_inst_aMux_307_rtl_395_rtl_549_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_307_rtl_395_rtl_549_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a19_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4540",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a19_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_307_rtl_395_rtl_549_a28);

slaveregister_inst_acommand_3_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a19_a);

slaveregister_inst_aMux_307_rtl_395_rtl_549_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_307_rtl_395_rtl_549_a12 = ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_307_rtl_395_rtl_549_a12);

slaveregister_inst_aMux_307_rtl_395_rtl_549_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_307_rtl_395_rtl_549_a43 = !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_307_rtl_395_rtl_549_a43);

slaveregister_inst_aMux_307_rtl_395_rtl_549_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_307_rtl_395_rtl_549_a42 = slaveregister_inst_aMux_307_rtl_395_rtl_549_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_307_rtl_395_rtl_549_a28 # slaveregister_inst_aMux_307_rtl_395_rtl_549_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_307_rtl_395_rtl_549_a28,
	datab => slaveregister_inst_aMux_307_rtl_395_rtl_549_a12,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_307_rtl_395_rtl_549_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_307_rtl_395_rtl_549_a42);

slaveregister_inst_areg_rdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a19_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_307_rtl_395_rtl_549_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_307_rtl_395_rtl_549_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6028,
	datab => slaveregister_inst_aMux_307_rtl_395_rtl_549_a38,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_307_rtl_395_rtl_549_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a19_a_areg0);

slaveregister_inst_acommand_2_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a20_a);

slaveregister_inst_acom_ctrl_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a20_a);

slaveregister_inst_aMux_306_rtl_398_rtl_554_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_306_rtl_398_rtl_554_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a20_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	datab => slaveregister_inst_acommand_2_local_a20_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_306_rtl_398_rtl_554_a38);

slaveregister_inst_acommand_3_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a20_a);

slaveregister_inst_aMux_306_rtl_398_rtl_554_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_306_rtl_398_rtl_554_a12 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_306_rtl_398_rtl_554_a12);

slaveregister_inst_acommand_1_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a20_a);

slaveregister_inst_acommand_0_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a20_a);

slaveregister_inst_aMux_306_rtl_398_rtl_554_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_306_rtl_398_rtl_554_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a20_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a20_a,
	datac => slaveregister_inst_acommand_0_local_a20_a,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_306_rtl_398_rtl_554_a28);

slaveregister_inst_aMux_306_rtl_398_rtl_554_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_306_rtl_398_rtl_554_a43 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_306_rtl_398_rtl_554_a43);

slaveregister_inst_aMux_306_rtl_398_rtl_554_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_306_rtl_398_rtl_554_a42 = slaveregister_inst_aMux_306_rtl_398_rtl_554_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_306_rtl_398_rtl_554_a12 # slaveregister_inst_aMux_306_rtl_398_rtl_554_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF54",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_306_rtl_398_rtl_554_a12,
	datac => slaveregister_inst_aMux_306_rtl_398_rtl_554_a28,
	datad => slaveregister_inst_aMux_306_rtl_398_rtl_554_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_306_rtl_398_rtl_554_a42);

slaveregister_inst_areg_rdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a20_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_306_rtl_398_rtl_554_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_306_rtl_398_rtl_554_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_306_rtl_398_rtl_554_a38,
	datab => slaveregister_inst_ai_a6028,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_306_rtl_398_rtl_554_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a20_a_areg0);

slaveregister_inst_acom_ctrl_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a21_a);

slaveregister_inst_acommand_2_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a21_a);

slaveregister_inst_aMux_305_rtl_401_rtl_559_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_305_rtl_401_rtl_559_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a21_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a21_a,
	datab => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	datac => slaveregister_inst_acommand_2_local_a21_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_305_rtl_401_rtl_559_a38);

slaveregister_inst_acommand_3_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a21_a);

slaveregister_inst_aMux_305_rtl_401_rtl_559_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_305_rtl_401_rtl_559_a12 = ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a21_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a21_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_305_rtl_401_rtl_559_a12);

slaveregister_inst_acommand_1_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a21_a);

slaveregister_inst_acommand_0_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a21_a);

slaveregister_inst_aMux_305_rtl_401_rtl_559_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_305_rtl_401_rtl_559_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a21_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a21_a,
	datac => slaveregister_inst_acommand_0_local_a21_a,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_305_rtl_401_rtl_559_a28);

slaveregister_inst_aMux_305_rtl_401_rtl_559_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_305_rtl_401_rtl_559_a43 = !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_305_rtl_401_rtl_559_a43);

slaveregister_inst_aMux_305_rtl_401_rtl_559_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_305_rtl_401_rtl_559_a42 = slaveregister_inst_aMux_305_rtl_401_rtl_559_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_305_rtl_401_rtl_559_a12 # slaveregister_inst_aMux_305_rtl_401_rtl_559_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_305_rtl_401_rtl_559_a12,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_305_rtl_401_rtl_559_a28,
	datad => slaveregister_inst_aMux_305_rtl_401_rtl_559_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_305_rtl_401_rtl_559_a42);

slaveregister_inst_areg_rdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a21_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_305_rtl_401_rtl_559_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_305_rtl_401_rtl_559_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_305_rtl_401_rtl_559_a38,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_ai_a6028,
	datad => slaveregister_inst_aMux_305_rtl_401_rtl_559_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a21_a_areg0);

slaveregister_inst_acom_ctrl_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a22_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a22_a);

slaveregister_inst_acommand_2_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a22_a);

slaveregister_inst_aMux_304_rtl_404_rtl_564_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_304_rtl_404_rtl_564_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a22_a # !ahb_slave_inst_areg_address_a3_a_areg0 & !slaveregister_inst_acom_ctrl_local_a22_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C404",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a22_a,
	datab => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_304_rtl_404_rtl_564_a38);

slaveregister_inst_acommand_3_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a22_a);

slaveregister_inst_aMux_304_rtl_404_rtl_564_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_304_rtl_404_rtl_564_a12 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_304_rtl_404_rtl_564_a12);

slaveregister_inst_acommand_0_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a22_a);

slaveregister_inst_acommand_1_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a22_a);

slaveregister_inst_aMux_304_rtl_404_rtl_564_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_304_rtl_404_rtl_564_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a22_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a22_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a22_a,
	datab => slaveregister_inst_acommand_1_local_a22_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_304_rtl_404_rtl_564_a28);

slaveregister_inst_aMux_304_rtl_404_rtl_564_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_304_rtl_404_rtl_564_a43 = !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_304_rtl_404_rtl_564_a43);

slaveregister_inst_aMux_304_rtl_404_rtl_564_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_304_rtl_404_rtl_564_a42 = slaveregister_inst_aMux_304_rtl_404_rtl_564_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_304_rtl_404_rtl_564_a12 # slaveregister_inst_aMux_304_rtl_404_rtl_564_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF54",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_304_rtl_404_rtl_564_a12,
	datac => slaveregister_inst_aMux_304_rtl_404_rtl_564_a28,
	datad => slaveregister_inst_aMux_304_rtl_404_rtl_564_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_304_rtl_404_rtl_564_a42);

slaveregister_inst_areg_rdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a22_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_304_rtl_404_rtl_564_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_304_rtl_404_rtl_564_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6028,
	datab => slaveregister_inst_aMux_304_rtl_404_rtl_564_a38,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_304_rtl_404_rtl_564_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a22_a_areg0);

slaveregister_inst_acommand_2_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a23_a);

slaveregister_inst_acom_ctrl_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a23_a);

slaveregister_inst_aMux_303_rtl_407_rtl_569_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_303_rtl_407_rtl_569_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a23_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	datab => slaveregister_inst_acommand_2_local_a23_a,
	datac => slaveregister_inst_acom_ctrl_local_a23_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_303_rtl_407_rtl_569_a38);

slaveregister_inst_acommand_1_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a23_a);

slaveregister_inst_acommand_0_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a23_a);

slaveregister_inst_aMux_303_rtl_407_rtl_569_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_303_rtl_407_rtl_569_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a23_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4540",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a23_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_303_rtl_407_rtl_569_a28);

slaveregister_inst_acommand_3_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a23_a);

slaveregister_inst_aMux_303_rtl_407_rtl_569_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_303_rtl_407_rtl_569_a12 = ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_303_rtl_407_rtl_569_a12);

slaveregister_inst_aMux_303_rtl_407_rtl_569_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_303_rtl_407_rtl_569_a43 = !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_303_rtl_407_rtl_569_a43);

slaveregister_inst_aMux_303_rtl_407_rtl_569_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_303_rtl_407_rtl_569_a42 = slaveregister_inst_aMux_303_rtl_407_rtl_569_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_303_rtl_407_rtl_569_a28 # slaveregister_inst_aMux_303_rtl_407_rtl_569_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_303_rtl_407_rtl_569_a28,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_303_rtl_407_rtl_569_a12,
	datad => slaveregister_inst_aMux_303_rtl_407_rtl_569_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_303_rtl_407_rtl_569_a42);

slaveregister_inst_areg_rdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a23_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_303_rtl_407_rtl_569_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_303_rtl_407_rtl_569_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_303_rtl_407_rtl_569_a38,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_ai_a6028,
	datad => slaveregister_inst_aMux_303_rtl_407_rtl_569_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a23_a_areg0);

FL_ATTN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_ATTN,
	combout => FL_ATTN_acombout);

slaveregister_inst_ai_a728_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a728 = slaveregister_inst_aMux_302_rtl_410_rtl_578_a8 & ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & FL_ATTN_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => FL_ATTN_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a728);

slaveregister_inst_ai_a6040_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6040 = !ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 $ !ahb_slave_inst_areg_address_a4_a_areg0)
-- slaveregister_inst_ai_a6120 = !ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 $ !ahb_slave_inst_areg_address_a4_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5005",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6040,
	cascout => slaveregister_inst_ai_a6120);

slaveregister_inst_acom_ctrl_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a24_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a24_a);

slaveregister_inst_ai_a723_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a723 = slaveregister_inst_ai_a6040 & (ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_acom_ctrl_local_a24_a # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "20E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a24_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_ai_a6040,
	datad => slaveregister_inst_acom_ctrl_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a723);

slaveregister_inst_aMux_317_rtl_461_rtl_688_a74_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_461_rtl_688_a74 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_461_rtl_688_a74);

slaveregister_inst_acommand_1_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a24_a);

slaveregister_inst_ai_a764_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a764 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a24_a # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4450",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a24_a,
	datac => slaveregister_inst_acommand_1_local_a24_a,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a764);

slaveregister_inst_acommand_3_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a24_a);

slaveregister_inst_ai_a768_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a768 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a764 # slaveregister_inst_aMux_317_rtl_461_rtl_688_a74 & slaveregister_inst_acommand_3_local_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C8C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_317_rtl_461_rtl_688_a74,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a764,
	datad => slaveregister_inst_acommand_3_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a768);

slaveregister_inst_ai_a727_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a727 = slaveregister_inst_ai_a728 # !ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a723 # slaveregister_inst_ai_a768)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFAE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a728,
	datab => slaveregister_inst_ai_a723,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a768,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a727);

slaveregister_inst_ai_a676_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a676 = slaveregister_inst_ai_a6032 & ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a126 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6032,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a_a126,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a676);

slaveregister_inst_areg_rdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a24_a_areg0 = DFFE(slaveregister_inst_ai_a429 & (slaveregister_inst_ai_a676 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a727), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a727,
	datac => slaveregister_inst_ai_a429,
	datad => slaveregister_inst_ai_a676,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a24_a_areg0);

slaveregister_inst_acommand_2_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a25_a);

slaveregister_inst_acom_ctrl_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a25_a);

slaveregister_inst_aMux_301_rtl_413_rtl_579_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_301_rtl_413_rtl_579_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a25_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a25_a,
	datab => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	datac => slaveregister_inst_acom_ctrl_local_a25_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_301_rtl_413_rtl_579_a38);

slaveregister_inst_acommand_0_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a25_a);

slaveregister_inst_acommand_1_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a25_a);

slaveregister_inst_aMux_301_rtl_413_rtl_579_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_301_rtl_413_rtl_579_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a25_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a25_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_301_rtl_413_rtl_579_a28);

slaveregister_inst_acommand_3_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a25_a);

slaveregister_inst_aMux_301_rtl_413_rtl_579_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_301_rtl_413_rtl_579_a12 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a25_a & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a25_a,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_301_rtl_413_rtl_579_a12);

slaveregister_inst_aMux_301_rtl_413_rtl_579_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_301_rtl_413_rtl_579_a43 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_301_rtl_413_rtl_579_a43);

slaveregister_inst_aMux_301_rtl_413_rtl_579_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_301_rtl_413_rtl_579_a42 = slaveregister_inst_aMux_301_rtl_413_rtl_579_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_301_rtl_413_rtl_579_a28 # slaveregister_inst_aMux_301_rtl_413_rtl_579_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF54",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_301_rtl_413_rtl_579_a28,
	datac => slaveregister_inst_aMux_301_rtl_413_rtl_579_a12,
	datad => slaveregister_inst_aMux_301_rtl_413_rtl_579_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_301_rtl_413_rtl_579_a42);

slaveregister_inst_areg_rdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a25_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_301_rtl_413_rtl_579_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_301_rtl_413_rtl_579_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_301_rtl_413_rtl_579_a38,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_ai_a6028,
	datad => slaveregister_inst_aMux_301_rtl_413_rtl_579_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a25_a_areg0);

slaveregister_inst_acom_ctrl_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a26_a);

slaveregister_inst_aMux_300_rtl_416_rtl_584_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_300_rtl_416_rtl_584_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a26_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a26_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a26_a,
	datab => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	datac => slaveregister_inst_acom_ctrl_local_a26_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_300_rtl_416_rtl_584_a38);

slaveregister_inst_acommand_1_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a26_a);

slaveregister_inst_aMux_300_rtl_416_rtl_584_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_300_rtl_416_rtl_584_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a26_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a26_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a26_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_300_rtl_416_rtl_584_a28);

slaveregister_inst_acommand_3_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a26_a);

slaveregister_inst_aMux_300_rtl_416_rtl_584_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_300_rtl_416_rtl_584_a12 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_300_rtl_416_rtl_584_a12);

slaveregister_inst_aMux_300_rtl_416_rtl_584_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_300_rtl_416_rtl_584_a43 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_300_rtl_416_rtl_584_a43);

slaveregister_inst_aMux_300_rtl_416_rtl_584_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_300_rtl_416_rtl_584_a42 = slaveregister_inst_aMux_300_rtl_416_rtl_584_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_300_rtl_416_rtl_584_a28 # slaveregister_inst_aMux_300_rtl_416_rtl_584_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_300_rtl_416_rtl_584_a28,
	datab => slaveregister_inst_aMux_300_rtl_416_rtl_584_a12,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_300_rtl_416_rtl_584_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_300_rtl_416_rtl_584_a42);

slaveregister_inst_areg_rdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a26_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_300_rtl_416_rtl_584_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_300_rtl_416_rtl_584_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_300_rtl_416_rtl_584_a38,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_ai_a6028,
	datad => slaveregister_inst_aMux_300_rtl_416_rtl_584_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a26_a_areg0);

slaveregister_inst_acom_ctrl_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a27_a);

slaveregister_inst_acommand_2_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a27_a);

slaveregister_inst_aMux_299_rtl_419_rtl_589_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_299_rtl_419_rtl_589_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a27_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a27_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a27_a,
	datad => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_299_rtl_419_rtl_589_a38);

slaveregister_inst_acommand_3_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a27_a);

slaveregister_inst_aMux_299_rtl_419_rtl_589_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_299_rtl_419_rtl_589_a12 = ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_299_rtl_419_rtl_589_a12);

slaveregister_inst_aMux_299_rtl_419_rtl_589_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_299_rtl_419_rtl_589_a43 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_299_rtl_419_rtl_589_a43);

slaveregister_inst_acommand_1_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a27_a);

slaveregister_inst_acommand_0_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a27_a);

slaveregister_inst_aMux_299_rtl_419_rtl_589_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_299_rtl_419_rtl_589_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a27_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a27_a,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a27_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_299_rtl_419_rtl_589_a28);

slaveregister_inst_aMux_299_rtl_419_rtl_589_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_299_rtl_419_rtl_589_a42 = slaveregister_inst_aMux_299_rtl_419_rtl_589_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_299_rtl_419_rtl_589_a12 # slaveregister_inst_aMux_299_rtl_419_rtl_589_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5F4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_299_rtl_419_rtl_589_a12,
	datac => slaveregister_inst_aMux_299_rtl_419_rtl_589_a43,
	datad => slaveregister_inst_aMux_299_rtl_419_rtl_589_a28,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_299_rtl_419_rtl_589_a42);

slaveregister_inst_areg_rdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a27_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_299_rtl_419_rtl_589_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_299_rtl_419_rtl_589_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_299_rtl_419_rtl_589_a38,
	datab => slaveregister_inst_ai_a6028,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_299_rtl_419_rtl_589_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a27_a_areg0);

FL_TDO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_TDO,
	combout => FL_TDO_acombout);

slaveregister_inst_ai_a745_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a745 = slaveregister_inst_aMux_302_rtl_410_rtl_578_a8 & ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & FL_TDO_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_302_rtl_410_rtl_578_a8,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => FL_TDO_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a745);

slaveregister_inst_acommand_1_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a28_a);

slaveregister_inst_ai_a775_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a775 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a28_a # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a28_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4450",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a28_a,
	datac => slaveregister_inst_acommand_1_local_a28_a,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a775);

slaveregister_inst_acommand_3_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a28_a);

slaveregister_inst_ai_a779_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a779 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a775 # slaveregister_inst_aMux_317_rtl_461_rtl_688_a74 & slaveregister_inst_acommand_3_local_a28_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_317_rtl_461_rtl_688_a74,
	datab => slaveregister_inst_ai_a775,
	datac => slaveregister_inst_acommand_3_local_a28_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a779);

slaveregister_inst_acom_ctrl_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a28_a);

slaveregister_inst_ai_a6115_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6115 = (slaveregister_inst_acommand_0_local_a28_a & (slaveregister_inst_acom_ctrl_local_a28_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_acommand_0_local_a28_a & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acom_ctrl_local_a28_a) & CASCADE(slaveregister_inst_ai_a6120)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a28_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a28_a,
	cascin => slaveregister_inst_ai_a6120,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6115);

slaveregister_inst_ai_a744_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a744 = slaveregister_inst_ai_a745 # !ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a779 # slaveregister_inst_ai_a6115)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDDC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a745,
	datac => slaveregister_inst_ai_a779,
	datad => slaveregister_inst_ai_a6115,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a744);

slaveregister_inst_ai_a694_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a694 = slaveregister_inst_ai_a6032 & ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a126 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6032,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a_a126,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a694);

slaveregister_inst_areg_rdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a28_a_areg0 = DFFE(slaveregister_inst_ai_a429 & (slaveregister_inst_ai_a694 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a744), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a744,
	datac => slaveregister_inst_ai_a429,
	datad => slaveregister_inst_ai_a694,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a28_a_areg0);

slaveregister_inst_acom_ctrl_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a29_a);

slaveregister_inst_aMux_297_rtl_425_rtl_599_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_297_rtl_425_rtl_599_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a29_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a29_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a29_a,
	datad => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_297_rtl_425_rtl_599_a38);

slaveregister_inst_acommand_0_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a29_a);

slaveregister_inst_acommand_1_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a29_a);

slaveregister_inst_aMux_297_rtl_425_rtl_599_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_297_rtl_425_rtl_599_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a29_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a29_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_297_rtl_425_rtl_599_a28);

slaveregister_inst_acommand_3_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a29_a);

slaveregister_inst_aMux_297_rtl_425_rtl_599_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_297_rtl_425_rtl_599_a12 = ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a29_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a29_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_297_rtl_425_rtl_599_a12);

slaveregister_inst_aMux_297_rtl_425_rtl_599_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_297_rtl_425_rtl_599_a43 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_297_rtl_425_rtl_599_a43);

slaveregister_inst_aMux_297_rtl_425_rtl_599_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_297_rtl_425_rtl_599_a42 = slaveregister_inst_aMux_297_rtl_425_rtl_599_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_297_rtl_425_rtl_599_a28 # slaveregister_inst_aMux_297_rtl_425_rtl_599_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_297_rtl_425_rtl_599_a28,
	datab => slaveregister_inst_aMux_297_rtl_425_rtl_599_a12,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_297_rtl_425_rtl_599_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_297_rtl_425_rtl_599_a42);

slaveregister_inst_areg_rdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a29_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_297_rtl_425_rtl_599_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_297_rtl_425_rtl_599_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_297_rtl_425_rtl_599_a38,
	datab => slaveregister_inst_ai_a6028,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_297_rtl_425_rtl_599_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a29_a_areg0);

slaveregister_inst_acom_ctrl_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a30_a);

slaveregister_inst_aMux_296_rtl_428_rtl_604_a38_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_296_rtl_428_rtl_604_a38 = slaveregister_inst_aMux_309_rtl_389_rtl_539_a499 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a30_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a30_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a30_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_309_rtl_389_rtl_539_a499,
	datad => slaveregister_inst_acom_ctrl_local_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_296_rtl_428_rtl_604_a38);

slaveregister_inst_acommand_3_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a30_a);

slaveregister_inst_aMux_296_rtl_428_rtl_604_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_296_rtl_428_rtl_604_a12 = ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a30_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a30_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_296_rtl_428_rtl_604_a12);

slaveregister_inst_acommand_1_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a30_a);

slaveregister_inst_aMux_296_rtl_428_rtl_604_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_296_rtl_428_rtl_604_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a30_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a30_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a30_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_296_rtl_428_rtl_604_a28);

slaveregister_inst_aMux_296_rtl_428_rtl_604_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_296_rtl_428_rtl_604_a43 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_296_rtl_428_rtl_604_a43);

slaveregister_inst_aMux_296_rtl_428_rtl_604_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_296_rtl_428_rtl_604_a42 = slaveregister_inst_aMux_296_rtl_428_rtl_604_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_296_rtl_428_rtl_604_a12 # slaveregister_inst_aMux_296_rtl_428_rtl_604_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_296_rtl_428_rtl_604_a12,
	datab => slaveregister_inst_aMux_296_rtl_428_rtl_604_a28,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_296_rtl_428_rtl_604_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_296_rtl_428_rtl_604_a42);

slaveregister_inst_areg_rdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a30_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_296_rtl_428_rtl_604_a38 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_296_rtl_428_rtl_604_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_296_rtl_428_rtl_604_a38,
	datac => slaveregister_inst_ai_a6028,
	datad => slaveregister_inst_aMux_296_rtl_428_rtl_604_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a30_a_areg0);

slaveregister_inst_acom_ctrl_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a31_a);

slaveregister_inst_aMux_295_rtl_431_rtl_609_a500_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_295_rtl_431_rtl_609_a500 = (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a31_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a31_a) & CASCADE(slaveregister_inst_aMux_309_rtl_389_rtl_539_a515)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a31_a,
	datad => slaveregister_inst_acom_ctrl_local_a31_a,
	cascin => slaveregister_inst_aMux_309_rtl_389_rtl_539_a515,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_295_rtl_431_rtl_609_a500);

slaveregister_inst_acommand_3_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a116,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a31_a);

slaveregister_inst_aMux_295_rtl_431_rtl_609_a12_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_295_rtl_431_rtl_609_a12 = slaveregister_inst_acommand_3_local_a31_a & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_3_local_a31_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_295_rtl_431_rtl_609_a12);

slaveregister_inst_acommand_0_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a31_a);

slaveregister_inst_acommand_1_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a11_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a11_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a31_a);

slaveregister_inst_aMux_295_rtl_431_rtl_609_a28_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_295_rtl_431_rtl_609_a28 = !ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a31_a # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a31_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_295_rtl_431_rtl_609_a28);

slaveregister_inst_aMux_295_rtl_431_rtl_609_a43_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_295_rtl_431_rtl_609_a43 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_378_awysi_counter_asload_path_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_295_rtl_431_rtl_609_a43);

slaveregister_inst_aMux_295_rtl_431_rtl_609_a42_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_295_rtl_431_rtl_609_a42 = slaveregister_inst_aMux_295_rtl_431_rtl_609_a43 # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_295_rtl_431_rtl_609_a12 # slaveregister_inst_aMux_295_rtl_431_rtl_609_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_295_rtl_431_rtl_609_a12,
	datab => slaveregister_inst_aMux_295_rtl_431_rtl_609_a28,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_295_rtl_431_rtl_609_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_295_rtl_431_rtl_609_a42);

slaveregister_inst_areg_rdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a31_a_areg0 = DFFE(slaveregister_inst_ai_a6028 & (slaveregister_inst_aMux_295_rtl_431_rtl_609_a500 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_295_rtl_431_rtl_609_a42), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_295_rtl_431_rtl_609_a500,
	datab => slaveregister_inst_ai_a6028,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_295_rtl_431_rtl_609_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a31_a_areg0);

ahb_slave_inst_aSelect_548_rtl_71_rtl_290_a7_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_548_rtl_71_rtl_290_a7 = ahb_slave_inst_amasterhresp_a0_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => ahb_slave_inst_amasterhresp_a0_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_548_rtl_71_rtl_290_a7);

ahb_slave_inst_amasterhresp_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhresp_a0_a_areg0 = DFFE(ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_aSelect_541_rtl_43_rtl_289_a38 & (ahb_slave_inst_aSelect_548_rtl_71_rtl_290_a7 # !ahb_slave_inst_ai_a1044), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_541_rtl_43_rtl_289_a38,
	datab => ahb_slave_inst_aSelect_548_rtl_71_rtl_290_a7,
	datac => ahb_slave_inst_aslave_state_a11,
	datad => ahb_slave_inst_ai_a1044,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhresp_a0_a_areg0);

stripe_inst_alpm_instance_alcell_hresp0_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp0 = !ahb_slave_inst_amasterhresp_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => ahb_slave_inst_amasterhresp_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp0);

stripe_inst_alpm_instance_alcell_hresp1_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp1 = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp1);

COM_TX_SLEEP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_com_DAC_TX_inst_aCOM_TX_SLEEP_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_TX_SLEEP);

FE_TEST_PULSE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_TX_SLEEP_areg0,
	oe => NOT_inst_fe_testpulse_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_TEST_PULSE);

COM_DB_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(13));

COM_DB_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(12));

COM_DB_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(11));

COM_DB_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(10));

COM_DB_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(9));

COM_DB_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(8));

COM_DB_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(7));

COM_DB_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => com_DAC_TX_inst_aCOM_DB_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(6));

HDV_RxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_rs486_aHDV_RxENA_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_RxENA);

HDV_TxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_rs486_aHDV_TxENA_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_TxENA);

HDV_IN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_rs486_aHDV_IN_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_IN);

OutputEnable_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_0);

CounterClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_0);

ShiftClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_0);

RampSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_0);

ChannelSelect_0_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(1));

ChannelSelect_0_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(0));

ReadWrite_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_0);

AnalogReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_0);

DigitalReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_0);

DigitalSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_0);

OutputEnable_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_1);

CounterClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_1);

ShiftClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_1);

RampSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_1);

ChannelSelect_1_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(1));

ChannelSelect_1_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(0));

ReadWrite_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_1);

AnalogReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_1);

DigitalReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_1);

DigitalSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_1);

MultiSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aMultiSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_MultiSPE_nl);

OneSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aOneSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OneSPE_nl);

FE_PULSER_P_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(3));

FE_PULSER_P_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(2));

FE_PULSER_P_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(0));

FE_PULSER_N_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(0));

FE_PULSER_N_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(1));

FE_PULSER_N_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(2));

FE_PULSER_N_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(3));

FE_PULSER_P_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(1));

R2BUS_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(6));

R2BUS_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(5));

R2BUS_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(4));

R2BUS_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(3));

R2BUS_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(2));

R2BUS_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(1));

R2BUS_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(0));

SingleLED_TRIGGER_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_single_led_aSingleLED_TRIGGER_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SingleLED_TRIGGER);

COINCIDENCE_OUT_DOWN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0,
	oe => inst_coinc_ai_a193,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_DOWN);

COINC_DOWN_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_ALATCH);

COINC_DOWN_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_BLATCH);

COINCIDENCE_OUT_UP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_UP_areg0,
	oe => inst_coinc_ai_a194,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_UP);

COINC_UP_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_ALATCH);

COINC_UP_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_BLATCH);

FL_Trigger_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger);

FL_Trigger_bar_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_slaveregister_inst_acommand_2_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger_bar);

FL_PRE_TRIG_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_PRE_TRIG);

FL_TMS_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a28_a,
	oe => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FL_TMS);

FL_TCK_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a29_a,
	oe => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FL_TCK);

FL_TDI_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a30_a,
	oe => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FL_TDI);

PGM_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => PGM_rtl_372_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(10));

PGM_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_373_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(9));

PGM_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_373_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(8));

PGM_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_B_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(7));

PGM_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_BBAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(6));

PGM_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_ABAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(5));

PGM_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_UP_A_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(4));

PGM_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_B_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(3));

PGM_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_BBAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(2));

PGM_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_A_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(1));

PGM_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => COINC_DOWN_ABAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(0));

CLKLK_OUT2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_pll2x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CLKLK_OUT2p);

stripe_inst_alpm_instance_acore_auartdtrn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTDTRN);

stripe_inst_alpm_instance_acore_auartrtsn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTRTSN);

stripe_inst_alpm_instance_acore_auarttxd_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTTXD);

stripe_inst_alpm_instance_acore_aebibe_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(0));

stripe_inst_alpm_instance_acore_aebibe_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(0));

stripe_inst_alpm_instance_acore_aebicsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(2));

stripe_inst_alpm_instance_acore_aebicsn_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(0));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(1));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(2));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(4));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(5));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(6));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(7));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(8));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(9));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(10));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(11));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(12));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(13));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(14));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR15,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(15));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR16,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(16));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR17,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(17));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR18,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(18));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR19,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(19));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR20,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(20));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR21,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(21));

stripe_inst_alpm_instance_acore_aebiclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICLK);

stripe_inst_alpm_instance_acore_aebioen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIOEN);

stripe_inst_alpm_instance_acore_aebiwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIWEN);

stripe_inst_alpm_instance_acore_asdramaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(0));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(1));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(2));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(3));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(4));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(5));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(6));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(7));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(8));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(9));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(10));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(11));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(12));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(13));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(14));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(0));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(0));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(2));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(3));

stripe_inst_alpm_instance_acore_asdramrasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMRASN);

stripe_inst_alpm_instance_acore_asdramcasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCASN);

stripe_inst_alpm_instance_acore_asdramwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMWEN);

stripe_inst_alpm_instance_acore_asdramclkn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKN);

stripe_inst_alpm_instance_acore_asdramclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLK);

stripe_inst_alpm_instance_acore_aebiaddr_pout_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR22,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(22));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR23,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(23));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR24,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(24));

stripe_inst_alpm_instance_acore_asdramclke_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKE);

CLK3p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK3p);

CLK4p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK4p);

HDV_Rx_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_HDV_Rx);

FLASH_AD_STBY_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FLASH_AD_STBY);

ATWD0VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD0VDD_SUP);

ATWD1VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD1VDD_SUP);

PDL_FPGA_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(7));

PDL_FPGA_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(6));

PDL_FPGA_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(5));

PDL_FPGA_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(4));

PDL_FPGA_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(3));

PDL_FPGA_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(2));

PDL_FPGA_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(1));

PDL_FPGA_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(0));

PGM_a15_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(15));

PGM_a14_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(14));

PGM_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(13));

PGM_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(12));

PGM_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_PGM(11));
END structure;


