<profile>

<section name = "Vitis HLS Report for 'next_instr'" level="0">
<item name = "Date">Mon Apr 22 17:21:40 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">risc-v</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.454 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 10.000 ns, 10.000 ns, 2, 2, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 329, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 14, -</column>
<column name="Register">-, -, 36, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cpu_pc_o">+, 0, 0, 23, 16, 16</column>
<column name="and_ln23_1_fu_193_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln23_2_fu_213_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln23_3_fu_239_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln23_fu_173_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln23_1_fu_187_p2">icmp, 0, 0, 15, 8, 1</column>
<column name="icmp_ln23_2_fu_207_p2">icmp, 0, 0, 15, 8, 3</column>
<column name="icmp_ln23_3_fu_227_p2">icmp, 0, 0, 15, 8, 3</column>
<column name="icmp_ln23_fu_167_p2">icmp, 0, 0, 15, 8, 1</column>
<column name="icmp_ln25_fu_123_p2">icmp, 0, 0, 71, 64, 1</column>
<column name="icmp_ln37_fu_161_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="incr_1_fu_243_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln23_1_fu_199_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln23_2_fu_219_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln23_fu_179_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln25_fu_129_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln29_fu_137_p3">select, 0, 0, 16, 1, 3</column>
<column name="select_ln33_fu_153_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln37_fu_233_p3">select, 0, 0, 16, 1, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="icmp_ln23_3_reg_277">1, 0, 1, 0</column>
<column name="icmp_ln37_reg_267">1, 0, 1, 0</column>
<column name="select_ln23_2_reg_272">16, 0, 16, 0</column>
<column name="trunc_ln19_reg_262">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, next_instr, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, next_instr, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, next_instr, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, next_instr, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, next_instr, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, next_instr, return value</column>
<column name="cpu_registers_address0">out, 5, ap_memory, cpu_registers, array</column>
<column name="cpu_registers_ce0">out, 1, ap_memory, cpu_registers, array</column>
<column name="cpu_registers_we0">out, 1, ap_memory, cpu_registers, array</column>
<column name="cpu_registers_d0">out, 64, ap_memory, cpu_registers, array</column>
<column name="cpu_registers_q0">in, 64, ap_memory, cpu_registers, array</column>
<column name="cpu_registers_address1">out, 5, ap_memory, cpu_registers, array</column>
<column name="cpu_registers_ce1">out, 1, ap_memory, cpu_registers, array</column>
<column name="cpu_registers_we1">out, 1, ap_memory, cpu_registers, array</column>
<column name="cpu_registers_d1">out, 64, ap_memory, cpu_registers, array</column>
<column name="cpu_registers_q1">in, 64, ap_memory, cpu_registers, array</column>
<column name="cpu_memWrite">in, 1, ap_none, cpu_memWrite, pointer</column>
<column name="cpu_regWrite">in, 1, ap_none, cpu_regWrite, pointer</column>
<column name="cpu_branch">in, 1, ap_none, cpu_branch, pointer</column>
<column name="cpu_memToReg">in, 1, ap_none, cpu_memToReg, pointer</column>
<column name="cpu_memRead">in, 1, ap_none, cpu_memRead, pointer</column>
<column name="cpu_ALUSrc">in, 1, ap_none, cpu_ALUSrc, pointer</column>
<column name="cpu_ALUOp_address0">out, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_ALUOp_ce0">out, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_ALUOp_we0">out, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_ALUOp_d0">out, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_ALUOp_q0">in, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_ALUOp_address1">out, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_ALUOp_ce1">out, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_ALUOp_we1">out, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_ALUOp_d1">out, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_ALUOp_q1">in, 1, ap_memory, cpu_ALUOp, array</column>
<column name="cpu_branch_op">in, 8, ap_none, cpu_branch_op, pointer</column>
<column name="cpu_instr">in, 32, ap_none, cpu_instr, pointer</column>
<column name="cpu_immediate">in, 64, ap_none, cpu_immediate, pointer</column>
<column name="cpu_instr_in">in, 32, ap_none, cpu_instr_in, pointer</column>
<column name="cpu_ALU_signal">in, 8, ap_none, cpu_ALU_signal, pointer</column>
<column name="cpu_ALU_result">in, 64, ap_none, cpu_ALU_result, pointer</column>
<column name="cpu_pc_i">in, 16, ap_ovld, cpu_pc, pointer</column>
<column name="cpu_pc_o">out, 16, ap_ovld, cpu_pc, pointer</column>
<column name="cpu_pc_o_ap_vld">out, 1, ap_ovld, cpu_pc, pointer</column>
<column name="sub_res">in, 64, ap_none, sub_res, scalar</column>
</table>
</item>
</section>
</profile>
