{
    "srcs": [
        "third_party/vexriscv-verilog/VexRiscv.v",
        "src/vexriscv/vexriscv-verilog_wrap.v"
    ],
    "top": "top",
    "name": "vexriscv",
    "clocks": {
        "clk": 10.0
    },
    "toolchains": {
        "vivado": {
            "arty": ["arty.xdc"],
            "basys3": ["basys3.xdc"],
            "zybo": ["zybo.xdc"]
        },
        "vivado-yosys": {
            "arty": ["arty.xdc"],
            "basys3": ["basys3.xdc"],
            "zybo": ["zybo.xdc"]
        },
        "vpr": {
            "arty": ["arty.xdc"],
            "basys3": ["basys3.xdc"],
            "zybo": ["zybo.xdc"]
        },
        "vpr-fasm2bels": {
            "arty": ["arty.xdc"],
            "basys3": ["basys3.xdc"],
            "zybo": ["zybo.xdc"]
        }
	},
    "vendors": ["xilinx"]
}
