<root><simulation><result_generated_time />2023-05-24 01:03:03<layer><layer_spec />{'B': 1, 'K': 512, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 65536, 'I': 100352, 'O': 401408}<total_data_reuse />{'W': 784, 'I': 512.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [16, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 16)]], [], []]<I />[[[('K', 8)], []], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 2), ('K', 4), ('OX', 4), ('OY', 28)], [('C', 4), ('K', 16)], []]<I />[[('OX', 7), ('C', 2), ('K', 4), ('OX', 4)], [('OY', 28), ('C', 4), ('K', 16)], []]<O />[[('OX', 7), ('C', 2)], [('K', 4), ('OX', 4), ('OY', 28), ('C', 4), ('K', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 784, 1, 1], 'I': [8.0, 4.0, 16.0, 1.0], 'O': [16.0, 2, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 524288, 524288], 'I': [448, 802816, 802816], 'O': [56, 3211264, 3211264], 'O_partial': [56, 3211264, 0], 'O_final': [0, 0, 3211264]}<actual_mem_utilization_individual />{'W': [0.12, 0.06, 0.0], 'I': [0.88, 0.1, 0.0], 'O': [0.11, 0.38, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.54, 0.0], 'I': [0.88, 0.54, 0.0], 'O': [0.11, 0.54, 0.0]}<effective_mem_size_bit />{'W': [64, 131072, 524288], 'I': [448, 802816, 802816], 'O': [56, 200704, 3211264], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 3211264]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 16, 1, 1], 'O': [128, 8, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [16, 16, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7340032, 65536], [65536, 65536], [65536, 0]]<I />[[6422528, 1605632], [1605632, 100352], [100352, 0]]<O />[[(2809856, 3211264), (1605632, 1204224)], [(1204224, 1605632), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(2809856, 3211264), (1605632, 1204224)], [(1204224, 1605632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[917504, 8192], [4096, 4096], [256, 0]]<I />[[802816, 200704], [100352, 6272], [392, 0]]<O />[[(351232, 401408), (200704, 150528)], [(75264, 100352), (25088, 0)], [(0, 1568), (0, 0)]]<O_partial />[([351232, 401408], [200704, 150528]), ([75264, 100352], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [25088, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />0</mac_count></basic_info><energy><total_energy />112329123.9<mem_energy_breakdown><W />[311.3, 202.9, 341.0]<I />[342.9, 2786.9, 522.1]<O />[386.7, 4972.1, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />0.0<total />112317169.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9747<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9747<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />411832<latency_cycle_without_data_loading />401408<ideal_computing_cycle />401408<data_loading><load_cycle_total />10424<load_cycle_individual />{'W': [64, 4096, 0], 'I': [56, 6272, 0]}<load_cycle_combined />{'W': 4096, 'I': 6272}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-401407], [-395073, -391104], [-401408, -401408]], 'I': [[-401407], [-388647, -300888], [-401408, -401408]], 'O': [[-401408], [-372736, -286720], [-376320, -399840]]}<mem_stall_cycle_shared />{'W': [[-401407], [-395073, 0], [0, 0]], 'I': [[-401407], [-388647, 0], [0, 0]], 'O': [[-401408], [-372736, -286720], [-376320, -399840]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 524288, 524288], 'I': [448, 802816, 802816], 'O': [56, 3211264, 3211264], 'O_partial': [56, 3211264, 0], 'O_final': [0, 0, 3211264]}<data_size_each_level_total />{'W': [8192, 524288, 524288], 'I': [7168, 802816, 802816], 'O': [448, 3211264, 3211264]}<loop_cycles_each_level />{'W': [6272, 401408, 401408], 'I': [224, 401408, 401408], 'O': [14, 401408, 401408]}<top_ir_loop_size />{'W': [112, 1, 1], 'I': [1, 16, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [1.3, 1.3], [1.3, 1.3]], 'I': [[8.0, 2.0], [32.0, 2.0], [2.0, 2.0]], 'O': [[8.0, 4.0], [32.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 1.3], [1.3, 1.3]], 'I': [[8.0, 2.0], [32.0, 32.0], [32.0, 2.0]], 'O': [[8.0, 8.0], [64.0, 8.0], [8.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [1.3, 1.3], [1.3, 0]], 'I': [[8.0, 2.0], [32.0, 2.0], [2.0, 0]], 'O': [[8.0, 4.0], [32.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [73.3, 35.3], [3.3, 8.0]], 'I': [[8.0, 2.0], [73.3, 35.3], [3.3, 8.0]], 'O': [[8.0, 4.0], [73.3, 35.3], [3.3, 8.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 401408], [6272, 6272, 64], [401408, 401408, 1]], 'I': [[1, 1, 401408], [224, 224, 1792], [401408, 401408, 1]], 'O': [[1, 1, 401408], [14, 14, 28672], [401408, 401408, 1]]}<trans_time_real />{'W': [[0, 1, 401408], [[1, 6272, 64], [64, 6272, 64]], [[4096, 401408, 1], [256, 401408, 1]]], 'I': [[0, 1, 401408], [[7, 224, 1792], [56, 224, 1792]], [[6272, 401408, 1], [392, 401408, 1]]], 'O': [[0, 1, 401408], [[1, 14, 28672], [4, 14, 28672]], [[25088, 401408, 1], [1568, 401408, 1]]]}<single_stall_cycle />{'W': [[-1], [-6271, -6208], [-397312, -401152]], 'I': [[-1], [-217, -168], [-395136, -401016]], 'O': [[-1], [-13, -10], [-376320, -399840]]}<single_stall_count />{'W': [401407, 63, 0], 'I': [401407, 1791, 0], 'O': [401408, 28672, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4032, 0], 'I': [100296, 0], 'O': [114688, 25088]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [25088, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-182392, -401408], [-286720, -376320]], 1: [[-401408, -401408], [-376320, -401408]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />6</simulation></root>