# do {C:\Users\Lucca\Desktop\Elementos\Z01---Grupo-H-master\Projetos\tools\scripts/../Z01-Simulator-rtl/do/sim.do}
# 1
# 1
# 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:30 on Apr 13,2018
# vcom -reportprogress 300 -work work ./Modulos/dispositivos/RAM_fpga/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 11:27:31 on Apr 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:31 on Apr 13,2018
# vcom -reportprogress 300 -work work ./Modulos/dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 11:27:31 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:31 on Apr 13,2018
# vcom -reportprogress 300 -work work ./Modulos/dispositivos/PLL/PLL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PLL
# -- Compiling architecture rtl of PLL
# End time: 11:27:31 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:31 on Apr 13,2018
# vcom -reportprogress 300 -work work ./Modulos/dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 11:27:31 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 11:27:31 on Apr 13,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# ** Error: (vsim-3173) Entity 'C:/Users/Lucca/Desktop/Elementos/Z01---Grupo-H-master/Projetos/tools/Z01-Simulator-rtl/design_library.register16' has no architecture.
# Load interrupted
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO C:\Users\Lucca\Desktop\Elementos\Z01---Grupo-H-master\Projetos\tools\scripts\..\Z01-Simulator-rtl\do\sim.do PAUSED at line 27
# End time: 11:34:58 on Apr 13,2018, Elapsed time: 0:07:27
# Errors: 1, Warnings: 0
