;redcode
;assert 1
	SPL 0, -402
	CMP -207, <-110
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <-2
	SUB @121, 103
	DJN @959, @1
	DJN @959, @1
	DJN @959, @1
	SUB @-101, -109
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	ADD 210, 30
	SUB #0, 640
	SUB -207, <-110
	SUB #-127, 100
	JMP 29, #13
	JMP 29, #13
	SUB @124, 106
	SUB 800, 90
	SUB #0, 640
	SUB 800, 90
	ADD 210, 30
	SUB <0, @2
	SUB #-127, 100
	SUB <0, @2
	SPL -701, -520
	SLT 130, 9
	SUB #12, @7
	SUB #12, @7
	SUB #-127, 100
	ADD 380, 9
	ADD 380, 9
	ADD 380, 9
	DJN @959, @1
	ADD -210, 60
	ADD #10, @90
	SPL -701, -520
	SUB <0, @2
	SUB #0, 640
	SPL 0, -402
	SLT 29, <-13
	CMP -207, <-110
	MOV -1, <-20
	SLT 29, <-13
	SLT 29, <-13
	MOV -1, <-20
	MOV -1, <-20
	SUB #0, 640
	SUB #0, 640
