# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:24 on Oct 07,2019
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 17:45:24 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:24 on Oct 07,2019
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 17:45:24 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:24 on Oct 07,2019
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:45:24 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:24 on Oct 07,2019
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:45:24 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:25 on Oct 07,2019
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:45:25 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:25 on Oct 07,2019
# vlog -reportprogress 300 ./de2_4.sv 
# -- Compiling module de2_4
# -- Compiling module de2_4_testbench
# 
# Top level modules:
# 	de2_4_testbench
# End time: 17:45:25 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work de2_4_testbench 
# Start time: 17:45:25 on Oct 07,2019
# Loading sv_std.std
# Loading work.de2_4_testbench
# Loading work.de2_4
# Paste insertion failed: sim:/de2_4_testbench: (vish-4014) No objects found matching '/de2_4_testbench'.
# ** Error: Cannot open macro file: de2_4_wave.do
# Error in macro ./runlab.do line 22
# Cannot open macro file: de2_4_wave.do
#     while executing
# "do de2_4_wave.do"
run -all
# End time: 17:47:00 on Oct 07,2019, Elapsed time: 0:01:35
# Errors: 4, Warnings: 0
