Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sun Jan  3 19:05:43 2021
| Host              : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file tpu_transmit_timing_summary_routed.rpt -pb tpu_transmit_timing_summary_routed.pb -rpx tpu_transmit_timing_summary_routed.rpx -warn_on_violation
| Design            : tpu_transmit
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (291)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (291)
---------------------------------
 There are 288 ports with no output delay specified. (HIGH)

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.216       -8.369                    141               146411        0.029        0.000                      0               146411        0.000        0.000                       0                 57890  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
CLK_125MHZ_P                   {0.000 4.000}        8.000           125.000         
  clk_out1_tpu_transmit_clock  {0.000 2.000}        4.000           250.000         
  clkfbout_tpu_transmit_clock  {0.000 4.000}        8.000           125.000         
sys_clk                        {0.000 5.000}        10.000          100.000         
  txoutclk_out[0]              {0.000 2.000}        4.000           250.000         
    mcap_clk                   {0.000 4.000}        8.000           125.000         
    pcie_user_clk              {0.000 8.000}        16.000          62.500          
    pipe_clk                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_P                                                                                                                                                                     1.600        0.000                       0                     1  
  clk_out1_tpu_transmit_clock       -0.073       -1.724                     76               108259        0.029        0.000                      0               108259        1.020        0.000                       0                 44356  
  clkfbout_tpu_transmit_clock                                                                                                                                                    6.621        0.000                       0                     3  
sys_clk                              8.832        0.000                      0                   64        0.051        0.000                      0                   64        3.200        0.000                       0                    75  
  txoutclk_out[0]                    2.018        0.000                      0                 1172        0.031        0.000                      0                 1172        0.122        0.000                       0                    37  
    mcap_clk                                                                                                                                                                     0.000        0.000                       0                     1  
    pcie_user_clk                    9.672        0.000                      0                36531        0.030        0.000                      0                36531        0.124        0.000                       0                 13264  
    pipe_clk                         5.107        0.000                      0                  309        0.033        0.000                      0                  309        0.157        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pcie_user_clk                clk_out1_tpu_transmit_clock       -0.216       -6.644                     65                   65        1.584        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pcie_user_clk      pcie_user_clk           13.949        0.000                      0                   51        0.193        0.000                      0                   51  
**async_default**  sys_clk            sys_clk                  8.867        0.000                      0                   25        0.223        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_P
  To Clock:  CLK_125MHZ_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_P
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tpu_transmit_clock
  To Clock:  clk_out1_tpu_transmit_clock

Setup :           76  Failing Endpoints,  Worst Slack       -0.073ns,  Total Violation       -1.724ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 2.035ns (51.015%)  route 1.954ns (48.985%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 3.099 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 0.752ns, distribution 1.746ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.691ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.498    -0.552    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/clk_out1
    SLICE_X15Y103        FDSE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.439 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_cnt_reg[0]/Q
                         net (fo=103, routed)         0.378    -0.061    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg_64_127_0_6/ADDRB0
    SLICE_X15Y104        RAMD64E (Prop_B6LUT_SLICEM_RADR0_O)
                                                      0.191     0.130 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg_64_127_0_6/RAMB/O
                         net (fo=1, routed)           0.292     0.422    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg_64_127_0_6_n_1
    SLICE_X13Y106        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     0.599 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos_i_15__1/O
                         net (fo=1, routed)           0.128     0.727    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos_i_15__1_n_0
    SLICE_X13Y106        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     0.770 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos_i_7__1/O
                         net (fo=34, routed)          0.396     1.166    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X15Y100        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.147     1.313 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.313    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X15Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     1.652 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.679    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X15Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     1.812 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.303     2.115    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X17Y101        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.252 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.252    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     2.428 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.455    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.588 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.335     2.923    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X16Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.055 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     3.055    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X16Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     3.231 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.258    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X16Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     3.396 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.437    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X16Y100        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.211     3.099    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y100        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/C
                         clock pessimism              0.269     3.368    
                         clock uncertainty           -0.063     3.305    
    SLICE_X16Y100        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     3.364    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.069ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 2.030ns (50.954%)  route 1.954ns (49.046%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 3.099 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 0.752ns, distribution 1.746ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.691ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.498    -0.552    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/clk_out1
    SLICE_X15Y103        FDSE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.439 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_cnt_reg[0]/Q
                         net (fo=103, routed)         0.378    -0.061    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg_64_127_0_6/ADDRB0
    SLICE_X15Y104        RAMD64E (Prop_B6LUT_SLICEM_RADR0_O)
                                                      0.191     0.130 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg_64_127_0_6/RAMB/O
                         net (fo=1, routed)           0.292     0.422    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/ram_cos_reg_64_127_0_6_n_1
    SLICE_X13Y106        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     0.599 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos_i_15__1/O
                         net (fo=1, routed)           0.128     0.727    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos_i_15__1_n_0
    SLICE_X13Y106        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     0.770 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos_i_7__1/O
                         net (fo=34, routed)          0.396     1.166    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X15Y100        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.147     1.313 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.313    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X15Y100        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.339     1.652 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.679    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X15Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     1.812 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.303     2.115    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X17Y101        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.252 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.252    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     2.428 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.455    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.588 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.335     2.923    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X16Y99         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.055 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     3.055    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X16Y99         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176     3.231 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.258    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X16Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     3.391 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[1]
                         net (fo=1, routed)           0.041     3.432    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X16Y100        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.211     3.099    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X16Y100        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/C
                         clock pessimism              0.269     3.368    
                         clock uncertainty           -0.063     3.305    
    SLICE_X16Y100        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     3.363    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]
  -------------------------------------------------------------------
                         required time                          3.363    
                         arrival time                          -3.432    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5ri0d5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[1330]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.308ns (7.946%)  route 3.568ns (92.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 3.118 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.481ns (routing 0.752ns, distribution 1.729ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.691ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.481    -0.569    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsaaarmk
    SLICE_X40Y222        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5ri0d5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y222        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    -0.455 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5ri0d5csa/Q
                         net (fo=2040, routed)        3.533     3.078    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/m_axis_output_tdata[7]
    SLICE_X20Y245        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.194     3.272 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in[1330]_i_2__7/O
                         net (fo=1, routed)           0.035     3.307    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/mux25_out[710]
    SLICE_X20Y245        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[1330]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.230     3.118    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/clk_out1
    SLICE_X20Y245        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[1330]/C
                         clock pessimism              0.124     3.241    
                         clock uncertainty           -0.063     3.178    
    SLICE_X20Y245        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     3.241    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[1330]
  -------------------------------------------------------------------
                         required time                          3.241    
                         arrival time                          -3.307    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 2.007ns (51.160%)  route 1.916ns (48.840%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 3.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 0.752ns, distribution 1.677ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.691ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.429    -0.621    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/clk_out1
    SLICE_X38Y274        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y274        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.506 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_cnt_reg[2]/Q
                         net (fo=102, routed)         0.354    -0.152    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg_192_255_0_6/ADDRA2
    SLICE_X36Y274        RAMD64E (Prop_A6LUT_SLICEM_RADR2_O)
                                                      0.132    -0.020 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg_192_255_0_6/RAMA/O
                         net (fo=1, routed)           0.349     0.329    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg_192_255_0_6_n_0
    SLICE_X38Y273        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     0.461 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos_i_16__3/O
                         net (fo=1, routed)           0.064     0.525    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos_i_16__3_n_0
    SLICE_X38Y273        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     0.642 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos_i_8__3/O
                         net (fo=22, routed)          0.338     0.980    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X37Y275        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     1.132 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.ma0/O
                         net (fo=1, routed)           0.000     1.132    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/ma_sig
    SLICE_X37Y275        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.346     1.478 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.505    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X37Y276        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     1.638 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.342     1.980    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X35Y275        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     2.100 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.100    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X35Y275        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     2.276 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.303    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X35Y276        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.436 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.347     2.783    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X36Y275        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.920 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     2.920    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X36Y275        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     3.096 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.123    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X36Y276        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     3.261 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.302    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X36Y276        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.153     3.041    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X36Y276        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/C
                         clock pessimism              0.200     3.241    
                         clock uncertainty           -0.063     3.178    
    SLICE_X36Y276        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     3.237    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                          3.237    
                         arrival time                          -3.302    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 2.002ns (51.097%)  route 1.916ns (48.903%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 3.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 0.752ns, distribution 1.677ns)
  Clock Net Delay (Destination): 2.153ns (routing 0.691ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.429    -0.621    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/clk_out1
    SLICE_X38Y274        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y274        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.506 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_cnt_reg[2]/Q
                         net (fo=102, routed)         0.354    -0.152    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg_192_255_0_6/ADDRA2
    SLICE_X36Y274        RAMD64E (Prop_A6LUT_SLICEM_RADR2_O)
                                                      0.132    -0.020 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg_192_255_0_6/RAMA/O
                         net (fo=1, routed)           0.349     0.329    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/ram_cos_reg_192_255_0_6_n_0
    SLICE_X38Y273        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     0.461 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos_i_16__3/O
                         net (fo=1, routed)           0.064     0.525    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos_i_16__3_n_0
    SLICE_X38Y273        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117     0.642 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_coscos_i_8__3/O
                         net (fo=22, routed)          0.338     0.980    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X37Y275        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.152     1.132 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.ma0/O
                         net (fo=1, routed)           0.000     1.132    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/ma_sig
    SLICE_X37Y275        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.346     1.478 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.505    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X37Y276        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     1.638 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.342     1.980    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/O
    SLICE_X35Y275        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     2.100 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.100    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_2_n_0
    SLICE_X35Y275        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     2.276 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.303    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X35Y276        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.436 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.347     2.783    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X36Y275        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     2.920 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     2.920    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X36Y275        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     3.096 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.123    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X36Y276        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     3.256 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[1]
                         net (fo=1, routed)           0.041     3.297    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X36Y276        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.153     3.041    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X36Y276        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/C
                         clock pessimism              0.200     3.241    
                         clock uncertainty           -0.063     3.178    
    SLICE_X36Y276        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     3.236    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[4].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5ri0d5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.114ns (2.899%)  route 3.819ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 3.103 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.481ns (routing 0.752ns, distribution 1.729ns)
  Clock Net Delay (Destination): 2.215ns (routing 0.691ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.481    -0.569    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsaaarmk
    SLICE_X40Y222        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5ri0d5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y222        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    -0.455 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5ri0d5csa/Q
                         net (fo=2040, routed)        3.819     3.364    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/m_axis_output_tdata[7]
    SLICE_X22Y235        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.215     3.103    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/clk_out1
    SLICE_X22Y235        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[209]/C
                         clock pessimism              0.204     3.307    
                         clock uncertainty           -0.063     3.244    
    SLICE_X22Y235        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     3.305    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[209]
  -------------------------------------------------------------------
                         required time                          3.305    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.815ns (46.054%)  route 2.126ns (53.946%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 3.305 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.698ns (routing 0.752ns, distribution 1.946ns)
  Clock Net Delay (Destination): 2.417ns (routing 0.691ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.698    -0.352    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/clk_out1
    SLICE_X56Y206        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y206        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.238 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/Q
                         net (fo=101, routed)         0.418     0.180    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_128_191_0_6/ADDRB3
    SLICE_X57Y201        RAMD64E (Prop_B6LUT_SLICEM_RADR3_O)
                                                      0.119     0.299 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_128_191_0_6/RAMB/O
                         net (fo=1, routed)           0.433     0.732    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_128_191_0_6_n_1
    SLICE_X58Y202        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.191     0.923 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_15__6/O
                         net (fo=1, routed)           0.230     1.153    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_15__6_n_0
    SLICE_X56Y202        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     1.193 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_7__6/O
                         net (fo=34, routed)          0.294     1.487    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X56Y199        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     1.580 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.580    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X56Y199        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.340     1.920 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.947    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X56Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.046 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.419     2.465    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[8]
    SLICE_X55Y199        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071     2.536 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.536    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X55Y199        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.181     2.717 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.744    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.877 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.210     3.087    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X53Y200        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     3.207 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     3.207    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X53Y200        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     3.383 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.410    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X53Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     3.548 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.589    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X53Y201        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.417     3.305    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X53Y201        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/C
                         clock pessimism              0.231     3.536    
                         clock uncertainty           -0.063     3.472    
    SLICE_X53Y201        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     3.531    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                          3.531    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5ri0d5csa/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[2006]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.269ns (6.947%)  route 3.603ns (93.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 3.129 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.481ns (routing 0.752ns, distribution 1.729ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.691ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.481    -0.569    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsaaarmk
    SLICE_X40Y222        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5ri0d5csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y222        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    -0.455 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsncsau34opseig5ri0d5csa/Q
                         net (fo=2040, routed)        3.568     3.113    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/m_axis_output_tdata[7]
    SLICE_X20Y244        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.155     3.268 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in[2006]_i_1__7/O
                         net (fo=1, routed)           0.035     3.303    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/mux25_out[34]
    SLICE_X20Y244        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[2006]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.241     3.129    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/clk_out1
    SLICE_X20Y244        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[2006]/C
                         clock pessimism              0.124     3.252    
                         clock uncertainty           -0.063     3.189    
    SLICE_X20Y244        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.249    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[4].interleaver/data_in_reg[2006]
  -------------------------------------------------------------------
                         required time                          3.249    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.810ns (45.986%)  route 2.126ns (54.014%))
  Logic Levels:           12  (CARRY8=6 LUT2=3 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 3.305 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.698ns (routing 0.752ns, distribution 1.946ns)
  Clock Net Delay (Destination): 2.417ns (routing 0.691ns, distribution 1.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.698    -0.352    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/clk_out1
    SLICE_X56Y206        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y206        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.238 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_cnt_reg[3]/Q
                         net (fo=101, routed)         0.418     0.180    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_128_191_0_6/ADDRB3
    SLICE_X57Y201        RAMD64E (Prop_B6LUT_SLICEM_RADR3_O)
                                                      0.119     0.299 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_128_191_0_6/RAMB/O
                         net (fo=1, routed)           0.433     0.732    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/ram_cos_reg_128_191_0_6_n_1
    SLICE_X58Y202        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.191     0.923 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_15__6/O
                         net (fo=1, routed)           0.230     1.153    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_15__6_n_0
    SLICE_X56Y202        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     1.193 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_coscos_i_7__6/O
                         net (fo=34, routed)          0.294     1.487    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X56Y199        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     1.580 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.580    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[2].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X56Y199        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.340     1.920 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.027     1.947    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X56Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.046 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.419     2.465    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[8]
    SLICE_X55Y199        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071     2.536 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.536    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X55Y199        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.181     2.717 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.027     2.744    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X55Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     2.877 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.210     3.087    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X53Y200        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     3.207 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2/O
                         net (fo=1, routed)           0.000     3.207    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_i_2_n_0
    SLICE_X53Y200        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176     3.383 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.410    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X53Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.133     3.543 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[1]
                         net (fo=1, routed)           0.041     3.584    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[9]
    SLICE_X53Y201        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.417     3.305    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X53Y201        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]/C
                         clock pessimism              0.231     3.536    
                         clock uncertainty           -0.063     3.472    
    SLICE_X53Y201        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     3.530    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/mult_duc_sincos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][13]
  -------------------------------------------------------------------
                         required time                          3.530    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.585ns (40.537%)  route 2.325ns (59.463%))
  Logic Levels:           8  (CARRY8=4 LUT2=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 3.108 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.505ns (routing 0.752ns, distribution 1.753ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.691ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.047    -3.570 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.133    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.050 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.505    -0.545    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/clk_out1
    SLICE_X12Y148        FDSE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.431 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_cnt_reg[0]/Q
                         net (fo=103, routed)         0.438     0.007    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_cos_reg_0_63_0_6/ADDRB0
    SLICE_X13Y150        RAMD64E (Prop_B6LUT_SLICEM_RADR0_O)
                                                      0.191     0.198 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_cos_reg_0_63_0_6/RAMB/O
                         net (fo=1, routed)           0.327     0.525    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/ram_cos_reg_0_63_0_6_n_1
    SLICE_X12Y147        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040     0.565 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos_i_15__0/O
                         net (fo=1, routed)           0.125     0.690    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos_i_15__0_n_0
    SLICE_X12Y147        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.116     0.806 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos_i_7__0/O
                         net (fo=34, routed)          0.446     1.252    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X13Y153        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.147     1.399 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.399    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X13Y153        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.248     1.647 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.415     2.062    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[4]
    SLICE_X13Y156        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[4])
                                                      0.249     2.311 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/O[4]
                         net (fo=2, routed)           0.506     2.817    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[4]
    SLICE_X13Y158        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.342     3.159 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry/CO[7]
                         net (fo=1, routed)           0.027     3.186    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry_n_0
    SLICE_X13Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     3.324 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__55_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.365    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[11]
    SLICE_X13Y159        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.220     3.108    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X13Y159        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]/C
                         clock pessimism              0.209     3.317    
                         clock uncertainty           -0.063     3.254    
    SLICE_X13Y159        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     3.313    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/mult_duc_coscos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                 -0.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1o5yur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1ppyur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.079ns (47.024%)  route 0.089ns (52.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.250ns (routing 0.364ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.405ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.250    -0.348    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1o5yur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsaaarmk
    SLICE_X74Y99         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1o5yur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.300 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1o5yur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/Q
                         net (fo=1, routed)           0.073    -0.227    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsnbulqd/obsnde1l4egrcbx5cdiuk0/obsfiwy14fdg52ki5rbucbib/obsfepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yur4nxc
    SLICE_X75Y99         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031    -0.196 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsnbulqd/obsnde1l4egrcbx5cdiuk0/obsfiwy14fdg52ki5rbucbib/obsaepru34aeta0c5ary0titrnf5cdjzithvcp4fdg52ki5chzx45i1g/O
                         net (fo=1, routed)           0.016    -0.180    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1ppyur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsfdexzcedpqmqn5rizw45rjd20na
    SLICE_X75Y99         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1ppyur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.456    -0.415    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1ppyur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsaaarmk
    SLICE_X75Y99         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1ppyur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                         clock pessimism              0.150    -0.265    
    SLICE_X75Y99         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.209    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum1ppyur5cdieqt5rizv5csh2indesfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/s_axis_data_tlast_I1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      1.031ns (routing 0.364ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.405ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.031    -0.567    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/clk_out1
    SLICE_X33Y157        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/s_axis_data_tlast_I1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.518 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/s_axis_data_tlast_I1_reg/Q
                         net (fo=1, routed)           0.130    -0.388    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB18_X4Y62         RAMB18E2                                     r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.260    -0.611    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y62         RAMB18E2                                     r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.164    -0.447    
    RAMB18_X4Y62         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINPADINP[0])
                                                      0.029    -0.418    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyunc5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsfdbj54egusmagcpyund5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      1.068ns (routing 0.364ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.405ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.068    -0.530    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyunc5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsaaarmk
    SLICE_X19Y86         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyunc5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.481 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyunc5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/Q
                         net (fo=1, routed)           0.072    -0.409    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbiiokjw52incqsfl/obsaaqkb/obsifqza01oihyqn
    SLICE_X19Y84         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015    -0.394 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbiiokjw52incqsfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp4fdg52ki5chzx45h2c/O
                         net (fo=1, routed)           0.016    -0.378    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsfdbj54egusmagcpyund5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsadexzcedpqmqn5ri0h5cshz40
    SLICE_X19Y84         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsfdbj54egusmagcpyund5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.276    -0.595    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsfdbj54egusmagcpyund5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsaaarmk
    SLICE_X19Y84         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsfdbj54egusmagcpyund5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                         clock pessimism              0.130    -0.465    
    SLICE_X19Y84         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.409    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[3].rs_encoder/U0/e1/obsncgd/obsncdic/obsfdbj54egusmagcpyund5rjd4egqjbh5crt54fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.049ns (37.405%)  route 0.082ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Net Delay (Source):      1.238ns (routing 0.364ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.405ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.238    -0.360    tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X61Y197        FDRE                                         r  tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y197        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.311 r  tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=9, routed)           0.082    -0.229    tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[1]
    RAMB18_X6Y78         RAMB18E2                                     r  tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.490    -0.381    tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X6Y78         RAMB18E2                                     r  tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.143    -0.237    
    RAMB18_X6Y78         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.023    -0.260    tpu_pushstream/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum55rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyuna5rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      1.053ns (routing 0.364ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.405ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.053    -0.545    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum55rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsaaarmk
    SLICE_X38Y137        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum55rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y137        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.496 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsadbj54egusmagcpyum55rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/Q
                         net (fo=1, routed)           0.075    -0.421    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbiiokjw52incqsfl/obsaaqkb/obsafqza01qxxyqn
    SLICE_X37Y137        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030    -0.391 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbiiokjw52incqsfl/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp4fdg52ki5chzx45g1rn/O
                         net (fo=1, routed)           0.016    -0.375    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyuna5rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsndexzcedpqmqn5ri0b5cshz00
    SLICE_X37Y137        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyuna5rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.244    -0.627    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyuna5rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsaaarmk
    SLICE_X37Y137        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyuna5rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                         clock pessimism              0.164    -0.462    
    SLICE_X37Y137        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.406    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyuna5rjd4egqjbh5crtx4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyum45rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum55rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.107ns
  Clock Net Delay (Source):      1.262ns (routing 0.364ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.405ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.262    -0.336    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyum45rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaaarmk
    SLICE_X69Y238        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyum45rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y238        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.287 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbj54egusmagcpyum45rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/Q
                         net (fo=1, routed)           0.068    -0.219    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbiiokjw52incqsfl/obsaaqkb/obsffqza02ngxyqn
    SLICE_X69Y239        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.015    -0.204 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsidbiiokjw52incqsfl/obsaaqkb/obsfepru34aeta0c5ary0titrnf5cdjzithvcp4fdg52ki5chzx45g1nl/O
                         net (fo=1, routed)           0.016    -0.188    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum55rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsidexzcedpqmqn5riz55csh0a0
    SLICE_X69Y239        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum55rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.488    -0.383    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum55rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaaarmk
    SLICE_X69Y239        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum55rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui/C
                         clock pessimism              0.107    -0.276    
    SLICE_X69Y239        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.220    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[5].rs_encoder/U0/e1/obsncgd/obsncdic/obsndbj54egusmagcpyum55rjd4egqjbh5crud4fepyq0gjeld/obsaaqkb/obsaepru34aeta0c5ary0titrnf5cdjzithvcp2rcbx2kgn5yui
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/mac_block[1].axi_out_i_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/mac_block[1].m_axis_output_tdata_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.078ns (40.000%)  route 0.117ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.351ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.247ns (routing 0.364ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.405ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.247    -0.351    tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/clk_out1
    SLICE_X74Y72         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/mac_block[1].axi_out_i_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048    -0.303 r  tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/mac_block[1].axi_out_i_reg[1][7]/Q
                         net (fo=11, routed)          0.105    -0.198    tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/mac_block[1].axi_out_i_reg[1]_22[7]
    SLICE_X73Y72         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.030    -0.168 r  tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/mac_block[1].m_axis_output_tdata[1][7]_i_2/O
                         net (fo=1, routed)           0.012    -0.156    tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/crc_data_in__0[7]
    SLICE_X73Y72         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/mac_block[1].m_axis_output_tdata_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.477    -0.394    tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/clk_out1
    SLICE_X73Y72         FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/mac_block[1].m_axis_output_tdata_reg[1][7]/C
                         clock pessimism              0.150    -0.244    
    SLICE_X73Y72         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.188    tpu_pushstream/layer1_pushstream/layer1_transmit/mac_block/mac_block[1].m_axis_output_tdata_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dst_transmit/dat_pcie_j_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dst_transmit/dat_pcie_j_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.119ns (45.946%)  route 0.140ns (54.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.309ns (routing 0.364ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.405ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.309    -0.289    dst_transmit/clk_out1
    SLICE_X80Y60         FDRE                                         r  dst_transmit/dat_pcie_j_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.240 r  dst_transmit/dat_pcie_j_reg[9]/Q
                         net (fo=6, routed)           0.126    -0.114    dst_transmit/dat_pcie_j[9]
    SLICE_X80Y59         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.070    -0.044 r  dst_transmit/dat_pcie_j[11]_i_1/O
                         net (fo=1, routed)           0.014    -0.030    dst_transmit/p_1_in[11]
    SLICE_X80Y59         FDRE                                         r  dst_transmit/dat_pcie_j_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.530    -0.341    dst_transmit/clk_out1
    SLICE_X80Y59         FDRE                                         r  dst_transmit/dat_pcie_j_reg[11]/C
                         clock pessimism              0.222    -0.118    
    SLICE_X80Y59         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.062    dst_transmit/dat_pcie_j_reg[11]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/axi_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/m_axis_output_tvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.080ns (43.716%)  route 0.103ns (56.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.157ns
  Clock Net Delay (Source):      1.115ns (routing 0.364ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.405ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.115    -0.483    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/clk_out1
    SLICE_X12Y183        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/axi_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y183        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.434 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/axi_out_i_reg[2]/Q
                         net (fo=55, routed)          0.091    -0.343    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/axi_out_i_reg[2]
    SLICE_X13Y183        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031    -0.312 r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/m_axis_output_tvalid_i_1__10/O
                         net (fo=1, routed)           0.012    -0.300    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/m_axis_output_tvalid0
    SLICE_X13Y183        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/m_axis_output_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.325    -0.546    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/clk_out1
    SLICE_X13Y183        FDRE                                         r  tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/m_axis_output_tvalid_reg/C
                         clock pessimism              0.157    -0.388    
    SLICE_X13Y183        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.332    tpu_pushstream/layer1_pushstream/layer1_transmit/layer1_transmit_lane[1].scrambler/m_axis_output_tvalid_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - clk_out1_tpu_transmit_clock rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Net Delay (Source):      1.077ns (routing 0.364ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.405ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.428    -1.792 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.625    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.598 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.077    -0.521    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X47Y119        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.472 r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.118    -0.354    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/i_phase_out.del/D[5]
    SLICE_X48Y119        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.261    -0.610    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/i_phase_out.del/aclk
    SLICE_X48Y119        FDRE                                         r  tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.168    -0.441    
    SLICE_X48Y119        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055    -0.386    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/dds_125m_q/U0/i_synth/i_dds/i_phase_out.del/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tpu_transmit_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X4Y62   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X4Y59   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X2Y42   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X1Y44   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X5Y16   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X5Y11   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X2Y7    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X1Y4    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X6Y84   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB18_X6Y50   tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X2Y7    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y84   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[7].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y50   tpu_pushstream/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X1Y56   tpu_pushstream/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X1Y45   tpu_pushstream/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y111  tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y61   tpu_pushstream/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y14   tpu_pushstream/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y50   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y62   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X1Y44   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[2].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X5Y11   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[6].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X2Y7    tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[3].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y51   tpu_pushstream/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X1Y5    tpu_pushstream/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y111  tpu_pushstream/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X6Y79   tpu_pushstream/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X1Y55   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y62   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.980         2.000       1.020      RAMB18_X4Y59   tpu_pushstream/radio_pushstream/radio_transmit/duc_transmit[5].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tpu_transmit_clock
  To Clock:  clkfbout_tpu_transmit_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tpu_transmit_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tpu_transmit_clock/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         8.000       6.621      BUFGCE_X1Y49     tpu_transmit_clock/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.465ns (43.216%)  route 0.611ns (56.784%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 0.827ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.749ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.078     2.838    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.951 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/Q
                         net (fo=3, routed)           0.297     3.248    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[7]
    SLICE_X95Y105        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.380 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm[0]_i_2/O
                         net (fo=2, routed)           0.210     3.590    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm_reg[1]_1
    SLICE_X96Y106        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.070     3.660 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_2/O
                         net (fo=1, routed)           0.069     3.729    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/fsm24_out
    SLICE_X96Y106        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.150     3.879 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.035     3.914    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood_n_1
    SLICE_X96Y106        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.838    12.376    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y106        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.344    12.720    
                         clock uncertainty           -0.035    12.685    
    SLICE_X96Y106        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.747    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             8.901ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.506ns (50.298%)  route 0.500ns (49.702%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 12.375 - 10.000 ) 
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 0.827ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.749ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.078     2.838    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.952 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=7, routed)           0.253     3.205    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X96Y105        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     3.393 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.212     3.605    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X96Y105        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.204     3.809 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.035     3.844    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.837    12.375    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.344    12.719    
                         clock uncertainty           -0.035    12.684    
    SLICE_X96Y105        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.746    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                          -3.844    
  -------------------------------------------------------------------
                         slack                                  8.901    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.420ns (43.210%)  route 0.552ns (56.790%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 0.827ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.749ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.078     2.838    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.951 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/Q
                         net (fo=3, routed)           0.297     3.248    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[7]
    SLICE_X95Y105        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.380 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm[0]_i_2/O
                         net (fo=2, routed)           0.228     3.608    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/FSM_onehot_fsm_reg[0]
    SLICE_X96Y106        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.783 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/FSM_onehot_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.027     3.810    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock_n_2
    SLICE_X96Y106        FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.838    12.376    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y106        FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.344    12.720    
                         clock uncertainty           -0.035    12.685    
    SLICE_X96Y106        FDPE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.744    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.979ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.250ns (26.399%)  route 0.697ns (73.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.385ns = ( 12.385 - 10.000 ) 
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.827ns, distribution 1.243ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.749ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.070     2.830    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]_0
    SLICE_X96Y83         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y83         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.947 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[3]/Q
                         net (fo=2, routed)           0.662     3.609    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/FSM_onehot_fsm_reg[2]_0[0]
    SLICE_X99Y105        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     3.742 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/FSM_onehot_fsm[2]_i_1__0/O
                         net (fo=1, routed)           0.035     3.777    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock_n_1
    SLICE_X99Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.847    12.385    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism              0.344    12.729    
                         clock uncertainty           -0.035    12.694    
    SLICE_X99Y105        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    12.757    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  8.979    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.328ns (36.689%)  route 0.566ns (63.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.827ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.749ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.077     2.837    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y105        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.951 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=5, routed)           0.321     3.272    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[4]
    SLICE_X96Y105        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     3.342 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.200     3.542    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X95Y105        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.144     3.686 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.045     3.731    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.840    12.378    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.344    12.722    
                         clock uncertainty           -0.035    12.687    
    SLICE_X95Y105        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    12.749    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.300ns (35.419%)  route 0.547ns (64.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.837ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.827ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.749ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.077     2.837    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y105        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.951 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=5, routed)           0.321     3.272    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[4]
    SLICE_X96Y105        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     3.342 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2/O
                         net (fo=3, routed)           0.200     3.542    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_2_n_0
    SLICE_X95Y105        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.116     3.658 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.026     3.684    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.840    12.378    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.344    12.722    
                         clock uncertainty           -0.035    12.687    
    SLICE_X95Y105        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    12.745    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  9.060    

Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.364ns (43.908%)  route 0.465ns (56.092%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 12.375 - 10.000 ) 
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 0.827ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.749ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.078     2.838    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.955 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.315     3.270    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[3]
    SLICE_X96Y105        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.132     3.402 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2/O
                         net (fo=1, routed)           0.121     3.523    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_2_n_0
    SLICE_X96Y105        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     3.638 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.029     3.667    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.837    12.375    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.344    12.719    
                         clock uncertainty           -0.035    12.684    
    SLICE_X96Y105        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    12.743    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -3.667    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.118ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.302ns (38.422%)  route 0.484ns (61.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 12.375 - 10.000 ) 
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 0.827ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.749ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.078     2.838    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.952 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=6, routed)           0.457     3.409    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X96Y105        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.188     3.597 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.027     3.624    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.837    12.375    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.344    12.719    
                         clock uncertainty           -0.035    12.684    
    SLICE_X96Y105        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.743    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  9.118    

Slack (MET) :             9.123ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.431ns (47.836%)  route 0.470ns (52.164%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 12.383 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.087ns (routing 0.827ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.749ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.087     2.847    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.961 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/Q
                         net (fo=3, routed)           0.374     3.335    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/Q[1]
    SLICE_X99Y104        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     3.520 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/FSM_onehot_fsm[4]_i_2__0/O
                         net (fo=1, routed)           0.069     3.589    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/fsm22_out
    SLICE_X99Y104        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     3.721 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[4]_i_1__0/O
                         net (fo=1, routed)           0.027     3.748    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.845    12.383    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism              0.464    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X99Y104        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.871    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  9.123    

Slack (MET) :             9.134ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.114ns (17.273%)  route 0.546ns (82.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 12.388 - 10.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.827ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.749ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.093     2.853    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y107        FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y107        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.967 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_reg/Q
                         net (fo=2, routed)           0.546     3.513    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset
    SLICE_X100Y108       SRL16E                                       r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.850    12.388    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X100Y108       SRL16E                                       r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
                         clock pessimism              0.344    12.732    
                         clock uncertainty           -0.035    12.697    
    SLICE_X100Y108       SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.049    12.648    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                  9.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.929ns (routing 0.419ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.475ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.929     1.213    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.262 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.079     1.341    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[1]
    SLICE_X96Y105        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     1.371 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     1.387    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.096     1.514    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.235     1.279    
    SLICE_X96Y105        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.335    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.931ns (routing 0.419ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.475ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.931     1.215    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.263 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.036     1.299    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/Q[1]
    SLICE_X99Y104        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.314 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/FSM_onehot_fsm[4]_i_1__0/O
                         net (fo=1, routed)           0.016     1.330    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.105     1.523    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.305     1.219    
    SLICE_X99Y104        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.275    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Net Delay (Source):      0.929ns (routing 0.419ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.475ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.929     1.213    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y105        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.261 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/Q
                         net (fo=4, routed)           0.072     1.333    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/FSM_onehot_fsm_reg[0]_0[1]
    SLICE_X96Y106        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.348 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/FSM_onehot_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.016     1.364    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_cplllock_n_2
    SLICE_X96Y106        FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.097     1.515    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y106        FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism             -0.265     1.250    
    SLICE_X96Y106        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.306    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.078ns (62.400%)  route 0.047ns (37.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.931ns (routing 0.419ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.475ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.931     1.215    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.263 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=4, routed)           0.033     1.296    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/Q[0]
    SLICE_X99Y104        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.326 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/FSM_onehot_fsm[5]_i_1/O
                         net (fo=1, routed)           0.014     1.340    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_1
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.105     1.523    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.305     1.219    
    SLICE_X99Y104        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.275    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.078ns (60.000%)  route 0.052ns (40.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.932ns (routing 0.419ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.475ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.932     1.216    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.264 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/Q
                         net (fo=3, routed)           0.036     1.300    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg_n_0_[6]
    SLICE_X99Y103        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.330 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_i_1/O
                         net (fo=1, routed)           0.016     1.346    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_i_1_n_0
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.107     1.525    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.305     1.221    
    SLICE_X99Y103        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.277    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.078ns (59.542%)  route 0.053ns (40.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.932ns (routing 0.419ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.475ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.932     1.216    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.264 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/Q
                         net (fo=3, routed)           0.037     1.301    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/FSM_onehot_fsm_reg[6][2]
    SLICE_X99Y103        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.331 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/FSM_onehot_fsm[6]_i_1/O
                         net (fo=1, routed)           0.016     1.347    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_txsync_done_n_0
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.107     1.525    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism             -0.305     1.221    
    SLICE_X99Y103        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.277    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.078ns (59.091%)  route 0.054ns (40.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      0.929ns (routing 0.419ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.475ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.929     1.213    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y105        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.261 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/Q
                         net (fo=4, routed)           0.038     1.299    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[5]
    SLICE_X96Y105        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     1.345    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.096     1.514    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.297     1.218    
    SLICE_X96Y105        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.274    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.086ns (65.649%)  route 0.045ns (34.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.931ns (routing 0.419ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.475ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.931     1.215    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.263 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/Q
                         net (fo=4, routed)           0.033     1.296    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[0]
    SLICE_X99Y104        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     1.334 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.012     1.346    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt[0]_i_1_n_0
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.105     1.523    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.305     1.219    
    SLICE_X99Y104        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.275    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      0.929ns (routing 0.419ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.475ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.929     1.213    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y106        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y106        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.261 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=3, routed)           0.036     1.297    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/Q[1]
    SLICE_X96Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     1.335 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/FSM_onehot_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.011     1.346    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_gtpowergood_n_1
    SLICE_X96Y106        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.097     1.515    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y106        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism             -0.298     1.218    
    SLICE_X96Y106        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.274    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      0.932ns (routing 0.419ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.475ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.932     1.216    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.264 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/Q
                         net (fo=3, routed)           0.036     1.300    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/Q[0]
    SLICE_X99Y103        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038     1.338 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/FSM_onehot_fsm[7]_i_1/O
                         net (fo=1, routed)           0.011     1.349    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_phystatus_n_1
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.107     1.525    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism             -0.305     1.221    
    SLICE_X99Y103        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.277    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X0Y84       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y107      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
Min Period        n/a     FDPE/C                n/a            0.550         10.000      9.450      SLICE_X96Y106       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
Min Period        n/a     FDCE/C                n/a            0.550         10.000      9.450      SLICE_X96Y106       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
Min Period        n/a     FDCE/C                n/a            0.550         10.000      9.450      SLICE_X99Y105       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[2]/C
Min Period        n/a     FDCE/C                n/a            0.550         10.000      9.450      SLICE_X99Y104       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y107      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y107      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y107      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y107      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.558         5.000       4.442      SLICE_X100Y108      EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.314ns (24.210%)  route 0.983ns (75.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 6.424 - 4.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.916ns, distribution 1.392ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.834ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.308     2.705    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[0])
                                                      0.314     3.019 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEADDRESSAU[0]
                         net (fo=2, routed)           0.983     4.002    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_waddr2_i[0]
    RAMB18_X8Y13         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.095     6.424    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y13         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.207     6.631    
                         clock uncertainty           -0.035     6.595    
    RAMB18_X8Y13         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.575     6.020    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          6.020    
                         arrival time                          -4.002    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.314ns (24.172%)  route 0.985ns (75.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 6.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.916ns, distribution 1.392ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.834ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.308     2.705    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[0])
                                                      0.314     3.019 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEADDRESSAU[0]
                         net (fo=2, routed)           0.985     4.004    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_waddr2_i[0]
    RAMB18_X8Y12         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.090     6.419    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y12         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.207     6.626    
                         clock uncertainty           -0.035     6.590    
    RAMB18_X8Y12         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.568     6.022    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          6.022    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.329ns (23.962%)  route 1.044ns (76.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 6.418 - 4.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.916ns, distribution 1.392ns)
  Clock Net Delay (Destination): 2.089ns (routing 0.834ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.308     2.705    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADENABLEU[0])
                                                      0.329     3.034 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADENABLEU[0]
                         net (fo=1, routed)           1.044     4.078    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/ren_i[4]
    RAMB18_X8Y12         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.089     6.418    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y12         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.207     6.625    
                         clock uncertainty           -0.035     6.589    
    RAMB18_X8Y12         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.462     6.127    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[4].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.304ns (22.469%)  route 1.049ns (77.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 6.429 - 4.000 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.319ns (routing 0.916ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.834ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.319     2.716    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[0])
                                                      0.304     3.020 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEENABLEL[0]
                         net (fo=1, routed)           1.049     4.069    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/wen_i[0]
    RAMB18_X8Y8          RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.100     6.429    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y8          RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.206     6.635    
                         clock uncertainty           -0.035     6.600    
    RAMB18_X8Y8          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.462     6.138    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          6.138    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.351ns (29.545%)  route 0.837ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.439ns = ( 6.439 - 4.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.916ns, distribution 1.392ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.834ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.308     2.705    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSBU[0])
                                                      0.351     3.056 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADADDRESSBU[0]
                         net (fo=2, routed)           0.837     3.893    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_raddr3_i[0]
    RAMB18_X8Y15         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.110     6.439    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.206     6.645    
                         clock uncertainty           -0.035     6.610    
    RAMB18_X8Y15         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.643     5.967    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          5.967    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.351ns (29.545%)  route 0.837ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 6.425 - 4.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.916ns, distribution 1.392ns)
  Clock Net Delay (Destination): 2.096ns (routing 0.834ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.308     2.705    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSBU[0])
                                                      0.351     3.056 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADADDRESSBU[0]
                         net (fo=2, routed)           0.837     3.893    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/mi_cpl_raddr3_i[0]
    RAMB18_X8Y14         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.096     6.425    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y14         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                         clock pessimism              0.207     6.632    
                         clock uncertainty           -0.035     6.596    
    RAMB18_X8Y14         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.609     5.987    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          5.987    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.308ns (23.088%)  route 1.026ns (76.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 6.424 - 4.000 ) 
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.308ns (routing 0.916ns, distribution 1.392ns)
  Clock Net Delay (Destination): 2.095ns (routing 0.834ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.308     2.705    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEENABLEU[1])
                                                      0.308     3.013 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMWRITEENABLEU[1]
                         net (fo=1, routed)           1.026     4.039    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/wen_i[5]
    RAMB18_X8Y13         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.095     6.424    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y13         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
                         clock pessimism              0.207     6.631    
                         clock uncertainty           -0.035     6.595    
    RAMB18_X8Y13         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ENARDEN)
                                                     -0.462     6.133    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.307ns (22.928%)  route 1.032ns (77.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 6.437 - 4.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.916ns, distribution 1.415ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.834ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.331     2.728    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREPLAYRAM_MIREPLAYRAMADDRESS[4])
                                                      0.307     3.035 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMADDRESS[4]
                         net (fo=4, routed)           1.032     4.067    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/MIREPLAYRAMADDRESS[4]
    RAMB36_X8Y10         RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.108     6.437    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.206     6.643    
                         clock uncertainty           -0.035     6.608    
    RAMB36_X8Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429     6.179    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          6.179    
                         arrival time                          -4.067    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.307ns (23.311%)  route 1.010ns (76.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.433ns = ( 6.433 - 4.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.916ns, distribution 1.415ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.834ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.331     2.728    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREPLAYRAM_MIREPLAYRAMADDRESS[4])
                                                      0.307     3.035 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMADDRESS[4]
                         net (fo=4, routed)           1.010     4.045    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/MIREPLAYRAMADDRESS[4]
    RAMB36_X8Y9          RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.104     6.433    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.206     6.639    
                         clock uncertainty           -0.035     6.604    
    RAMB36_X8Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442     6.162    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          6.162    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[0] rise@4.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.307ns (23.222%)  route 1.015ns (76.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 6.435 - 4.000 ) 
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.916ns, distribution 1.415ns)
  Clock Net Delay (Destination): 2.106ns (routing 0.834ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.331     2.728    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREPLAYRAM_MIREPLAYRAMADDRESS[4])
                                                      0.307     3.035 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMADDRESS[4]
                         net (fo=4, routed)           1.015     4.050    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/MIREPLAYRAMADDRESS[4]
    RAMB36_X8Y9          RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     4.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          2.106     6.435    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.206     6.641    
                         clock uncertainty           -0.035     6.606    
    RAMB36_X8Y9          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.429     6.177    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          6.177    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  2.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[16]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.144ns (39.024%)  route 0.225ns (60.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.114ns (routing 0.477ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.114     1.232    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[15])
                                                      0.144     1.376 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[15]
                         net (fo=1, routed)           0.225     1.601    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[16]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.160     1.271    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[16])
                                                      0.299     1.570    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[19]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.138ns (36.316%)  route 0.242ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.114ns (routing 0.477ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.114     1.232    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      0.138     1.370 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[17]
                         net (fo=1, routed)           0.242     1.612    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[19]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.160     1.271    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[19])
                                                      0.310     1.581    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.134ns (37.430%)  route 0.224ns (62.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.112ns (routing 0.477ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y9          RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y9          RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.134     1.364 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[0]
                         net (fo=1, routed)           0.224     1.588    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[18]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.160     1.271    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[18])
                                                      0.286     1.557    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[132]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.139ns (36.675%)  route 0.240ns (63.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.116ns (routing 0.477ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.116     1.234    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y15         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y15         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.139     1.373 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[7].ramb18e2_inst/DOUTBDOUT[6]
                         net (fo=1, routed)           0.240     1.613    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[132]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[132]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.160     1.271    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[132])
                                                      0.309     1.580    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[3]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.138ns (37.398%)  route 0.231ns (62.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.114ns (routing 0.477ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.114     1.232    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y9          RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.138     1.370 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.231     1.601    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[3]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.160     1.271    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[3])
                                                      0.297     1.568    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[86]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.140ns (37.433%)  route 0.234ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.112ns (routing 0.477ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[13])
                                                      0.140     1.370 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTADOUT[13]
                         net (fo=1, routed)           0.234     1.604    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[86]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[86]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.160     1.271    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[86])
                                                      0.300     1.571    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[116]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.005%)  route 0.230ns (61.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.104ns (routing 0.477ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.104     1.222    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y14         RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y14         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.141     1.363 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[6].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.230     1.593    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[116]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[116]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.161     1.270    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[116])
                                                      0.289     1.559    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[75]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.138ns (36.702%)  route 0.238ns (63.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.116ns (routing 0.477ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.116     1.234    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X8Y10         RAMB36E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.138     1.372 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.238     1.610    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[75]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[75]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.160     1.271    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[75])
                                                      0.305     1.576    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[12]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.149ns (35.817%)  route 0.267ns (64.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.113ns (routing 0.477ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.113     1.231    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y2          RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y2          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[11])
                                                      0.149     1.380 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/DOUTADOUT[11]
                         net (fo=1, routed)           0.267     1.647    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[12]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.160     1.271    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[12])
                                                      0.342     1.613    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[79]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.134ns (36.413%)  route 0.234ns (63.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.112ns (routing 0.477ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.537ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.112     1.230    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X8Y4          RAMB18E2                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X8Y4          RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[7])
                                                      0.134     1.364 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[2].ramb18e2_inst/DOUTADOUT[7]
                         net (fo=1, routed)           0.234     1.598    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[79]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[79]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y26        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.266     1.431    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.160     1.271    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[79])
                                                      0.293     1.564    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK                  n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAML  n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_1/CORECLKMICOMPLETIONRAMU  n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_1/CORECLKMIREPLAYRAM       n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_1/CORECLKMIREQUESTRAM      n/a               2.000         4.000       2.000      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         4.000       2.039      RAMB18_X8Y8    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         4.000       2.039      RAMB18_X8Y8    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         4.000       2.039      RAMB18_X8Y9    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK                n/a               1.961         4.000       2.039      RAMB18_X8Y9    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK                n/a               1.961         4.000       2.039      RAMB18_X8Y10   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y8    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y8    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y9    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y10   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y11   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y11   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y11   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y13   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y13   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y13   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y8    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y8    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y9    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y9    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y11   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[3].ramb18e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y13   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y13   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[5].ramb18e2_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB36_X8Y9    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB36_X8Y10   EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK                n/a               0.980         2.000       1.020      RAMB18_X8Y2    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[0].ramb18e2_inst/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.374         0.252       0.122      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.374         0.242       0.132      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/PIPECLK  0.609         0.357       0.252      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK                  PCIE_3_1/USERCLK  0.609         0.344       0.265      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.960ns (16.126%)  route 4.993ns (83.874%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 18.296 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.830ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.418     8.733    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X73Y40         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.967    18.296    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X73Y40         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[101]/C
                         clock pessimism              0.191    18.487    
                         clock uncertainty           -0.035    18.452    
    SLICE_X73Y40         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    18.405    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[101]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[110]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.960ns (16.126%)  route 4.993ns (83.874%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 18.296 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.830ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.418     8.733    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X73Y40         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.967    18.296    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X73Y40         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[110]/C
                         clock pessimism              0.191    18.487    
                         clock uncertainty           -0.035    18.452    
    SLICE_X73Y40         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    18.405    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[110]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.849ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[102]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 0.960ns (16.612%)  route 4.819ns (83.388%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 18.299 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.830ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.244     8.559    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X72Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.970    18.299    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X72Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[102]/C
                         clock pessimism              0.191    18.490    
                         clock uncertainty           -0.035    18.455    
    SLICE_X72Y39         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    18.408    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[102]
  -------------------------------------------------------------------
                         required time                         18.408    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  9.849    

Slack (MET) :             9.849ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 0.960ns (16.612%)  route 4.819ns (83.388%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 18.299 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.830ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.244     8.559    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X72Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.970    18.299    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X72Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[103]/C
                         clock pessimism              0.191    18.490    
                         clock uncertainty           -0.035    18.455    
    SLICE_X72Y39         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047    18.408    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[103]
  -------------------------------------------------------------------
                         required time                         18.408    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  9.849    

Slack (MET) :             9.858ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[98]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.960ns (16.632%)  route 4.812ns (83.368%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 18.301 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.830ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.237     8.552    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X73Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[98]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.972    18.301    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X73Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[98]/C
                         clock pessimism              0.191    18.492    
                         clock uncertainty           -0.035    18.457    
    SLICE_X73Y39         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    18.410    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[98]
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  9.858    

Slack (MET) :             9.858ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.960ns (16.632%)  route 4.812ns (83.368%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 18.301 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.830ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.237     8.552    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X73Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.972    18.301    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X73Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[99]/C
                         clock pessimism              0.191    18.492    
                         clock uncertainty           -0.035    18.457    
    SLICE_X73Y39         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    18.410    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[99]
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  9.858    

Slack (MET) :             9.910ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 0.960ns (16.807%)  route 4.752ns (83.193%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 18.293 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.830ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.177     8.492    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X72Y38         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.964    18.293    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X72Y38         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[104]/C
                         clock pessimism              0.191    18.484    
                         clock uncertainty           -0.035    18.449    
    SLICE_X72Y38         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    18.402    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[104]
  -------------------------------------------------------------------
                         required time                         18.402    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  9.910    

Slack (MET) :             9.910ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[105]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 0.960ns (16.807%)  route 4.752ns (83.193%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 18.293 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.830ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.177     8.492    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X72Y38         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.964    18.293    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X72Y38         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[105]/C
                         clock pessimism              0.191    18.484    
                         clock uncertainty           -0.035    18.449    
    SLICE_X72Y38         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047    18.402    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[105]
  -------------------------------------------------------------------
                         required time                         18.402    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  9.910    

Slack (MET) :             9.910ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 0.960ns (16.807%)  route 4.752ns (83.193%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 18.293 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.830ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.177     8.492    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X72Y38         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.964    18.293    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X72Y38         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[107]/C
                         clock pessimism              0.191    18.484    
                         clock uncertainty           -0.035    18.449    
    SLICE_X72Y38         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047    18.402    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[107]
  -------------------------------------------------------------------
                         required time                         18.402    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  9.910    

Slack (MET) :             9.915ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.960ns (16.819%)  route 4.748ns (83.182%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 18.294 - 16.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 0.912ns, distribution 1.471ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.830ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.383     2.780    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X95Y31         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.894 f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg/Q
                         net (fo=16, routed)          0.338     3.232    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_n_0
    SLICE_X96Y32         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     3.364 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_2__4/O
                         net (fo=29, routed)          0.227     3.591    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_dat_vld6_in[0]
    SLICE_X97Y32         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.765 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_rd_ff_i_2/O
                         net (fo=24, routed)          0.798     4.563    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rdIssued_s01
    SLICE_X95Y35         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.069     4.632 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_ff[0]_i_1/O
                         net (fo=40, routed)          1.331     5.963    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/nph_hist_nxt[0]
    SLICE_X79Y31         LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.154     6.117 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[1]_i_5/O
                         net (fo=1, routed)           0.463     6.580    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[8]_0
    SLICE_X73Y31         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     6.712 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr[1]_i_4/O
                         net (fo=95, routed)          0.418     7.130    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd_reg[1]_0
    SLICE_X73Y31         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     7.315 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0/O
                         net (fo=93, routed)          1.173     8.488    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0
    SLICE_X73Y38         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.965    18.294    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X73Y38         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[108]/C
                         clock pessimism              0.191    18.485    
                         clock uncertainty           -0.035    18.450    
    SLICE_X73Y38         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    18.403    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head_reg[108]
  -------------------------------------------------------------------
                         required time                         18.403    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  9.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/dw_tlp_1_eop_reg/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_eop_reg/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.084ns (routing 0.477ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.538ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.084     1.202    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X84Y20         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/dw_tlp_1_eop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.251 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/dw_tlp_1_eop_reg/Q
                         net (fo=4, routed)           0.075     1.326    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/dw_tlp_1_eop
    SLICE_X83Y19         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.341 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_eop_i_2/O
                         net (fo=1, routed)           0.016     1.357    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_eop0
    SLICE_X83Y19         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_eop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.268     1.433    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X83Y19         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_eop_reg/C
                         clock pessimism             -0.162     1.271    
    SLICE_X83Y19         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.327    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_eop_reg
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wdt_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.048ns (22.018%)  route 0.170ns (77.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.097ns (routing 0.477ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.538ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.097     1.215    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X89Y27         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wdt_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y27         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.263 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wdt_reg[87]/Q
                         net (fo=1, routed)           0.170     1.433    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/wdt[87]
    RAMB36_X9Y4          RAMB36E2                                     r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.370     1.535    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/user_clk
    RAMB36_X9Y4          RAMB36E2                                     r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKBWRCLK
                         clock pessimism             -0.161     1.374    
    RAMB36_X9Y4          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[15])
                                                      0.029     1.403    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tkeep_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTKEEP[0]
                            (rising edge-triggered cell PCIE_3_1 clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.049ns (14.370%)  route 0.292ns (85.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.126ns (routing 0.477ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.538ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.126     1.244    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X95Y8          FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tkeep_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.293 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tkeep_ff_reg[0]/Q
                         net (fo=1, routed)           0.292     1.585    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/s_axis_cc_tkeep[0]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/SAXISCCTKEEP[0]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.264     1.429    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism             -0.161     1.268    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_USERCLK_SAXISCCTKEEP[0])
                                                      0.287     1.555    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      0.991ns (routing 0.477ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.538ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       0.991     1.109    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X60Y25         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.157 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1_reg[61]/Q
                         net (fo=3, routed)           0.096     1.253    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_dat_nn1[61]
    SLICE_X60Y24         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.186     1.351    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X60Y24         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[61]/C
                         clock pessimism             -0.183     1.168    
    SLICE_X60Y24         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.223    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_bt_rem_902_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.080ns (45.977%)  route 0.094ns (54.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.017ns (routing 0.477ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.538ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.017     1.135    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X63Y45         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.183 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902_reg[7]/Q
                         net (fo=7, routed)           0.078     1.261    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_rem_902[7]
    SLICE_X64Y45         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     1.293 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_bt_rem_902[4]_i_1/O
                         net (fo=1, routed)           0.016     1.309    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_bt_rem_902[4]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_bt_rem_902_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.209     1.374    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X64Y45         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_bt_rem_902_reg[4]/C
                         clock pessimism             -0.152     1.222    
    SLICE_X64Y45         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.278    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_bt_rem_902_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.048ns (31.788%)  route 0.103ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.000ns (routing 0.477ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.538ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.000     1.118    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X60Y24         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.166 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[61]/Q
                         net (fo=1, routed)           0.103     1.269    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/mi_c2h_pcie_dsc_cpld\\.wdat[61]
    RAMB36_X6Y4          RAMB36E2                                     r  EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/DINADIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.227     1.392    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/user_clk
    RAMB36_X6Y4          RAMB36E2                                     r  EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.183     1.209    
    RAMB36_X6Y4          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[25])
                                                      0.029     1.238    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.049ns (32.026%)  route 0.104ns (67.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.988ns (routing 0.477ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.538ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       0.988     1.106    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/user_clk
    SLICE_X59Y34         FDSE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.155 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100_reg[7]/Q
                         net (fo=3, routed)           0.104     1.259    EP/xdma_bpu_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X6Y6          RAMB36E2                                     r  EP/xdma_bpu_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.238     1.403    EP/xdma_bpu_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y6          RAMB36E2                                     r  EP/xdma_bpu_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.152     1.251    
    RAMB36_X6Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.023     1.228    EP/xdma_bpu_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/DINADIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.993ns (routing 0.477ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.538ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       0.993     1.111    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/user_clk
    SLICE_X58Y20         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.160 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_din_nn1_reg[58]/Q
                         net (fo=1, routed)           0.140     1.300    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/mi_c2h_pcie_dsc_cpld\\.wdat[58]
    RAMB36_X6Y4          RAMB36E2                                     r  EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.227     1.392    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/user_clk
    RAMB36_X6Y4          RAMB36E2                                     r  EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.152     1.240    
    RAMB36_X6Y4          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                      0.029     1.269    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.048ns (28.402%)  route 0.121ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.093ns (routing 0.477ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.538ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.093     1.211    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X86Y9          FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y9          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.259 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdata_ff_reg[55]/Q
                         net (fo=1, routed)           0.121     1.380    EP/xdma_bpu_i/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[55]
    RAMB36_X8Y0          RAMB36E2                                     r  EP/xdma_bpu_i/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.348     1.513    EP/xdma_bpu_i/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y0          RAMB36E2                                     r  EP/xdma_bpu_i/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.193     1.320    
    RAMB36_X8Y0          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[23])
                                                      0.029     1.349    EP/xdma_bpu_i/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wpl_hdr_adr_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/m_axis_rq_thead_d_ff_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             pcie_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.078ns (47.561%)  route 0.086ns (52.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.086ns (routing 0.477ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.538ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.086     1.204    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X82Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wpl_hdr_adr_ff_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y39         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.252 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wpl_hdr_adr_ff_reg[43]/Q
                         net (fo=1, routed)           0.074     1.326    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/m_axis_rq_thead_d_ff_reg[0][63]_0[38]
    SLICE_X84Y39         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.030     1.356 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/m_axis_rq_thead_d_ff[0][43]_i_1/O
                         net (fo=1, routed)           0.012     1.368    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/m_axis_rq_thead_d_nxt[0]_24[43]
    SLICE_X84Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/m_axis_rq_thead_d_ff_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.278     1.443    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X84Y39         FDRE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/m_axis_rq_thead_d_ff_reg[0][43]/C
                         clock pessimism             -0.162     1.281    
    SLICE_X84Y39         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.337    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/m_axis_rq_thead_d_ff_reg[0][43]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_user_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         16.000      12.000     PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         16.000      14.039     RAMB36_X9Y5    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         16.000      14.039     RAMB36_X9Y5    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         16.000      14.039     RAMB36_X9Y4    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         16.000      14.039     RAMB36_X9Y4    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         16.000      14.039     RAMB36_X6Y5    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         16.000      14.039     RAMB36_X6Y4    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         16.000      14.039     RAMB36_X9Y2    EP/xdma_bpu_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a               1.961         16.000      14.039     RAMB36_X9Y2    EP/xdma_bpu_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a               1.961         16.000      14.039     RAMB36_X8Y13   EP/xdma_bpu_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X6Y4    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y2    EP/xdma_bpu_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y2    EP/xdma_bpu_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y2    EP/xdma_bpu_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X8Y0    EP/xdma_bpu_i/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y4    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y4    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X6Y5    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y2    EP/xdma_bpu_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a               0.980         8.000       7.020      RAMB36_X8Y13   EP/xdma_bpu_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y5    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y5    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y4    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X6Y5    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X6Y4    EP/xdma_bpu_i/inst/ram_top/C2H_PCIE_DSC_CPLD_RAM/the_bram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         8.000       7.020      RAMB36_X9Y2    EP/xdma_bpu_i/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X8Y13   EP/xdma_bpu_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X8Y13   EP/xdma_bpu_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a               0.980         8.000       7.020      RAMB36_X8Y13   EP/xdma_bpu_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a               0.980         8.000       7.020      RAMB36_X6Y6    EP/xdma_bpu_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.374         0.250       0.124      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.226       0.148      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/PIPECLK  0.609         0.354       0.255      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.609         0.318       0.291      PCIE_3_1_X0Y0  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk
  To Clock:  pipe_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.933ns (40.285%)  route 1.383ns (59.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0POWERDOWN[1])
                                                      0.933     3.605 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0POWERDOWN[1]
                         net (fo=2, routed)           1.383     4.988    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxpd_in[1]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXPD[1])
                                                     -0.390    10.095    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.095    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.911ns (39.574%)  route 1.391ns (60.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0POWERDOWN[0])
                                                      0.911     3.583 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0POWERDOWN[0]
                         net (fo=2, routed)           1.391     4.974    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxpd_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXPD[0])
                                                     -0.398    10.087    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.087    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXELECIDLE
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.982ns (41.663%)  route 1.375ns (58.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0ELECIDLE)
                                                      0.982     3.654 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0ELECIDLE
                         net (fo=1, routed)           1.375     5.029    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txelecidle_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXELECIDLE)
                                                     -0.272    10.213    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.898ns (37.605%)  route 1.490ns (62.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0DATA[2])
                                                      0.898     3.570 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0DATA[2]
                         net (fo=1, routed)           1.490     5.060    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[2]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[2])
                                                     -0.173    10.312    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.312    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[10]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.905ns (38.202%)  route 1.464ns (61.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0DATA[10])
                                                      0.905     3.577 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0DATA[10]
                         net (fo=1, routed)           1.464     5.041    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[10]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[10])
                                                     -0.168    10.317    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDETECTRX
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.845ns (35.639%)  route 1.526ns (64.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0RCVRDET)
                                                      0.845     3.517 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0RCVRDET
                         net (fo=1, routed)           1.526     5.043    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdetectrx_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDETECTRX
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDETECTRX)
                                                     -0.163    10.322    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.936ns (40.784%)  route 1.359ns (59.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0DATA[0])
                                                      0.936     3.608 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0DATA[0]
                         net (fo=1, routed)           1.359     4.967    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[0])
                                                     -0.232    10.253    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[6]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.896ns (39.195%)  route 1.390ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0DATA[6])
                                                      0.896     3.568 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0DATA[6]
                         net (fo=1, routed)           1.390     4.958    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[6]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[6])
                                                     -0.231    10.254    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.962ns (41.270%)  route 1.369ns (58.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0DATA[1])
                                                      0.962     3.634 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0DATA[1]
                         net (fo=1, routed)           1.369     5.003    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[1]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[1])
                                                     -0.138    10.347    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
                            (rising edge-triggered cell PCIE_3_1 clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pipe_clk rise@8.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.830ns (37.608%)  route 1.377ns (62.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.672ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.275ns (routing 0.910ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.828ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.275     2.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PIPECLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_PIPECLK_PIPETX0CHARISK[0])
                                                      0.830     3.502 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPETX0CHARISK[0]
                         net (fo=1, routed)           1.377     4.879    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txctrl2_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXCTRL2[0]
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     8.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     8.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         2.041    10.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                                r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism              0.150    10.520    
                         clock uncertainty           -0.035    10.485    
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL2[0])
                                                     -0.245    10.240    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         10.240    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  5.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.079ns (42.473%)  route 0.107ns (57.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.138ns (routing 0.474ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.534ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.138     1.256    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X93Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.305 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=26, routed)          0.091     1.396    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/coeff_reg[18][0]
    SLICE_X94Y72         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     1.426 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/coeff[18]_i_2/O
                         net (fo=1, routed)           0.016     1.442    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/p_1_in[18]
    SLICE_X94Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.351     1.516    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X94Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[18]/C
                         clock pessimism             -0.163     1.353    
    SLICE_X94Y72         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.409    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.078ns (44.828%)  route 0.096ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.133ns (routing 0.474ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.534ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.133     1.251    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X91Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.299 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2]/Q
                         net (fo=5, routed)           0.081     1.380    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync[2]
    SLICE_X93Y72         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.030     1.410 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/FSM_sequential_fsm[0]_i_1/O
                         net (fo=1, routed)           0.015     1.425    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/fsm__0[0]
    SLICE_X93Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.333     1.498    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X93Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism             -0.163     1.335    
    SLICE_X93Y72         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.391    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.048ns (23.881%)  route 0.153ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.134ns (routing 0.474ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.534ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.134     1.252    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X96Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.300 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[14]/Q
                         net (fo=4, routed)           0.153     1.453    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/in7[8]
    SLICE_X95Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.347     1.512    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X95Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]/C
                         clock pessimism             -0.163     1.349    
    SLICE_X95Y71         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.404    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.093ns (49.468%)  route 0.095ns (50.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.133ns (routing 0.474ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.534ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.133     1.251    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/CLK_PCLK
    SLICE_X91Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.299 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[2]/Q
                         net (fo=5, routed)           0.083     1.382    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync[2]
    SLICE_X93Y72         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     1.427 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2/O
                         net (fo=1, routed)           0.012     1.439    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/fsm__0[2]
    SLICE_X93Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.330     1.495    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X93Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism             -0.163     1.332    
    SLICE_X93Y72         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.388    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.147ns (routing 0.474ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.534ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.147     1.265    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X95Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y71         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.314 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[13]/Q
                         net (fo=4, routed)           0.034     1.348    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/in7[7]
    SLICE_X95Y71         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.363 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff[7]_i_1/O
                         net (fo=1, routed)           0.015     1.378    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/p_1_in[7]
    SLICE_X95Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.350     1.515    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X95Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[7]/C
                         clock pessimism             -0.245     1.270    
    SLICE_X95Y71         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.326    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.265ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      1.147ns (routing 0.474ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.534ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.147     1.265    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X95Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.314 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[5]/Q
                         net (fo=2, routed)           0.034     1.348    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg_n_0_[5]
    SLICE_X95Y71         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     1.363 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff[6]_i_1/O
                         net (fo=1, routed)           0.016     1.379    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/p_1_in[6]
    SLICE_X95Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.350     1.515    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X95Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[6]/C
                         clock pessimism             -0.245     1.270    
    SLICE_X95Y71         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.326    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.489ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.134ns (routing 0.474ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.534ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.134     1.252    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X96Y72         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.301 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/coeff_reg[15]/Q
                         net (fo=4, routed)           0.099     1.400    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/in7[9]
    SLICE_X96Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.324     1.489    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/CLK_PCLK
    SLICE_X96Y71         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]/C
                         clock pessimism             -0.199     1.290    
    SLICE_X96Y71         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.346    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_txeq_i/TXEQ_NEW_COEFF_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg/C
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_done_reg/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.134ns (routing 0.474ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.534ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.134     1.252    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X88Y60         FDSE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.301 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg/Q
                         net (fo=3, routed)           0.037     1.338    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/adapt_done_reg
    SLICE_X88Y60         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     1.353 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/adapt_done_i_1/O
                         net (fo=1, routed)           0.016     1.369    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_done
    SLICE_X88Y60         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.328     1.493    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X88Y60         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_done_reg/C
                         clock pessimism             -0.236     1.257    
    SLICE_X88Y60         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.313    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_done_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg/C
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg/D
                            (rising edge-triggered cell FDSE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.134ns (routing 0.474ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.534ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.134     1.252    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X88Y60         FDSE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.301 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg/Q
                         net (fo=3, routed)           0.038     1.339    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/adapt_2nd_reg_0
    SLICE_X88Y60         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.354 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/adapt_2nd_i_1/O
                         net (fo=1, routed)           0.016     1.370    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl_n_0
    SLICE_X88Y60         FDSE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.328     1.493    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X88Y60         FDSE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg/C
                         clock pessimism             -0.236     1.257    
    SLICE_X88Y60         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.313    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_2nd_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pipe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk rise@0.000ns - pipe_clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.064ns (53.782%)  route 0.055ns (46.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.134ns (routing 0.474ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.534ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.134     1.252    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X88Y61         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.301 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]/Q
                         net (fo=5, routed)           0.040     1.341    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/Q[4]
    SLICE_X88Y61         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.356 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/FSM_onehot_fsm[4]_i_1/O
                         net (fo=1, routed)           0.015     1.371    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl_n_1
    SLICE_X88Y61         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y29        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=153, routed)         1.328     1.493    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/CLK_PCLK
    SLICE_X88Y61         FDRE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.236     1.257    
    SLICE_X88Y61         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.313    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a                      4.000         8.000       4.000      PCIE_3_1_X0Y0       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         8.000       5.557      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                      0.550         8.000       7.450      SLICE_X93Y84        EP/xdma_bpu_i/inst/pcie3_ip_i/inst/rxcdrhold_i/phy_rxcdrhold_reg/C
Min Period        n/a     FDRE/C                   n/a                      0.550         8.000       7.450      SLICE_X93Y84        EP/xdma_bpu_i/inst/pcie3_ip_i/inst/rxcdrhold_i/pipe_rx0_elec_idle_reg0_reg/C
Min Period        n/a     FDRE/C                   n/a                      0.550         8.000       7.450      SLICE_X93Y84        EP/xdma_bpu_i/inst/pcie3_ip_i/inst/rxcdrhold_i/pipe_rx0_elec_idle_reg1_reg/C
Min Period        n/a     FDRE/C                   n/a                      0.550         8.000       7.450      SLICE_X93Y79        EP/xdma_bpu_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         8.000       7.450      SLICE_X93Y79        EP/xdma_bpu_i/inst/pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[1]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         4.000       3.725      SLICE_X93Y84        EP/xdma_bpu_i/inst/pcie3_ip_i/inst/rxcdrhold_i/phy_rxcdrhold_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         4.000       3.725      SLICE_X93Y84        EP/xdma_bpu_i/inst/pcie3_ip_i/inst/rxcdrhold_i/pipe_rx0_elec_idle_reg0_reg/C
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         4.000       2.900      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         4.000       3.725      SLICE_X89Y62        EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         4.000       3.725      SLICE_X89Y63        EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_lane[0].phy_rxeq_i/adapt_cnt_reg[10]/C
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.374         0.217       0.157      PCIE_3_1_X0Y0       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.374         0.203       0.171      PCIE_3_1_X0Y0       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK         0.609         0.307       0.302      PCIE_3_1_X0Y0       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK         0.609         0.284       0.325      PCIE_3_1_X0Y0       EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.520         0.017       0.503      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.575         0.030       0.545      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   0.882         0.017       0.865      GTHE3_CHANNEL_X0Y7  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  pcie_user_clk
  To Clock:  clk_out1_tpu_transmit_clock

Setup :           65  Failing Endpoints,  Worst Slack       -0.216ns,  Total Violation       -6.644ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_49_55/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.446ns (56.101%)  route 0.349ns (43.899%))
  Logic Levels:           0  
  Clock Path Skew:        -3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.590ns = ( 3.410 - 4.000 ) 
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.337ns (routing 0.912ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.522ns (routing 0.691ns, distribution 1.831ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.337     2.734    dst_transmit/pkg_dat_pcie_reg_0_63_49_55/WCLK
    SLICE_X78Y62         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_49_55/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y62         RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.446     3.180 r  dst_transmit/pkg_dat_pcie_reg_0_63_49_55/RAME/O
                         net (fo=1, routed)           0.349     3.529    dst_transmit/tx_axis_tdata_right0[53]
    SLICE_X77Y62         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.522     3.410    dst_transmit/clk_out1
    SLICE_X77Y62         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[53]/C
                         clock pessimism              0.000     3.410    
                         clock uncertainty           -0.160     3.250    
    SLICE_X77Y62         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.313    dst_transmit/tx_axis_tdata_right_reg[53]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.529    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_7_13/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.449ns (55.638%)  route 0.358ns (44.362%))
  Logic Levels:           0  
  Clock Path Skew:        -3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.658ns = ( 3.342 - 4.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.247ns (routing 0.912ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.454ns (routing 0.691ns, distribution 1.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.247     2.644    dst_transmit/pkg_dat_pcie_reg_0_63_7_13/WCLK
    SLICE_X75Y68         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_7_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y68         RAMD64E (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.449     3.093 r  dst_transmit/pkg_dat_pcie_reg_0_63_7_13/RAMC/O
                         net (fo=1, routed)           0.358     3.451    dst_transmit/tx_axis_tdata_right0[9]
    SLICE_X75Y66         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.454     3.342    dst_transmit/clk_out1
    SLICE_X75Y66         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[9]/C
                         clock pessimism              0.000     3.342    
                         clock uncertainty           -0.160     3.182    
    SLICE_X75Y66         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     3.242    dst_transmit/tx_axis_tdata_right_reg[9]
  -------------------------------------------------------------------
                         required time                          3.242    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_35_41/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.446ns (56.456%)  route 0.344ns (43.544%))
  Logic Levels:           0  
  Clock Path Skew:        -3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.663ns = ( 3.337 - 4.000 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.249ns (routing 0.912ns, distribution 1.337ns)
  Clock Net Delay (Destination): 2.449ns (routing 0.691ns, distribution 1.758ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.249     2.646    dst_transmit/pkg_dat_pcie_reg_0_63_35_41/WCLK
    SLICE_X75Y61         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_35_41/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y61         RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.446     3.092 r  dst_transmit/pkg_dat_pcie_reg_0_63_35_41/RAME/O
                         net (fo=1, routed)           0.344     3.436    dst_transmit/tx_axis_tdata_right0[39]
    SLICE_X74Y61         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.449     3.337    dst_transmit/clk_out1
    SLICE_X74Y61         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[39]/C
                         clock pessimism              0.000     3.337    
                         clock uncertainty           -0.160     3.177    
    SLICE_X74Y61         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     3.239    dst_transmit/tx_axis_tdata_right_reg[39]
  -------------------------------------------------------------------
                         required time                          3.239    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.458ns (62.912%)  route 0.270ns (37.088%))
  Logic Levels:           0  
  Clock Path Skew:        -3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.579ns = ( 3.421 - 4.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.355ns (routing 0.912ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.533ns (routing 0.691ns, distribution 1.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.355     2.752    dst_transmit/pkg_dat_pcie_reg_0_63_14_20/WCLK
    SLICE_X76Y66         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     3.210 r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMG/O
                         net (fo=1, routed)           0.270     3.480    dst_transmit/tx_axis_tdata_right0[20]
    SLICE_X77Y67         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.533     3.421    dst_transmit/clk_out1
    SLICE_X77Y67         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[20]/C
                         clock pessimism              0.000     3.421    
                         clock uncertainty           -0.160     3.261    
    SLICE_X77Y67         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     3.323    dst_transmit/tx_axis_tdata_right_reg[20]
  -------------------------------------------------------------------
                         required time                          3.323    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.445ns (62.325%)  route 0.269ns (37.675%))
  Logic Levels:           0  
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.585ns = ( 3.415 - 4.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.355ns (routing 0.912ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.527ns (routing 0.691ns, distribution 1.836ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.355     2.752    dst_transmit/pkg_dat_pcie_reg_0_63_14_20/WCLK
    SLICE_X76Y66         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     3.197 r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMB/O
                         net (fo=1, routed)           0.269     3.466    dst_transmit/tx_axis_tdata_right0[15]
    SLICE_X76Y65         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.527     3.415    dst_transmit/clk_out1
    SLICE_X76Y65         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[15]/C
                         clock pessimism              0.000     3.415    
                         clock uncertainty           -0.160     3.255    
    SLICE_X76Y65         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     3.314    dst_transmit/tx_axis_tdata_right_reg[15]
  -------------------------------------------------------------------
                         required time                          3.314    
                         arrival time                          -3.466    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.449ns (62.448%)  route 0.270ns (37.552%))
  Logic Levels:           0  
  Clock Path Skew:        -3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.580ns = ( 3.420 - 4.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.355ns (routing 0.912ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.532ns (routing 0.691ns, distribution 1.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.355     2.752    dst_transmit/pkg_dat_pcie_reg_0_63_14_20/WCLK
    SLICE_X76Y66         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         RAMD64E (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.449     3.201 r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMC/O
                         net (fo=1, routed)           0.270     3.471    dst_transmit/tx_axis_tdata_right0[16]
    SLICE_X76Y67         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.532     3.420    dst_transmit/clk_out1
    SLICE_X76Y67         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[16]/C
                         clock pessimism              0.000     3.420    
                         clock uncertainty           -0.160     3.260    
    SLICE_X76Y67         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     3.319    dst_transmit/tx_axis_tdata_right_reg[16]
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.148ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.446ns (62.291%)  route 0.270ns (37.709%))
  Logic Levels:           0  
  Clock Path Skew:        -3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.581ns = ( 3.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.355ns (routing 0.912ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.531ns (routing 0.691ns, distribution 1.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.355     2.752    dst_transmit/pkg_dat_pcie_reg_0_63_14_20/WCLK
    SLICE_X76Y66         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.446     3.198 r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAME/O
                         net (fo=1, routed)           0.270     3.468    dst_transmit/tx_axis_tdata_right0[18]
    SLICE_X77Y67         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.531     3.419    dst_transmit/clk_out1
    SLICE_X77Y67         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[18]/C
                         clock pessimism              0.000     3.419    
                         clock uncertainty           -0.160     3.259    
    SLICE_X77Y67         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     3.320    dst_transmit/tx_axis_tdata_right_reg[18]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_63_63/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.458ns (62.912%)  route 0.270ns (37.088%))
  Logic Levels:           0  
  Clock Path Skew:        -3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 3.343 - 4.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.260ns (routing 0.912ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.455ns (routing 0.691ns, distribution 1.764ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.260     2.657    dst_transmit/pkg_dat_pcie_reg_0_63_63_63/WCLK
    SLICE_X75Y67         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_63_63/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y67         RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     3.115 r  dst_transmit/pkg_dat_pcie_reg_0_63_63_63/DP/O
                         net (fo=1, routed)           0.270     3.385    dst_transmit/tx_axis_tdata_right0[63]
    SLICE_X75Y66         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.455     3.343    dst_transmit/clk_out1
    SLICE_X75Y66         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[63]/C
                         clock pessimism              0.000     3.343    
                         clock uncertainty           -0.160     3.183    
    SLICE_X75Y66         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     3.242    dst_transmit/tx_axis_tdata_right_reg[63]
  -------------------------------------------------------------------
                         required time                          3.242    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.445ns (62.853%)  route 0.263ns (37.147%))
  Logic Levels:           0  
  Clock Path Skew:        -3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.580ns = ( 3.420 - 4.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.355ns (routing 0.912ns, distribution 1.443ns)
  Clock Net Delay (Destination): 2.532ns (routing 0.691ns, distribution 1.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.355     2.752    dst_transmit/pkg_dat_pcie_reg_0_63_14_20/WCLK
    SLICE_X76Y66         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.445     3.197 r  dst_transmit/pkg_dat_pcie_reg_0_63_14_20/RAMA/O
                         net (fo=1, routed)           0.263     3.460    dst_transmit/tx_axis_tdata_right0[14]
    SLICE_X76Y67         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.532     3.420    dst_transmit/clk_out1
    SLICE_X76Y67         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[14]/C
                         clock pessimism              0.000     3.420    
                         clock uncertainty           -0.160     3.260    
    SLICE_X76Y67         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     3.319    dst_transmit/tx_axis_tdata_right_reg[14]
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_28_34/RAMD/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_tpu_transmit_clock rise@4.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.448ns (62.570%)  route 0.268ns (37.430%))
  Logic Levels:           0  
  Clock Path Skew:        -3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.586ns = ( 3.414 - 4.000 ) 
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.336ns (routing 0.912ns, distribution 1.424ns)
  Clock Net Delay (Destination): 2.526ns (routing 0.691ns, distribution 1.835ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.336     2.733    dst_transmit/pkg_dat_pcie_reg_0_63_28_34/WCLK
    SLICE_X78Y65         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_28_34/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         RAMD64E (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.448     3.181 r  dst_transmit/pkg_dat_pcie_reg_0_63_28_34/RAMD/O
                         net (fo=1, routed)           0.268     3.449    dst_transmit/tx_axis_tdata_right0[31]
    SLICE_X78Y64         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      4.000     4.000 r  
    G10                                               0.000     4.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     4.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     4.325 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     4.376    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.376 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     5.154    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.713     0.441 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     0.813    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.888 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       2.526     3.414    dst_transmit/clk_out1
    SLICE_X78Y64         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[31]/C
                         clock pessimism              0.000     3.414    
                         clock uncertainty           -0.160     3.254    
    SLICE_X78Y64         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     3.313    dst_transmit/tx_axis_tdata_right_reg[31]
  -------------------------------------------------------------------
                         required time                          3.313    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 -0.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.151ns (60.887%)  route 0.097ns (39.113%))
  Logic Levels:           0  
  Clock Path Skew:        -1.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.028ns (routing 0.477ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.405ns, distribution 1.059ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.028     1.146    dst_transmit/pkg_dat_pcie_reg_0_63_0_6/WCLK
    SLICE_X75Y58         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.151     1.297 r  dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAMB/O
                         net (fo=1, routed)           0.097     1.394    dst_transmit/tx_axis_tdata_right0[1]
    SLICE_X74Y58         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.464    -0.407    dst_transmit/clk_out1
    SLICE_X74Y58         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[1]/C
                         clock pessimism              0.000    -0.407    
                         clock uncertainty            0.160    -0.246    
    SLICE_X74Y58         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056    -0.190    dst_transmit/tx_axis_tdata_right_reg[1]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.150ns (60.241%)  route 0.099ns (39.759%))
  Logic Levels:           0  
  Clock Path Skew:        -1.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.067ns (routing 0.477ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.405ns, distribution 1.100ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.067     1.185    dst_transmit/pkg_dat_pcie_reg_0_63_42_48/WCLK
    SLICE_X78Y59         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y59         RAMD64E (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.150     1.335 r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMC/O
                         net (fo=1, routed)           0.099     1.434    dst_transmit/tx_axis_tdata_right0[44]
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.505    -0.366    dst_transmit/clk_out1
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[44]/C
                         clock pessimism              0.000    -0.366    
                         clock uncertainty            0.160    -0.205    
    SLICE_X78Y60         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.150    dst_transmit/tx_axis_tdata_right_reg[44]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAMF/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.152ns (59.843%)  route 0.102ns (40.157%))
  Logic Levels:           0  
  Clock Path Skew:        -1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.028ns (routing 0.477ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.405ns, distribution 1.064ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.028     1.146    dst_transmit/pkg_dat_pcie_reg_0_63_0_6/WCLK
    SLICE_X75Y58         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         RAMD64E (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.152     1.298 r  dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAMF/O
                         net (fo=1, routed)           0.102     1.400    dst_transmit/tx_axis_tdata_right0[5]
    SLICE_X75Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.469    -0.402    dst_transmit/clk_out1
    SLICE_X75Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[5]/C
                         clock pessimism              0.000    -0.402    
                         clock uncertainty            0.160    -0.241    
    SLICE_X75Y60         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.185    dst_transmit/tx_axis_tdata_right_reg[5]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.151ns (59.684%)  route 0.102ns (40.316%))
  Logic Levels:           0  
  Clock Path Skew:        -1.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.067ns (routing 0.477ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.405ns, distribution 1.102ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.067     1.185    dst_transmit/pkg_dat_pcie_reg_0_63_42_48/WCLK
    SLICE_X78Y59         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y59         RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.151     1.336 r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAME/O
                         net (fo=1, routed)           0.102     1.438    dst_transmit/tx_axis_tdata_right0[46]
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.507    -0.364    dst_transmit/clk_out1
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[46]/C
                         clock pessimism              0.000    -0.364    
                         clock uncertainty            0.160    -0.203    
    SLICE_X78Y60         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.147    dst_transmit/tx_axis_tdata_right_reg[46]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAME/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.151ns (60.643%)  route 0.098ns (39.357%))
  Logic Levels:           0  
  Clock Path Skew:        -1.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.028ns (routing 0.477ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.405ns, distribution 1.059ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.028     1.146    dst_transmit/pkg_dat_pcie_reg_0_63_0_6/WCLK
    SLICE_X75Y58         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.151     1.297 r  dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAME/O
                         net (fo=1, routed)           0.098     1.395    dst_transmit/tx_axis_tdata_right0[4]
    SLICE_X74Y58         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.464    -0.407    dst_transmit/clk_out1
    SLICE_X74Y58         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[4]/C
                         clock pessimism              0.000    -0.407    
                         clock uncertainty            0.160    -0.246    
    SLICE_X74Y58         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055    -0.191    dst_transmit/tx_axis_tdata_right_reg[4]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.149ns (58.203%)  route 0.107ns (41.797%))
  Logic Levels:           0  
  Clock Path Skew:        -1.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.067ns (routing 0.477ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.405ns, distribution 1.102ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.067     1.185    dst_transmit/pkg_dat_pcie_reg_0_63_42_48/WCLK
    SLICE_X78Y59         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y59         RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.149     1.334 r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMG/O
                         net (fo=1, routed)           0.107     1.441    dst_transmit/tx_axis_tdata_right0[48]
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.507    -0.364    dst_transmit/clk_out1
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[48]/C
                         clock pessimism              0.000    -0.364    
                         clock uncertainty            0.160    -0.203    
    SLICE_X78Y60         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056    -0.147    dst_transmit/tx_axis_tdata_right_reg[48]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.592ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMD/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.151ns (58.755%)  route 0.106ns (41.245%))
  Logic Levels:           0  
  Clock Path Skew:        -1.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.067ns (routing 0.477ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.405ns, distribution 1.100ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.067     1.185    dst_transmit/pkg_dat_pcie_reg_0_63_42_48/WCLK
    SLICE_X78Y59         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y59         RAMD64E (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.151     1.336 r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMD/O
                         net (fo=1, routed)           0.106     1.442    dst_transmit/tx_axis_tdata_right0[45]
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.505    -0.366    dst_transmit/clk_out1
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[45]/C
                         clock pessimism              0.000    -0.366    
                         clock uncertainty            0.160    -0.205    
    SLICE_X78Y60         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055    -0.150    dst_transmit/tx_axis_tdata_right_reg[45]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.595ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMA/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.151ns (57.414%)  route 0.112ns (42.586%))
  Logic Levels:           0  
  Clock Path Skew:        -1.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.067ns (routing 0.477ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.405ns, distribution 1.102ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.067     1.185    dst_transmit/pkg_dat_pcie_reg_0_63_42_48/WCLK
    SLICE_X78Y59         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y59         RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.151     1.336 r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMA/O
                         net (fo=1, routed)           0.112     1.448    dst_transmit/tx_axis_tdata_right0[42]
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.507    -0.364    dst_transmit/clk_out1
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[42]/C
                         clock pessimism              0.000    -0.364    
                         clock uncertainty            0.160    -0.203    
    SLICE_X78Y60         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.147    dst_transmit/tx_axis_tdata_right_reg[42]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAMG/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.149ns (56.439%)  route 0.115ns (43.561%))
  Logic Levels:           0  
  Clock Path Skew:        -1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.402ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.028ns (routing 0.477ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.405ns, distribution 1.064ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.028     1.146    dst_transmit/pkg_dat_pcie_reg_0_63_0_6/WCLK
    SLICE_X75Y58         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.149     1.295 r  dst_transmit/pkg_dat_pcie_reg_0_63_0_6/RAMG/O
                         net (fo=1, routed)           0.115     1.410    dst_transmit/tx_axis_tdata_right0[6]
    SLICE_X75Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.469    -0.402    dst_transmit/clk_out1
    SLICE_X75Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[6]/C
                         clock pessimism              0.000    -0.402    
                         clock uncertainty            0.160    -0.241    
    SLICE_X75Y60         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.185    dst_transmit/tx_axis_tdata_right_reg[6]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.595ns  (arrival time - required time)
  Source:                 dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            dst_transmit/tx_axis_tdata_right_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tpu_transmit_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_tpu_transmit_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tpu_transmit_clock rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.151ns (57.854%)  route 0.110ns (42.146%))
  Logic Levels:           0  
  Clock Path Skew:        -1.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.067ns (routing 0.477ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.405ns, distribution 1.100ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.067     1.185    dst_transmit/pkg_dat_pcie_reg_0_63_42_48/WCLK
    SLICE_X78Y59         RAMD64E                                      r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y59         RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.151     1.336 r  dst_transmit/pkg_dat_pcie_reg_0_63_42_48/RAMB/O
                         net (fo=1, routed)           0.110     1.446    dst_transmit/tx_axis_tdata_right0[43]
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tpu_transmit_clock rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  CLK_125MHZ_P (IN)
                         net (fo=0)                   0.001     0.001    tpu_transmit_clock/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  tpu_transmit_clock/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    tpu_transmit_clock/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  tpu_transmit_clock/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    tpu_transmit_clock/inst/clk_in1_tpu_transmit_clock
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.074    -2.111 r  tpu_transmit_clock/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.902    tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.871 r  tpu_transmit_clock/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=44354, routed)       1.505    -0.366    dst_transmit/clk_out1
    SLICE_X78Y60         FDRE                                         r  dst_transmit/tx_axis_tdata_right_reg[43]/C
                         clock pessimism              0.000    -0.366    
                         clock uncertainty            0.160    -0.205    
    SLICE_X78Y60         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056    -0.149    dst_transmit/tx_axis_tdata_right_reg[43]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  1.595    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pcie_user_clk
  To Clock:  pcie_user_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.949ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.114ns (6.146%)  route 1.741ns (93.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 18.437 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.830ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.741     4.577    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X90Y19         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.108    18.437    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X90Y19         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]/C
                         clock pessimism              0.206    18.643    
                         clock uncertainty           -0.035    18.608    
    SLICE_X90Y19         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    18.526    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 13.949    

Slack (MET) :             13.955ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[0]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.114ns (6.186%)  route 1.729ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 18.431 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.830ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.729     4.565    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X89Y19         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.102    18.431    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X89Y19         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[0]/C
                         clock pessimism              0.206    18.637    
                         clock uncertainty           -0.035    18.602    
    SLICE_X89Y19         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    18.520    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                 13.955    

Slack (MET) :             13.955ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[1]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.114ns (6.186%)  route 1.729ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 18.431 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.830ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.729     4.565    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X89Y19         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.102    18.431    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X89Y19         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[1]/C
                         clock pessimism              0.206    18.637    
                         clock uncertainty           -0.035    18.602    
    SLICE_X89Y19         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    18.520    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                 13.955    

Slack (MET) :             13.955ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.114ns (6.186%)  route 1.729ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 18.431 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.830ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.729     4.565    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/sys_reset
    SLICE_X89Y19         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.102    18.431    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_clk
    SLICE_X89Y19         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]/C
                         clock pessimism              0.206    18.637    
                         clock uncertainty           -0.035    18.602    
    SLICE_X89Y19         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    18.520    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                 13.955    

Slack (MET) :             13.955ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.114ns (6.186%)  route 1.729ns (93.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 18.431 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.830ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.729     4.565    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X89Y19         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.102    18.431    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X89Y19         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2/C
                         clock pessimism              0.206    18.637    
                         clock uncertainty           -0.035    18.602    
    SLICE_X89Y19         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    18.520    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                 13.955    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.114ns (7.215%)  route 1.466ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 18.443 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.830ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.466     4.302    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X91Y22         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.114    18.443    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X91Y22         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1/C
                         clock pessimism              0.206    18.649    
                         clock uncertainty           -0.035    18.613    
    SLICE_X91Y22         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    18.531    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 14.229    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.114ns (7.215%)  route 1.466ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 18.443 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.830ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.466     4.302    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X91Y22         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.114    18.443    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X91Y22         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3/C
                         clock pessimism              0.206    18.649    
                         clock uncertainty           -0.035    18.613    
    SLICE_X91Y22         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    18.531    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 14.229    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.114ns (7.215%)  route 1.466ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 18.443 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.830ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.466     4.302    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X91Y22         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.114    18.443    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X91Y22         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4/C
                         clock pessimism              0.206    18.649    
                         clock uncertainty           -0.035    18.613    
    SLICE_X91Y22         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    18.531    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 14.229    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.114ns (7.215%)  route 1.466ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 18.443 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.830ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.466     4.302    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X91Y22         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.114    18.443    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X91Y22         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5/C
                         clock pessimism              0.206    18.649    
                         clock uncertainty           -0.035    18.613    
    SLICE_X91Y22         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    18.531    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 14.229    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6/CLR
                            (recovery check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (pcie_user_clk rise@16.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.114ns (7.215%)  route 1.466ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 18.443 - 16.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.325ns (routing 0.912ns, distribution 1.413ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.830ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.325     2.722    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.836 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          1.466     4.302    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X91Y22         FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000    16.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046    16.046    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       2.114    18.443    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X91Y22         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6/C
                         clock pessimism              0.206    18.649    
                         clock uncertainty           -0.035    18.613    
    SLICE_X91Y22         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    18.531    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                 14.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.049ns (17.754%)  route 0.227ns (82.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.075ns (routing 0.477ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.538ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.075     1.193    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.242 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          0.227     1.469    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X83Y4          FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.268     1.433    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X83Y4          FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/C
                         clock pessimism             -0.162     1.271    
    SLICE_X83Y4          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.276    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.049ns (17.754%)  route 0.227ns (82.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.075ns (routing 0.477ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.538ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.075     1.193    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.242 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          0.227     1.469    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X83Y4          FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.268     1.433    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X83Y4          FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]/C
                         clock pessimism             -0.162     1.271    
    SLICE_X83Y4          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.276    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.095ns (routing 0.477ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.538ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.095     1.213    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X87Y58         FDSE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.261 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.242     1.503    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X87Y52         FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.280     1.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X87Y52         FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.195     1.250    
    SLICE_X87Y52         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.048ns (16.552%)  route 0.242ns (83.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.095ns (routing 0.477ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.538ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.095     1.213    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X87Y58         FDSE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.261 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.242     1.503    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/p_0_in
    SLICE_X87Y52         FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.280     1.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/CLK
    SLICE_X87Y52         FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.195     1.250    
    SLICE_X87Y52         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.049ns (11.722%)  route 0.369ns (88.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.075ns (routing 0.477ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.538ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.075     1.193    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.242 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          0.369     1.611    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X86Y5          FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.284     1.449    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X86Y5          FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0/C
                         clock pessimism             -0.162     1.287    
    SLICE_X86Y5          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.292    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.049ns (11.722%)  route 0.369ns (88.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.075ns (routing 0.477ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.538ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.075     1.193    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_clk
    SLICE_X81Y8          FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.242 f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/Q
                         net (fo=28, routed)          0.369     1.611    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X86Y5          FDCE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.284     1.449    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X86Y5          FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1/C
                         clock pessimism             -0.162     1.287    
    SLICE_X86Y5          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.292    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.048ns (9.006%)  route 0.485ns (90.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.477ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.538ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.023     1.141    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X73Y16         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.189 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=22, routed)          0.485     1.674    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X77Y40         FDPE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.258     1.423    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X77Y40         FDPE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]/C
                         clock pessimism             -0.151     1.272    
    SLICE_X77Y40         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.277    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.048ns (9.006%)  route 0.485ns (90.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.477ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.538ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.023     1.141    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X73Y16         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.189 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=22, routed)          0.485     1.674    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X77Y40         FDPE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.258     1.423    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X77Y40         FDPE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep/C
                         clock pessimism             -0.151     1.272    
    SLICE_X77Y40         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.277    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.048ns (9.006%)  route 0.485ns (90.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.477ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.538ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.023     1.141    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X73Y16         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.189 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=22, routed)          0.485     1.674    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X77Y40         FDPE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.258     1.423    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X77Y40         FDPE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0/C
                         clock pessimism             -0.151     1.272    
    SLICE_X77Y40         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.277    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1/PRE
                            (removal check against rising-edge clock pcie_user_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_user_clk rise@0.000ns - pcie_user_clk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.048ns (9.006%)  route 0.485ns (90.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.477ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.538ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.023     1.141    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_clk
    SLICE_X73Y16         FDCE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y16         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.189 r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[2]/Q
                         net (fo=22, routed)          0.485     1.674    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_1[0]
    SLICE_X77Y40         FDPE                                         f  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pcie_user_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y7   GTHE3_CHANNEL                0.000     0.000 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X0Y28        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X2Y0 (CLOCK_ROOT)    net (fo=13264, routed)       1.258     1.423    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/user_clk
    SLICE_X77Y40         FDPE                                         r  EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1/C
                         clock pessimism             -0.151     1.272    
    SLICE_X77Y40         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                      0.005     1.277    EP/xdma_bpu_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.114ns (12.766%)  route 0.779ns (87.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.749ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.779     3.735    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X96Y106        FDPE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.838    12.376    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y106        FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]/C
                         clock pessimism              0.344    12.720    
                         clock uncertainty           -0.035    12.685    
    SLICE_X96Y106        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    12.603    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.114ns (12.766%)  route 0.779ns (87.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.376ns = ( 12.376 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.749ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.779     3.735    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X96Y106        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.838    12.376    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y106        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.344    12.720    
                         clock uncertainty           -0.035    12.685    
    SLICE_X96Y106        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.603    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -3.735    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.114ns (12.737%)  route 0.781ns (87.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.749ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.781     3.737    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X95Y105        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.840    12.378    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism              0.405    12.783    
                         clock uncertainty           -0.035    12.748    
    SLICE_X95Y105        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.666    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.114ns (12.737%)  route 0.781ns (87.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.749ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.781     3.737    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X95Y105        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.840    12.378    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism              0.405    12.783    
                         clock uncertainty           -0.035    12.748    
    SLICE_X95Y105        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    12.666    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.114ns (12.737%)  route 0.781ns (87.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.749ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.781     3.737    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X95Y105        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.840    12.378    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism              0.405    12.783    
                         clock uncertainty           -0.035    12.748    
    SLICE_X95Y105        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.666    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.114ns (12.737%)  route 0.781ns (87.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.749ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.781     3.737    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X95Y105        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.840    12.378    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.405    12.783    
                         clock uncertainty           -0.035    12.748    
    SLICE_X95Y105        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.666    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.114ns (12.737%)  route 0.781ns (87.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.749ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.781     3.737    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X95Y105        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.840    12.378    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.405    12.783    
                         clock uncertainty           -0.035    12.748    
    SLICE_X95Y105        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.666    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.114ns (12.737%)  route 0.781ns (87.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 12.378 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.749ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.781     3.737    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X95Y105        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.840    12.378    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.405    12.783    
                         clock uncertainty           -0.035    12.748    
    SLICE_X95Y105        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    12.666    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.929ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.114ns (13.735%)  route 0.716ns (86.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 12.375 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.749ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.716     3.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X96Y105        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.837    12.375    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.344    12.719    
                         clock uncertainty           -0.035    12.684    
    SLICE_X96Y105        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.602    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  8.929    

Slack (MET) :             8.929ns  (required time - arrival time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.114ns (13.735%)  route 0.716ns (86.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 12.375 - 10.000 ) 
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.827ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.749ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.445    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          2.082     2.842    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.956 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.716     3.672    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X96Y105        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X0Y3                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209    10.209 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.255    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.538 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.837    12.375    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X96Y105        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.344    12.719    
                         clock uncertainty           -0.035    12.684    
    SLICE_X96Y105        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.602    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  8.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.049ns (15.909%)  route 0.259ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.475ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.259     1.519    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y103        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.107     1.525    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]/C
                         clock pessimism             -0.235     1.291    
    SLICE_X99Y103        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.296    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.049ns (15.909%)  route 0.259ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.475ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.259     1.519    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y103        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.107     1.525    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]/C
                         clock pessimism             -0.235     1.291    
    SLICE_X99Y103        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.296    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.049ns (15.909%)  route 0.259ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.475ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.259     1.519    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y103        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.107     1.525    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y103        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism             -0.235     1.291    
    SLICE_X99Y103        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.296    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.049ns (15.909%)  route 0.259ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.475ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.259     1.519    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.105     1.523    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]/C
                         clock pessimism             -0.235     1.288    
    SLICE_X99Y104        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.293    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.049ns (15.909%)  route 0.259ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.475ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.259     1.519    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.105     1.523    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]/C
                         clock pessimism             -0.235     1.288    
    SLICE_X99Y104        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.293    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.049ns (15.909%)  route 0.259ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.475ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.259     1.519    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.105     1.523    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism             -0.235     1.288    
    SLICE_X99Y104        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.293    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.049ns (15.909%)  route 0.259ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.475ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.259     1.519    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.105     1.523    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.235     1.288    
    SLICE_X99Y104        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.293    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.049ns (15.909%)  route 0.259ns (84.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.523ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.475ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.259     1.519    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.105     1.523    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism             -0.235     1.288    
    SLICE_X99Y104        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     1.293    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.049ns (15.605%)  route 0.265ns (84.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.475ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.265     1.525    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDCE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.108     1.526    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]/C
                         clock pessimism             -0.235     1.292    
    SLICE_X99Y104        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.297    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/FSM_onehot_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.049ns (15.605%)  route 0.265ns (84.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.927ns (routing 0.419ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.475ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.184    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          0.927     1.211    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X95Y100        FDCE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.260 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/rrst_n_r_reg_reg/Q
                         net (fo=26, routed)          0.265     1.525    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/phy_rrst_n
    SLICE_X99Y104        FDPE                                         f  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    EP/sys_clk_p
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  EP/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.288    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X3Y1 (CLOCK_ROOT)    net (fo=75, routed)          1.108     1.526    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/sync_reg[0]
    SLICE_X99Y104        FDPE                                         r  EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.235     1.292    
    SLICE_X99Y104        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.297    EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.228    





