[Sim]
NumCore = 8
NumMemChannels = 8
NumNoCChannels = 6
ActiveCores = 1,1,1,1,1,1,1,1
ActiveMem = 1,0,1,0,1,0,1,0
MaxInst = 8192
NumNodesPerChannel = 8,8,8,8,8,8
RoutingAlgoPerChannel = 0,0,0,0,0,0
NumRepeatersPerChannel = 12,12,12,12,12,12
MemConnectNodes = 0
MaxLevel = 2
MaxPrivateCacheType = 2
Path = src/
LogConfig = input/log.cfg
LogPath = .
Preload = False
PreloadLevel = 1
TestGen = False
StatsFile = stats
PacketPoolSize = 10000
TransactionPoolSize = 10000
FixedLatencyPacketPoolSize = 10000
SHRPoolSize = 10000
LogFile = TransactionLog
AddressLogFile = AddressLog
SimTime = 10000000
TraceConfigFile = input/trace.cfg
NoCache = True
CPUSim = False
LSPortNo = 1
NOCTimeout = 2000

[Hierarchy]
CoreCFG_0 = input/core.cfg
Cache_0_L1I = input/L1I.cfg
Cache_0_L1D = input/L1D.cfg
Cache_0_L2 = input/L2.cfg
Cache_slice-0_L3 = input/L3.cfg

CoreCFG_1 = input/core.cfg
Cache_1_L1I = input/L1I.cfg
Cache_1_L1D = input/L1D.cfg
Cache_1_L2 = input/L2.cfg
Cache_slice-1_L3 = input/L3.cfg

CoreCFG_2 = input/core.cfg
Cache_2_L1I = input/L1I.cfg
Cache_2_L1D = input/L1D.cfg
Cache_2_L2 = input/L2.cfg
Cache_slice-2_L3 = input/L3.cfg

CoreCFG_3 = input/core.cfg
Cache_3_L1I = input/L1I.cfg
Cache_3_L1D = input/L1D.cfg
Cache_3_L2 = input/L2.cfg
Cache_slice-3_L3 = input/L3.cfg

CoreCFG_4 = input/core.cfg
Cache_4_L1I = input/L1I.cfg
Cache_4_L1D = input/L1D.cfg
Cache_4_L2 = input/L2.cfg
Cache_slice-4_L3 = input/L3.cfg

CoreCFG_5 = input/core.cfg
Cache_5_L1I = input/L1I.cfg
Cache_5_L1D = input/L1D.cfg
Cache_5_L2 = input/L2.cfg
Cache_slice-5_L3 = input/L3.cfg

CoreCFG_6 = input/core.cfg
Cache_6_L1I = input/L1I.cfg
Cache_6_L1D = input/L1D.cfg
Cache_6_L2 = input/L2.cfg
Cache_slice-6_L3 = input/L3.cfg

CoreCFG_7 = input/core.cfg
Cache_7_L1I = input/L1I.cfg
Cache_7_L1D = input/L1D.cfg
Cache_7_L2 = input/L2.cfg
Cache_slice-7_L3 = input/L3.cfg

MM_0 = input/storage.cfg
MM_1 = input/storage.cfg
MM_2 = input/storage.cfg
MM_3 = input/storage.cfg
MM_4 = input/storage.cfg
MM_5 = input/storage.cfg
MM_6 = input/storage.cfg
MM_7 = input/storage.cfg

TopologyStruct = src/input/topology.cfg
L3Slices = 8

[Trace]
CoreTrace_0 = trace/rdbw
CoreTrace_1 = trace/rdbw
CoreTrace_2 = trace/rdbw
CoreTrace_3 = trace/rdbw
CoreTrace_4 = trace/rdbw
CoreTrace_5 = trace/rdbw
CoreTrace_6 = trace/rdbw
CoreTrace_7 = trace/rdbw

[Setting]
Layers = 1
