Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  8 18:17:21 2022
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.295      -27.943                     34                 6029        0.246        0.000                      0                 6029        3.750        0.000                       0                  1002  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.295      -27.943                     34                 6029        0.246        0.000                      0                 6029        3.750        0.000                       0                  1002  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           34  Failing Endpoints,  Worst Slack       -1.295ns,  Total Violation      -27.943ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.295ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.266ns  (logic 4.105ns (36.437%)  route 7.161ns (63.563%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=6 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.868 r  processor/datapath/alu/t_u_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.868    processor/datapath/alu/t_u_sum_carry__1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.985 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.985    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  processor/datapath/alu/t_u_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.102    processor/datapath/alu/t_u_sum_carry__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.219 r  processor/datapath/alu/t_u_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/datapath/alu/t_u_sum_carry__4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.336 r  processor/datapath/alu/t_u_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.336    processor/datapath/alu/t_u_sum_carry__5_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.651 r  processor/datapath/alu/t_u_sum_carry__6/O[3]
                         net (fo=1, routed)           0.457    12.108    processor/control_unit/t_u_sum[31]
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.307    12.415 r  processor/control_unit/h_reg[31]_i_3/O
                         net (fo=3, routed)           0.576    12.991    processor/control_unit/h_reg[31]_i_3_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I2_O)        0.124    13.115 r  processor/control_unit/mir_reg[33]_i_16/O
                         net (fo=2, routed)           0.309    13.424    processor/control_unit/mir_reg[33]_i_16_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.548 f  processor/control_unit/mir_reg[33]_i_8/O
                         net (fo=3, routed)           0.872    14.420    processor/control_unit/mir_reg[33]_i_8_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.124    14.544 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          0.996    15.540    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.118    15.658 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           0.443    16.101    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.326    16.427 r  processor/control_unit/mir_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    16.427    processor/control_unit/control_store/words[511]_0[14]
    SLICE_X4Y71          FDRE                                         r  processor/control_unit/mir_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.492    14.863    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  processor/control_unit/mir_reg_reg[14]/C
                         clock pessimism              0.272    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.031    15.131    processor/control_unit/mir_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -16.427    
  -------------------------------------------------------------------
                         slack                                 -1.295    

Slack (VIOLATED) :        -1.293ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.262ns  (logic 4.105ns (36.450%)  route 7.157ns (63.550%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=6 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.868 r  processor/datapath/alu/t_u_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.868    processor/datapath/alu/t_u_sum_carry__1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.985 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.985    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  processor/datapath/alu/t_u_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.102    processor/datapath/alu/t_u_sum_carry__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.219 r  processor/datapath/alu/t_u_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/datapath/alu/t_u_sum_carry__4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.336 r  processor/datapath/alu/t_u_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.336    processor/datapath/alu/t_u_sum_carry__5_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.651 r  processor/datapath/alu/t_u_sum_carry__6/O[3]
                         net (fo=1, routed)           0.457    12.108    processor/control_unit/t_u_sum[31]
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.307    12.415 r  processor/control_unit/h_reg[31]_i_3/O
                         net (fo=3, routed)           0.576    12.991    processor/control_unit/h_reg[31]_i_3_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I2_O)        0.124    13.115 r  processor/control_unit/mir_reg[33]_i_16/O
                         net (fo=2, routed)           0.309    13.424    processor/control_unit/mir_reg[33]_i_16_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.548 f  processor/control_unit/mir_reg[33]_i_8/O
                         net (fo=3, routed)           0.872    14.420    processor/control_unit/mir_reg[33]_i_8_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.124    14.544 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          0.996    15.540    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X5Y71          LUT4 (Prop_lut4_I3_O)        0.118    15.658 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           0.439    16.097    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I0_O)        0.326    16.423 r  processor/control_unit/mir_reg[35]_i_1/O
                         net (fo=1, routed)           0.000    16.423    processor/control_unit/control_store/words[511]_0[35]
    SLICE_X4Y71          FDRE                                         r  processor/control_unit/mir_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.492    14.863    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  processor/control_unit/mir_reg_reg[35]/C
                         clock pessimism              0.272    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.029    15.129    processor/control_unit/mir_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                 -1.293    

Slack (VIOLATED) :        -1.289ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 3.909ns (34.715%)  route 7.351ns (65.285%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=5 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.868 r  processor/datapath/alu/t_u_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.868    processor/datapath/alu/t_u_sum_carry__1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.985 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.985    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  processor/datapath/alu/t_u_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.102    processor/datapath/alu/t_u_sum_carry__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.219 r  processor/datapath/alu/t_u_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/datapath/alu/t_u_sum_carry__4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.336 r  processor/datapath/alu/t_u_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.336    processor/datapath/alu/t_u_sum_carry__5_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.651 r  processor/datapath/alu/t_u_sum_carry__6/O[3]
                         net (fo=1, routed)           0.457    12.108    processor/control_unit/t_u_sum[31]
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.307    12.415 r  processor/control_unit/h_reg[31]_i_3/O
                         net (fo=3, routed)           0.576    12.991    processor/control_unit/h_reg[31]_i_3_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I2_O)        0.124    13.115 r  processor/control_unit/mir_reg[33]_i_16/O
                         net (fo=2, routed)           0.309    13.424    processor/control_unit/mir_reg[33]_i_16_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.548 f  processor/control_unit/mir_reg[33]_i_8/O
                         net (fo=3, routed)           0.872    14.420    processor/control_unit/mir_reg[33]_i_8_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.124    14.544 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          0.829    15.373    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I5_O)        0.124    15.497 r  processor/control_unit/mir_reg[21]_i_4/O
                         net (fo=1, routed)           0.800    16.297    processor/control_unit/mir_reg[21]_i_4_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124    16.421 r  processor/control_unit/mir_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    16.421    processor/control_unit/control_store/words[511]_0[21]
    SLICE_X4Y71          FDRE                                         r  processor/control_unit/mir_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.492    14.863    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  processor/control_unit/mir_reg_reg[21]/C
                         clock pessimism              0.272    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.032    15.132    processor/control_unit/mir_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -16.421    
  -------------------------------------------------------------------
                         slack                                 -1.289    

Slack (VIOLATED) :        -1.281ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.236ns  (logic 3.567ns (31.746%)  route 7.669ns (68.254%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.074 r  processor/datapath/alu/t_u_sum_carry__1/O[1]
                         net (fo=1, routed)           0.499    11.572    processor/control_unit/t_u_sum[9]
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.306    11.878 r  processor/control_unit/h_reg[17]_i_2/O
                         net (fo=4, routed)           1.230    13.108    processor/control_unit/h_reg[17]_i_2_n_0
    SLICE_X9Y75          LUT4 (Prop_lut4_I2_O)        0.152    13.260 r  processor/control_unit/mir_reg[29]_i_22/O
                         net (fo=1, routed)           0.647    13.907    processor/control_unit/mir_reg[29]_i_22_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.332    14.239 f  processor/control_unit/mir_reg[29]_i_10/O
                         net (fo=4, routed)           0.693    14.933    processor/control_unit/mir_reg[29]_i_10_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124    15.057 r  processor/control_unit/mir_reg[31]_i_12/O
                         net (fo=1, routed)           0.403    15.460    processor/control_unit/mir_reg[31]_i_12_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I0_O)        0.124    15.584 r  processor/control_unit/mir_reg[31]_i_3/O
                         net (fo=1, routed)           0.689    16.272    processor/control_unit/mir_reg[31]_i_3_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.124    16.396 r  processor/control_unit/mir_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    16.396    processor/control_unit/control_store/words[511]_0[31]
    SLICE_X7Y76          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.489    14.860    processor/control_unit/clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/C
                         clock pessimism              0.259    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.031    15.115    processor/control_unit/mir_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -16.396    
  -------------------------------------------------------------------
                         slack                                 -1.281    

Slack (VIOLATED) :        -1.264ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 3.909ns (34.831%)  route 7.314ns (65.169%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.868 r  processor/datapath/alu/t_u_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.868    processor/datapath/alu/t_u_sum_carry__1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.985 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.985    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  processor/datapath/alu/t_u_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.102    processor/datapath/alu/t_u_sum_carry__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.219 r  processor/datapath/alu/t_u_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/datapath/alu/t_u_sum_carry__4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.336 r  processor/datapath/alu/t_u_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.336    processor/datapath/alu/t_u_sum_carry__5_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.651 r  processor/datapath/alu/t_u_sum_carry__6/O[3]
                         net (fo=1, routed)           0.457    12.108    processor/control_unit/t_u_sum[31]
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.307    12.415 r  processor/control_unit/h_reg[31]_i_3/O
                         net (fo=3, routed)           0.576    12.991    processor/control_unit/h_reg[31]_i_3_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I2_O)        0.124    13.115 r  processor/control_unit/mir_reg[33]_i_16/O
                         net (fo=2, routed)           0.309    13.424    processor/control_unit/mir_reg[33]_i_16_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.548 f  processor/control_unit/mir_reg[33]_i_8/O
                         net (fo=3, routed)           0.872    14.420    processor/control_unit/mir_reg[33]_i_8_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.124    14.544 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          0.996    15.540    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X5Y71          LUT5 (Prop_lut5_I3_O)        0.124    15.664 r  processor/control_unit/mir_reg[2]_i_6/O
                         net (fo=1, routed)           0.595    16.259    processor/control_unit/mir_reg[2]_i_6_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.124    16.383 r  processor/control_unit/mir_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.383    processor/control_unit/control_store/words[511]_0[2]
    SLICE_X3Y70          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.495    14.866    processor/control_unit/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.029    15.119    processor/control_unit/mir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -16.383    
  -------------------------------------------------------------------
                         slack                                 -1.264    

Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.189ns  (logic 3.909ns (34.935%)  route 7.280ns (65.064%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=5 LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.868 r  processor/datapath/alu/t_u_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.868    processor/datapath/alu/t_u_sum_carry__1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.985 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.985    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  processor/datapath/alu/t_u_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.102    processor/datapath/alu/t_u_sum_carry__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.219 r  processor/datapath/alu/t_u_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/datapath/alu/t_u_sum_carry__4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.336 r  processor/datapath/alu/t_u_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.336    processor/datapath/alu/t_u_sum_carry__5_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.651 r  processor/datapath/alu/t_u_sum_carry__6/O[3]
                         net (fo=1, routed)           0.457    12.108    processor/control_unit/t_u_sum[31]
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.307    12.415 r  processor/control_unit/h_reg[31]_i_3/O
                         net (fo=3, routed)           0.576    12.991    processor/control_unit/h_reg[31]_i_3_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I2_O)        0.124    13.115 r  processor/control_unit/mir_reg[33]_i_16/O
                         net (fo=2, routed)           0.309    13.424    processor/control_unit/mir_reg[33]_i_16_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.548 f  processor/control_unit/mir_reg[33]_i_8/O
                         net (fo=3, routed)           0.872    14.420    processor/control_unit/mir_reg[33]_i_8_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.124    14.544 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          0.692    15.236    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124    15.360 f  processor/control_unit/mir_reg[3]_i_2/O
                         net (fo=1, routed)           0.866    16.226    processor/control_unit/mir_reg[3]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.124    16.350 r  processor/control_unit/mir_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.350    processor/control_unit/control_store/words[511]_0[3]
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.493    14.864    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
                         clock pessimism              0.296    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X4Y69          FDSE (Setup_fdse_C_D)        0.032    15.157    processor/control_unit/mir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 3.671ns (32.922%)  route 7.480ns (67.078%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT4=6 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.868 r  processor/datapath/alu/t_u_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.868    processor/datapath/alu/t_u_sum_carry__1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.183 r  processor/datapath/alu/t_u_sum_carry__2/O[3]
                         net (fo=1, routed)           0.484    11.667    processor/control_unit/t_u_sum[15]
    SLICE_X9Y70          LUT5 (Prop_lut5_I0_O)        0.307    11.974 r  processor/control_unit/h_reg[23]_i_2/O
                         net (fo=4, routed)           0.820    12.794    processor/control_unit/h_reg[23]_i_2_n_0
    SLICE_X9Y72          LUT4 (Prop_lut4_I2_O)        0.152    12.946 r  processor/control_unit/mir_reg[29]_i_19/O
                         net (fo=1, routed)           0.809    13.755    processor/control_unit/mir_reg[29]_i_19_n_0
    SLICE_X10Y73         LUT4 (Prop_lut4_I1_O)        0.326    14.081 r  processor/control_unit/mir_reg[29]_i_9/O
                         net (fo=4, routed)           0.684    14.765    processor/control_unit/mir_reg[29]_i_9_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124    14.889 r  processor/control_unit/mir_reg[32]_i_10/O
                         net (fo=1, routed)           0.549    15.438    processor/control_unit/mir_reg[32]_i_10_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I0_O)        0.124    15.562 r  processor/control_unit/mir_reg[32]_i_6/O
                         net (fo=1, routed)           0.625    16.187    processor/control_unit/mir_reg[32]_i_6_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124    16.311 r  processor/control_unit/mir_reg[32]_i_1/O
                         net (fo=1, routed)           0.000    16.311    processor/control_unit/control_store/words[511]_0[32]
    SLICE_X7Y74          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.487    14.858    processor/control_unit/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.031    15.126    processor/control_unit/mir_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -16.311    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.172ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.125ns  (logic 3.909ns (35.138%)  route 7.216ns (64.862%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=5 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.868 r  processor/datapath/alu/t_u_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.868    processor/datapath/alu/t_u_sum_carry__1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.985 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.985    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  processor/datapath/alu/t_u_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.102    processor/datapath/alu/t_u_sum_carry__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.219 r  processor/datapath/alu/t_u_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/datapath/alu/t_u_sum_carry__4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.336 r  processor/datapath/alu/t_u_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.336    processor/datapath/alu/t_u_sum_carry__5_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.651 r  processor/datapath/alu/t_u_sum_carry__6/O[3]
                         net (fo=1, routed)           0.457    12.108    processor/control_unit/t_u_sum[31]
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.307    12.415 r  processor/control_unit/h_reg[31]_i_3/O
                         net (fo=3, routed)           0.576    12.991    processor/control_unit/h_reg[31]_i_3_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I2_O)        0.124    13.115 r  processor/control_unit/mir_reg[33]_i_16/O
                         net (fo=2, routed)           0.309    13.424    processor/control_unit/mir_reg[33]_i_16_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.548 f  processor/control_unit/mir_reg[33]_i_8/O
                         net (fo=3, routed)           0.872    14.420    processor/control_unit/mir_reg[33]_i_8_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.124    14.544 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          0.850    15.394    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.124    15.518 f  processor/control_unit/mir_reg[4]_i_2/O
                         net (fo=1, routed)           0.643    16.161    processor/control_unit/mir_reg[4]_i_2_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.124    16.285 r  processor/control_unit/mir_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.285    processor/control_unit/control_store/words[511]_0[4]
    SLICE_X7Y76          FDRE                                         r  processor/control_unit/mir_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.489    14.860    processor/control_unit/clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  processor/control_unit/mir_reg_reg[4]/C
                         clock pessimism              0.259    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.029    15.113    processor/control_unit/mir_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                 -1.172    

Slack (VIOLATED) :        -1.165ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.014ns  (logic 3.785ns (34.366%)  route 7.229ns (65.634%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.868 r  processor/datapath/alu/t_u_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.868    processor/datapath/alu/t_u_sum_carry__1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.985 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.985    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  processor/datapath/alu/t_u_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.102    processor/datapath/alu/t_u_sum_carry__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.219 r  processor/datapath/alu/t_u_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/datapath/alu/t_u_sum_carry__4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.336 r  processor/datapath/alu/t_u_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.336    processor/datapath/alu/t_u_sum_carry__5_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.651 r  processor/datapath/alu/t_u_sum_carry__6/O[3]
                         net (fo=1, routed)           0.457    12.108    processor/control_unit/t_u_sum[31]
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.307    12.415 r  processor/control_unit/h_reg[31]_i_3/O
                         net (fo=3, routed)           0.576    12.991    processor/control_unit/h_reg[31]_i_3_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I2_O)        0.124    13.115 r  processor/control_unit/mir_reg[33]_i_16/O
                         net (fo=2, routed)           0.309    13.424    processor/control_unit/mir_reg[33]_i_16_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.548 f  processor/control_unit/mir_reg[33]_i_8/O
                         net (fo=3, routed)           0.872    14.420    processor/control_unit/mir_reg[33]_i_8_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.124    14.544 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          0.880    15.424    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I4_O)        0.124    15.548 r  processor/control_unit/mir_reg[1]_i_1/O
                         net (fo=1, routed)           0.626    16.174    processor/control_unit/control_store/words[511]_0[1]
    SLICE_X3Y70          FDRE                                         r  processor/control_unit/mir_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.495    14.866    processor/control_unit/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  processor/control_unit/mir_reg_reg[1]/C
                         clock pessimism              0.259    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)       -0.081    15.009    processor/control_unit/mir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -16.174    
  -------------------------------------------------------------------
                         slack                                 -1.165    

Slack (VIOLATED) :        -1.150ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/control_unit/mir_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.038ns  (logic 3.909ns (35.414%)  route 7.129ns (64.586%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.609     5.160    processor/control_unit/clk_IBUF_BUFG
    SLICE_X4Y69          FDSE                                         r  processor/control_unit/mir_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDSE (Prop_fdse_C_Q)         0.456     5.616 r  processor/control_unit/mir_reg_reg[3]/Q
                         net (fo=113, routed)         1.097     6.714    processor/control_unit/mir_reg_reg_n_0_[3]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     6.838 f  processor/control_unit/b_bus_i_3/O
                         net (fo=2, routed)           0.563     7.401    processor/datapath/sel0__0[2]
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.153     7.554 f  processor/datapath/b_bus__0/O
                         net (fo=1, routed)           0.583     8.137    processor/datapath/b_bus__0_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.327     8.464 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.166     8.630    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     8.754 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          0.661     9.415    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X9Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.539 r  processor/control_unit/t_u_sum_carry_i_12/O
                         net (fo=3, routed)           0.438     9.977    processor/control_unit/t_operand_b[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.124    10.101 r  processor/control_unit/t_u_sum_carry_i_7/O
                         net (fo=1, routed)           0.000    10.101    processor/datapath/alu/h_reg[8]_i_2[1]
    SLICE_X8Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  processor/datapath/alu/t_u_sum_carry/CO[3]
                         net (fo=1, routed)           0.000    10.634    processor/datapath/alu/t_u_sum_carry_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  processor/datapath/alu/t_u_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.751    processor/datapath/alu/t_u_sum_carry__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.868 r  processor/datapath/alu/t_u_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.868    processor/datapath/alu/t_u_sum_carry__1_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.985 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.985    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.102 r  processor/datapath/alu/t_u_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.102    processor/datapath/alu/t_u_sum_carry__3_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.219 r  processor/datapath/alu/t_u_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.219    processor/datapath/alu/t_u_sum_carry__4_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.336 r  processor/datapath/alu/t_u_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.336    processor/datapath/alu/t_u_sum_carry__5_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.651 r  processor/datapath/alu/t_u_sum_carry__6/O[3]
                         net (fo=1, routed)           0.457    12.108    processor/control_unit/t_u_sum[31]
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.307    12.415 r  processor/control_unit/h_reg[31]_i_3/O
                         net (fo=3, routed)           0.576    12.991    processor/control_unit/h_reg[31]_i_3_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I2_O)        0.124    13.115 r  processor/control_unit/mir_reg[33]_i_16/O
                         net (fo=2, routed)           0.309    13.424    processor/control_unit/mir_reg[33]_i_16_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.548 f  processor/control_unit/mir_reg[33]_i_8/O
                         net (fo=3, routed)           0.872    14.420    processor/control_unit/mir_reg[33]_i_8_n_0
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.124    14.544 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          0.740    15.283    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I0_O)        0.124    15.407 r  processor/control_unit/mir_reg[29]_i_3/O
                         net (fo=1, routed)           0.667    16.074    processor/control_unit/mir_reg[29]_i_3_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124    16.198 r  processor/control_unit/mir_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    16.198    processor/control_unit/control_store/words[511]_0[29]
    SLICE_X9Y76          FDRE                                         r  processor/control_unit/mir_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        1.422    14.793    processor/control_unit/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  processor/control_unit/mir_reg_reg[29]/C
                         clock pessimism              0.259    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.031    15.048    processor/control_unit/mir_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -16.198    
  -------------------------------------------------------------------
                         slack                                 -1.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_out/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.856%)  route 0.188ns (57.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.588     1.501    processor/datapath/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  processor/datapath/mdr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  processor/datapath/mdr_reg_reg[2]/Q
                         net (fo=3, routed)           0.188     1.830    buffer_out/temp_reg[7]_0[2]
    SLICE_X4Y55          FDRE                                         r  buffer_out/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.860     2.018    buffer_out/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  buffer_out/temp_reg[2]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X4Y55          FDRE (Hold_fdre_C_D)         0.066     1.584    buffer_out/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 processor/datapath/mar_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/datapath/mdr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.547%)  route 0.175ns (48.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.555     1.468    processor/datapath/clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  processor/datapath/mar_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  processor/datapath/mar_reg_reg[8]/Q
                         net (fo=33, routed)          0.175     1.784    processor/control_unit/mar_reg[0]
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  processor/control_unit/mdr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    processor/datapath/mdr_reg_reg[31]_1[4]
    SLICE_X11Y66         FDRE                                         r  processor/datapath/mdr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.825     1.983    processor/datapath/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  processor/datapath/mdr_reg_reg[4]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X11Y66         FDRE (Hold_fdre_C_D)         0.092     1.576    processor/datapath/mdr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_out/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.837%)  route 0.196ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.585     1.498    processor/datapath/clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  processor/datapath/mdr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  processor/datapath/mdr_reg_reg[7]/Q
                         net (fo=3, routed)           0.196     1.836    buffer_out/temp_reg[7]_0[7]
    SLICE_X4Y61          FDRE                                         r  buffer_out/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.858     2.016    buffer_out/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  buffer_out/temp_reg[7]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.066     1.582    buffer_out/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp_ar_ram/mem_reg_r2_448_511_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.231%)  route 0.497ns (72.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.589     1.502    processor/datapath/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  processor/datapath/mdr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  processor/datapath/mdr_reg_reg[15]/Q
                         net (fo=2, routed)           0.148     1.792    processor/datapath/mdr_reg_reg[31]_0[15]
    SLICE_X3Y61          LUT3 (Prop_lut3_I0_O)        0.045     1.837 r  processor/datapath/mem_reg_r1_0_63_15_17_i_1/O
                         net (fo=16, routed)          0.349     2.186    dp_ar_ram/mem_reg_r2_448_511_15_17/DIA
    SLICE_X2Y49          RAMD64E                                      r  dp_ar_ram/mem_reg_r2_448_511_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.869     2.027    dp_ar_ram/mem_reg_r2_448_511_15_17/WCLK
    SLICE_X2Y49          RAMD64E                                      r  dp_ar_ram/mem_reg_r2_448_511_15_17/RAMA/CLK
                         clock pessimism             -0.245     1.782    
    SLICE_X2Y49          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.929    dp_ar_ram/mem_reg_r2_448_511_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 processor/control_unit/mir_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/datapath/tos_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.198%)  route 0.128ns (43.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.549     1.462    processor/control_unit/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  processor/control_unit/mir_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  processor/control_unit/mir_reg_reg[13]/Q
                         net (fo=32, routed)          0.128     1.754    processor/datapath/Q[7]
    SLICE_X10Y75         FDRE                                         r  processor/datapath/tos_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.816     1.974    processor/datapath/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  processor/datapath/tos_reg_reg[24]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X10Y75         FDRE (Hold_fdre_C_CE)       -0.016     1.479    processor/datapath/tos_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 processor/control_unit/mir_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/datapath/tos_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.198%)  route 0.128ns (43.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.549     1.462    processor/control_unit/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  processor/control_unit/mir_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  processor/control_unit/mir_reg_reg[13]/Q
                         net (fo=32, routed)          0.128     1.754    processor/datapath/Q[7]
    SLICE_X10Y75         FDRE                                         r  processor/datapath/tos_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.816     1.974    processor/datapath/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  processor/datapath/tos_reg_reg[25]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X10Y75         FDRE (Hold_fdre_C_CE)       -0.016     1.479    processor/datapath/tos_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 processor/control_unit/mir_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/datapath/tos_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.198%)  route 0.128ns (43.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.549     1.462    processor/control_unit/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  processor/control_unit/mir_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  processor/control_unit/mir_reg_reg[13]/Q
                         net (fo=32, routed)          0.128     1.754    processor/datapath/Q[7]
    SLICE_X10Y75         FDRE                                         r  processor/datapath/tos_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.816     1.974    processor/datapath/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  processor/datapath/tos_reg_reg[30]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X10Y75         FDRE (Hold_fdre_C_CE)       -0.016     1.479    processor/datapath/tos_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 processor/control_unit/mir_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/datapath/tos_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.198%)  route 0.128ns (43.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.549     1.462    processor/control_unit/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  processor/control_unit/mir_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  processor/control_unit/mir_reg_reg[13]/Q
                         net (fo=32, routed)          0.128     1.754    processor/datapath/Q[7]
    SLICE_X10Y75         FDRE                                         r  processor/datapath/tos_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.816     1.974    processor/datapath/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  processor/datapath/tos_reg_reg[31]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X10Y75         FDRE (Hold_fdre_C_CE)       -0.016     1.479    processor/datapath/tos_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_out/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.465%)  route 0.226ns (61.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.587     1.500    processor/datapath/clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  processor/datapath/mdr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  processor/datapath/mdr_reg_reg[1]/Q
                         net (fo=3, routed)           0.226     1.867    buffer_out/temp_reg[7]_0[1]
    SLICE_X4Y56          FDRE                                         r  buffer_out/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.860     2.018    buffer_out/clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  buffer_out/temp_reg[1]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X4Y56          FDRE (Hold_fdre_C_D)         0.070     1.588    buffer_out/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 processor/datapath/mar_reg_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp_ar_ram/mem_reg_r2_0_63_27_29/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.439%)  route 0.406ns (68.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.585     1.498    processor/datapath/clk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  processor/datapath/mar_reg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  processor/datapath/mar_reg_reg[2]_rep/Q
                         net (fo=113, routed)         0.170     1.810    processor/datapath/mar_reg_reg[2]_rep_0
    SLICE_X5Y64          LUT3 (Prop_lut3_I0_O)        0.045     1.855 r  processor/datapath/mem_reg_r1_0_63_0_2_i_8/O
                         net (fo=896, routed)         0.235     2.090    dp_ar_ram/mem_reg_r2_0_63_27_29/ADDRD2
    SLICE_X2Y65          RAMD64E                                      r  dp_ar_ram/mem_reg_r2_0_63_27_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1001, routed)        0.855     2.014    dp_ar_ram/mem_reg_r2_0_63_27_29/WCLK
    SLICE_X2Y65          RAMD64E                                      r  dp_ar_ram/mem_reg_r2_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.478     1.535    
    SLICE_X2Y65          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.789    dp_ar_ram/mem_reg_r2_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y55     buffer_out/temp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y56     buffer_out/temp_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y55     buffer_out/temp_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y55     buffer_out/temp_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y55     buffer_out/temp_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y61     buffer_out/temp_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y56     buffer_out/temp_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y61     buffer_out/temp_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y74    processor/datapath/lv_reg_reg[31]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y63    dp_ar_ram/mem_reg_r1_0_63_31_31/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y63    dp_ar_ram/mem_reg_r1_0_63_31_31/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y43     dp_ar_ram/mem_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y43     dp_ar_ram/mem_reg_r1_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y52     dp_ar_ram/mem_reg_r1_128_191_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y52     dp_ar_ram/mem_reg_r1_128_191_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y52     dp_ar_ram/mem_reg_r1_128_191_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y63    dp_ar_ram/mem_reg_r1_320_383_31_31/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y51    dp_ar_ram/mem_reg_r2_0_63_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y51    dp_ar_ram/mem_reg_r2_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y43     dp_ar_ram/mem_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y43     dp_ar_ram/mem_reg_r1_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y46     dp_ar_ram/mem_reg_r1_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y46     dp_ar_ram/mem_reg_r1_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y68    dp_ar_ram/mem_reg_r1_64_127_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y68    dp_ar_ram/mem_reg_r1_64_127_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y50     dp_ar_ram/mem_reg_r2_192_255_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y60    dp_ar_ram/mem_reg_r2_192_255_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y60    dp_ar_ram/mem_reg_r2_192_255_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y60    dp_ar_ram/mem_reg_r2_192_255_18_20/RAMC/CLK



