//==================================================
// This file contains the Excluded objects
// Generated By User: vsundaram
// Format Version: 2
// Date: Wed Feb 19 13:39:43 2025
// ExclMode: default
//==================================================
CHECKSUM: "1319036376 245487829"
covergroup unified_prog::smi_coverage::smi_transaction_type
	coveritem "cmd_rsp_cmstatus"
	coveritem "cmd_rsp_cmstatus"
CHECKSUM: "329011702 1604652219"
covergroup unified_prog::cov_perf_cnt
	coveritem "count_event_first_bins"
		bins "AXI_AXI_R_stall_event_bins"
		bins "AXI_AXI_B_stall_event_bins"
	coveritem "count_event_second_bins"
		bins "AXI_AXI_R_stall_event_bins"
		bins "AXI_AXI_B_stall_event_bins"
CHECKSUM: "1431872308 711210214"
covergroup unified_prog::dmi_coverage::axi_write_resp
	coveritem "user_signal"
		bins auto[1]-auto[3]
CHECKSUM: "3975364802 4111881667"
covergroup unified_prog::dmi_coverage::wtt_entry_cg
	coveritem "rbresrel_order_cp"
		bins "rbrreq_after_rbrsp"
		bins "rbrreq_after_rbrsp"
CHECKSUM: "1319036376 245487829"
covergroup unified_prog::smi_coverage::smi_transaction_type
	coveritem "mrd_rsp_cmstatus"
		bins "cmstatus_1000_0001"
		bins "cmstatus_1000_0001"
CHECKSUM: "1319036376 3040970140"
covergroup unified_prog::smi_coverage::smi_transaction_type
	coveritem "cmd_rsp_cmstatus"
CHECKSUM: "1431872308 2433187245"
covergroup unified_prog::dmi_coverage::axi_write_resp
	coveritem "user_signal"
		bins auto[1]-auto[3]
CHECKSUM: "3436580475 2734162882"
covergroup unified_prog::dmi_coverage::wtt_entry_cg
	coveritem "rbresrel_order_cp"
		bins "rbrreq_after_rbrsp"
CHECKSUM: "1319036376 3040970140"
covergroup unified_prog::smi_coverage::smi_transaction_type
	coveritem "mrd_rsp_cmstatus"
		bins "cmstatus_1000_0001"
