#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000018ceb9cbd60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018ceb9cbef0 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_0000018ceba2b0a0 .functor NOT 1, L_0000018ceba83e30, C4<0>, C4<0>, C4<0>;
L_0000018ceba2b960 .functor XOR 8, L_0000018ceba84470, L_0000018ceba831b0, C4<00000000>, C4<00000000>;
L_0000018ceba2bab0 .functor XOR 8, L_0000018ceba2b960, L_0000018ceba83c50, C4<00000000>, C4<00000000>;
v0000018ceba0f790_0 .net *"_ivl_10", 7 0, L_0000018ceba83c50;  1 drivers
v0000018ceba0ed90_0 .net *"_ivl_12", 7 0, L_0000018ceba2bab0;  1 drivers
v0000018ceba0f830_0 .net *"_ivl_2", 7 0, L_0000018ceba83110;  1 drivers
v0000018ceba0f8d0_0 .net *"_ivl_4", 7 0, L_0000018ceba84470;  1 drivers
v0000018ceba83ed0_0 .net *"_ivl_6", 7 0, L_0000018ceba831b0;  1 drivers
v0000018ceba839d0_0 .net *"_ivl_8", 7 0, L_0000018ceba2b960;  1 drivers
v0000018ceba83430_0 .net "a", 7 0, v0000018ceba0f6f0_0;  1 drivers
v0000018ceba843d0_0 .net "b", 7 0, v0000018ceba0fb50_0;  1 drivers
v0000018ceba82fd0_0 .net "c", 7 0, v0000018ceba0ef70_0;  1 drivers
v0000018ceba83a70_0 .var "clk", 0 0;
v0000018ceba83390_0 .net "d", 7 0, v0000018ceba0fbf0_0;  1 drivers
v0000018ceba84510_0 .net "min_dut", 7 0, v0000018ceba0f510_0;  1 drivers
v0000018ceba83070_0 .net "min_ref", 7 0, v0000018ceba0fab0_0;  1 drivers
v0000018ceba82f30_0 .var/2u "stats1", 159 0;
v0000018ceba84650_0 .var/2u "strobe", 0 0;
v0000018ceba82e90_0 .net "tb_match", 0 0, L_0000018ceba83e30;  1 drivers
v0000018ceba83d90_0 .net "tb_mismatch", 0 0, L_0000018ceba2b0a0;  1 drivers
v0000018ceba83750_0 .net "wavedrom_enable", 0 0, v0000018ceba0ee30_0;  1 drivers
v0000018ceba846f0_0 .net "wavedrom_title", 511 0, v0000018ceba0f330_0;  1 drivers
L_0000018ceba83110 .concat [ 8 0 0 0], v0000018ceba0fab0_0;
L_0000018ceba84470 .concat [ 8 0 0 0], v0000018ceba0fab0_0;
L_0000018ceba831b0 .concat [ 8 0 0 0], v0000018ceba0f510_0;
L_0000018ceba83c50 .concat [ 8 0 0 0], v0000018ceba0fab0_0;
L_0000018ceba83e30 .cmp/eeq 8, L_0000018ceba83110, L_0000018ceba2bab0;
S_0000018ceba13d50 .scope module, "good1" "RefModule" 3 88, 4 2 0, S_0000018ceb9cbef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "min";
v0000018ceba0f5b0_0 .net "a", 7 0, v0000018ceba0f6f0_0;  alias, 1 drivers
v0000018ceba0f1f0_0 .net "b", 7 0, v0000018ceba0fb50_0;  alias, 1 drivers
v0000018ceba0f650_0 .net "c", 7 0, v0000018ceba0ef70_0;  alias, 1 drivers
v0000018ceba0f150_0 .net "d", 7 0, v0000018ceba0fbf0_0;  alias, 1 drivers
v0000018ceba0fab0_0 .var "min", 7 0;
E_0000018ceba2dc30 .event edge, v0000018ceba0f5b0_0, v0000018ceba0f1f0_0, v0000018ceba0f650_0, v0000018ceba0f150_0;
S_0000018ceba13ee0 .scope module, "stim1" "stimulus_gen" 3 81, 3 6 0, S_0000018ceb9cbef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 8 "c";
    .port_info 4 /OUTPUT 8 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0000018ceba0f6f0_0 .var "a", 7 0;
v0000018ceba0fb50_0 .var "b", 7 0;
v0000018ceba0ef70_0 .var "c", 7 0;
v0000018ceba0eed0_0 .net "clk", 0 0, v0000018ceba83a70_0;  1 drivers
v0000018ceba0fbf0_0 .var "d", 7 0;
v0000018ceba0ee30_0 .var "wavedrom_enable", 0 0;
v0000018ceba0f330_0 .var "wavedrom_title", 511 0;
E_0000018ceba2e0b0/0 .event negedge, v0000018ceba0eed0_0;
E_0000018ceba2e0b0/1 .event posedge, v0000018ceba0eed0_0;
E_0000018ceba2e0b0 .event/or E_0000018ceba2e0b0/0, E_0000018ceba2e0b0/1;
E_0000018ceba2db30 .event negedge, v0000018ceba0eed0_0;
E_0000018ceba2dbb0 .event posedge, v0000018ceba0eed0_0;
S_0000018ceba1c6b0 .scope task, "wavedrom_start" "wavedrom_start" 3 17, 3 17 0, S_0000018ceba13ee0;
 .timescale -12 -12;
v0000018ceba0f290_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000018ceba1c840 .scope task, "wavedrom_stop" "wavedrom_stop" 3 20, 3 20 0, S_0000018ceba13ee0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000018ceba1c9d0 .scope module, "top_module1" "TopModule" 3 95, 5 3 0, S_0000018ceb9cbef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "min";
v0000018ceba0f470_0 .net "a", 7 0, v0000018ceba0f6f0_0;  alias, 1 drivers
v0000018ceba0f3d0_0 .net "b", 7 0, v0000018ceba0fb50_0;  alias, 1 drivers
v0000018ceba0ecf0_0 .net "c", 7 0, v0000018ceba0ef70_0;  alias, 1 drivers
v0000018ceba0f010_0 .net "d", 7 0, v0000018ceba0fbf0_0;  alias, 1 drivers
v0000018ceba0f510_0 .var "min", 7 0;
E_0000018ceba2dd30 .event edge, v0000018ceba0f150_0, v0000018ceba0f650_0, v0000018ceba0f1f0_0, v0000018ceba0f5b0_0;
S_0000018ceb9cdc40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_0000018ceb9cbef0;
 .timescale -12 -12;
E_0000018ceba2d7b0 .event edge, v0000018ceba84650_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000018ceba84650_0;
    %nor/r;
    %assign/vec4 v0000018ceba84650_0, 0;
    %wait E_0000018ceba2d7b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000018ceba13ee0;
T_3 ;
    %pushi/vec4 16909060, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fbf0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0ef70_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fb50_0, 0;
    %assign/vec4 v0000018ceba0f6f0_0, 0;
    %wait E_0000018ceba2db30;
    %wait E_0000018ceba2dbb0;
    %pushi/vec4 16909060, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fbf0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0ef70_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fb50_0, 0;
    %assign/vec4 v0000018ceba0f6f0_0, 0;
    %wait E_0000018ceba2dbb0;
    %pushi/vec4 285344516, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fbf0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0ef70_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fb50_0, 0;
    %assign/vec4 v0000018ceba0f6f0_0, 0;
    %wait E_0000018ceba2dbb0;
    %pushi/vec4 286393092, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fbf0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0ef70_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fb50_0, 0;
    %assign/vec4 v0000018ceba0f6f0_0, 0;
    %wait E_0000018ceba2dbb0;
    %pushi/vec4 286397188, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fbf0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0ef70_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fb50_0, 0;
    %assign/vec4 v0000018ceba0f6f0_0, 0;
    %wait E_0000018ceba2dbb0;
    %pushi/vec4 286397204, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fbf0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0ef70_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fb50_0, 0;
    %assign/vec4 v0000018ceba0f6f0_0, 0;
    %wait E_0000018ceba2db30;
    %fork TD_tb.stim1.wavedrom_stop, S_0000018ceba1c840;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018ceba2e0b0;
    %vpi_func 3 37 "$random" 32 {0 0 0};
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fbf0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0ef70_0, 0;
    %split/vec4 8;
    %assign/vec4 v0000018ceba0fb50_0, 0;
    %assign/vec4 v0000018ceba0f6f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000018ceba13d50;
T_4 ;
Ewait_0 .event/or E_0000018ceba2dc30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000018ceba0f5b0_0;
    %store/vec4 v0000018ceba0fab0_0, 0, 8;
    %load/vec4 v0000018ceba0f1f0_0;
    %load/vec4 v0000018ceba0fab0_0;
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v0000018ceba0f1f0_0;
    %store/vec4 v0000018ceba0fab0_0, 0, 8;
T_4.0 ;
    %load/vec4 v0000018ceba0f650_0;
    %load/vec4 v0000018ceba0fab0_0;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0000018ceba0f650_0;
    %store/vec4 v0000018ceba0fab0_0, 0, 8;
T_4.2 ;
    %load/vec4 v0000018ceba0f150_0;
    %load/vec4 v0000018ceba0fab0_0;
    %cmp/u;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0000018ceba0f150_0;
    %store/vec4 v0000018ceba0fab0_0, 0, 8;
T_4.4 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018ceba1c9d0;
T_5 ;
    %wait E_0000018ceba2dd30;
    %load/vec4 v0000018ceba0f470_0;
    %store/vec4 v0000018ceba0f510_0, 0, 8;
    %load/vec4 v0000018ceba0f3d0_0;
    %load/vec4 v0000018ceba0f510_0;
    %cmp/u;
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v0000018ceba0f3d0_0;
    %store/vec4 v0000018ceba0f510_0, 0, 8;
T_5.0 ;
    %load/vec4 v0000018ceba0ecf0_0;
    %load/vec4 v0000018ceba0f510_0;
    %cmp/u;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0000018ceba0ecf0_0;
    %store/vec4 v0000018ceba0f510_0, 0, 8;
T_5.2 ;
    %load/vec4 v0000018ceba0f010_0;
    %load/vec4 v0000018ceba0f510_0;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0000018ceba0f010_0;
    %store/vec4 v0000018ceba0f510_0, 0, 8;
T_5.4 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000018ceb9cbef0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ceba83a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ceba84650_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000018ceb9cbef0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000018ceba83a70_0;
    %inv;
    %store/vec4 v0000018ceba83a70_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000018ceb9cbef0;
T_8 ;
    %vpi_call/w 3 73 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000001, v0000018ceba0eed0_0, v0000018ceba83d90_0, v0000018ceba83430_0, v0000018ceba843d0_0, v0000018ceba82fd0_0, v0000018ceba83390_0, v0000018ceba83070_0, v0000018ceba84510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000018ceb9cbef0;
T_9 ;
    %load/vec4 v0000018ceba82f30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "min", &PV<v0000018ceba82f30_0, 64, 32>, &PV<v0000018ceba82f30_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "min" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000018ceba82f30_0, 128, 32>, &PV<v0000018ceba82f30_0, 0, 32> {0 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", &PV<v0000018ceba82f30_0, 128, 32>, &PV<v0000018ceba82f30_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0000018ceb9cbef0;
T_10 ;
    %wait E_0000018ceba2e0b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018ceba82f30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ceba82f30_0, 4, 32;
    %load/vec4 v0000018ceba82e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000018ceba82f30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ceba82f30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018ceba82f30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ceba82f30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0000018ceba83070_0;
    %load/vec4 v0000018ceba83070_0;
    %load/vec4 v0000018ceba84510_0;
    %xor;
    %load/vec4 v0000018ceba83070_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0000018ceba82f30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ceba82f30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0000018ceba82f30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018ceba82f30_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018ceb9cbef0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 141 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 142 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob055_conditional_test.sv";
    "dataset_code-complete-iccad2023/Prob055_conditional_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob055_conditional/Prob055_conditional_sample01.sv";
