Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon May  6 04:27:05 2024
| Host         : archlinux running 64-bit unknown
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           13 |
| Yes          | No                    | No                     |              68 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------+-------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |          Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------------+-------------------------------------+------------------+----------------+--------------+
| ~nolabel_line19/Q[3]    |                                 | nolabel_line19/isLetter_reg_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | sendingAll4_out                 | sendingAll6_out                     |                1 |              1 |         1.00 |
|  nolabel_line19/ones__0 |                                 |                                     |                4 |              4 |         1.00 |
|  sig_BUFG               |                                 | receptionModule/counter[3]_i_1_n_0  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | nolabel_line19/anode[3]_i_1_n_0 |                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | sendAllCounter[5]_i_2_n_0       | sendingAll6_out                     |                2 |              6 |         3.00 |
|  sig_BUFG               | transmissionModule/active0      |                                     |                1 |              8 |         8.00 |
|  sig_BUFG               | btnD_IBUF                       |                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          |                                 |                                     |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG          | btnD_IBUF                       |                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          |                                 | counter[0]_i_1_n_0                  |                4 |             14 |         3.50 |
|  sig_BUFG               | transmissionModule/initialize   |                                     |                5 |             24 |         4.80 |
|  sig_BUFG               |                                 |                                     |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG          |                                 | nolabel_line19/anode[3]_i_1_n_0     |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG          | active_reg_n_0                  | cooldownCounter[0]_i_1_n_0          |                7 |             25 |         3.57 |
|  sig_BUFG               | receptionModule/ld              |                                     |                4 |             32 |         8.00 |
+-------------------------+---------------------------------+-------------------------------------+------------------+----------------+--------------+


