blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../../Neural.srcs/sources_1/bd/sbc/ipshared/67d8/simulation/blk_mem_gen_v8_4.v,
sbc_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/sbc/ip/sbc_blk_mem_gen_0_0/sim/sbc_blk_mem_gen_0_0.v,
sbc_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/sbc/ip/sbc_blk_mem_gen_1_0/sim/sbc_blk_mem_gen_1_0.v,
sbc.v,verilog,xil_defaultlib,../../../bd/sbc/sim/sbc.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
