<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>
defines: 
time_elapsed: 1.164s
ram usage: 39876 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprzwsz9lr/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>: No timescale set for &#34;bar&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>: No timescale set for &#34;foo&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>: Compile module &#34;work@bar&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>: Compile module &#34;work@foo&#34;.

[ERR:UH0701] <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:8</a>: Unsupported statement &#34;&lt;n&lt;&gt; u&lt;96&gt; t&lt;Attribute_instance&gt; p&lt;178&gt; c&lt;92&gt; s&lt;177&gt; l&lt;8&gt;&gt;     (* full_case, parallel_case *)
&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>: Top level module &#34;work@foo&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmprzwsz9lr/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bar
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprzwsz9lr/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprzwsz9lr/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@foo)
 |vpiName:work@foo
 |uhdmallPackages:
 \_package: builtin, parent:work@foo
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@bar, file:<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>, line:1, parent:work@foo
   |vpiDefName:work@bar
   |vpiFullName:work@bar
   |vpiProcess:
   \_always: , line:7
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:7
       |vpiCondition:
       \_ref_obj: (inp), line:7
         |vpiName:inp
         |vpiFullName:work@bar.inp
   |vpiPort:
   \_port: (clk), line:1
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:1
         |vpiName:clk
         |vpiFullName:work@bar.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (rst), line:1
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:1
         |vpiName:rst
         |vpiFullName:work@bar.rst
         |vpiNetType:1
   |vpiPort:
   \_port: (inp), line:1
     |vpiName:inp
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inp), line:1
         |vpiName:inp
         |vpiFullName:work@bar.inp
         |vpiNetType:1
   |vpiPort:
   \_port: (out), line:1
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:1
         |vpiName:out
         |vpiFullName:work@bar.out
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:1
   |vpiNet:
   \_logic_net: (rst), line:1
   |vpiNet:
   \_logic_net: (inp), line:1
   |vpiNet:
   \_logic_net: (out), line:1
 |uhdmallModules:
 \_module: work@foo, file:<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>, line:18, parent:work@foo
   |vpiDefName:work@foo
   |vpiFullName:work@foo
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:26
       |vpiFullName:work@foo
       |vpiStmt:
       \_sys_func_call: ($display), line:27
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:27
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiPort:
   \_port: (clk), line:18
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:18
         |vpiName:clk
         |vpiFullName:work@foo.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (rst), line:18
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:18
         |vpiName:rst
         |vpiFullName:work@foo.rst
         |vpiNetType:1
   |vpiPort:
   \_port: (inp), line:18
     |vpiName:inp
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inp), line:18
         |vpiName:inp
         |vpiFullName:work@foo.inp
         |vpiNetType:1
   |vpiPort:
   \_port: (out), line:18
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:18
         |vpiName:out
         |vpiFullName:work@foo.out
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (clk), line:18
   |vpiNet:
   \_logic_net: (rst), line:18
   |vpiNet:
   \_logic_net: (inp), line:18
   |vpiNet:
   \_logic_net: (out), line:18
 |uhdmtopModules:
 \_module: work@foo (work@foo), file:<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>, line:18
   |vpiDefName:work@foo
   |vpiName:work@foo
   |vpiPort:
   \_port: (clk), line:18, parent:work@foo
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:18, parent:work@foo
         |vpiName:clk
         |vpiFullName:work@foo.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (rst), line:18, parent:work@foo
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:18, parent:work@foo
         |vpiName:rst
         |vpiFullName:work@foo.rst
         |vpiNetType:1
   |vpiPort:
   \_port: (inp), line:18, parent:work@foo
     |vpiName:inp
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inp), line:18, parent:work@foo
         |vpiName:inp
         |vpiFullName:work@foo.inp
         |vpiNetType:1
         |vpiRange:
         \_range: , line:21
           |vpiLeftRange:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (out), line:18, parent:work@foo
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:18, parent:work@foo
         |vpiName:out
         |vpiFullName:work@foo.out
         |vpiNetType:1
         |vpiRange:
         \_range: , line:22
           |vpiLeftRange:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@bar (bar_instance), file:<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>, line:24, parent:work@foo
     |vpiDefName:work@bar
     |vpiName:bar_instance
     |vpiFullName:work@foo.bar_instance
     |vpiPort:
     \_port: (clk), line:1, parent:bar_instance
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:18, parent:work@foo
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:1, parent:bar_instance
           |vpiName:clk
           |vpiFullName:work@foo.bar_instance.clk
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), line:1, parent:bar_instance
       |vpiName:rst
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (rst)
         |vpiName:rst
         |vpiActual:
         \_logic_net: (rst), line:18, parent:work@foo
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rst), line:1, parent:bar_instance
           |vpiName:rst
           |vpiFullName:work@foo.bar_instance.rst
           |vpiNetType:1
     |vpiPort:
     \_port: (inp), line:1, parent:bar_instance
       |vpiName:inp
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (inp)
         |vpiName:inp
         |vpiActual:
         \_logic_net: (inp), line:18, parent:work@foo
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (inp), line:1, parent:bar_instance
           |vpiName:inp
           |vpiFullName:work@foo.bar_instance.inp
           |vpiNetType:1
           |vpiRange:
           \_range: , line:4
             |vpiLeftRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:4
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (out), line:1, parent:bar_instance
       |vpiName:out
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (out)
         |vpiName:out
         |vpiActual:
         \_logic_net: (out), line:18, parent:work@foo
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:1, parent:bar_instance
           |vpiName:out
           |vpiFullName:work@foo.bar_instance.out
           |vpiNetType:48
           |vpiRange:
           \_range: , line:5
             |vpiLeftRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (clk), line:1, parent:bar_instance
     |vpiNet:
     \_logic_net: (rst), line:1, parent:bar_instance
     |vpiNet:
     \_logic_net: (inp), line:1, parent:bar_instance
     |vpiNet:
     \_logic_net: (out), line:1, parent:bar_instance
     |vpiInstance:
     \_module: work@foo (work@foo), file:<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v</a>, line:18
   |vpiNet:
   \_logic_net: (clk), line:18, parent:work@foo
   |vpiNet:
   \_logic_net: (rst), line:18, parent:work@foo
   |vpiNet:
   \_logic_net: (inp), line:18, parent:work@foo
   |vpiNet:
   \_logic_net: (out), line:18, parent:work@foo
Object: \work_foo of type 3000
Object: \work_foo of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \inp of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bar_instance of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \inp of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \rst of type 36
Object: \inp of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \rst of type 36
Object: \inp of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_bar of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \inp of type 44
Object: \out of type 44
Object:  of type 1
Object:  of type 13
Object: \inp of type 608
Object: \clk of type 36
Object: \rst of type 36
Object: \inp of type 36
Object: \out of type 36
Object: \work_foo of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \inp of type 44
Object: \out of type 44
Object:  of type 24
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \clk of type 36
Object: \rst of type 36
Object: \inp of type 36
Object: \out of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_bar&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2723df0] str=&#39;\work_bar&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&gt; [0x2723f10] str=&#39;\clk&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&gt; [0x27240f0] str=&#39;\rst&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&gt; [0x27242b0] str=&#39;\inp&#39; input port=7
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:4</a>.0-4.0&gt; [0x2724450]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:4</a>.0-4.0&gt; [0x27247b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:4</a>.0-4.0&gt; [0x2724970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&gt; [0x2724610] str=&#39;\out&#39; output reg port=8
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:5</a>.0-5.0&gt; [0x2724b30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:5</a>.0-5.0&gt; [0x2724e50] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:5</a>.0-5.0&gt; [0x2725010] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:7</a>.0-7.0&gt; [0x2726530]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:7</a>.0-7.0&gt; [0x2726730] str=&#39;\inp&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:7</a>.0-7.0&gt; [0x2726370]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2723df0] str=&#39;\work_bar&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&gt; [0x2723f10] str=&#39;\clk&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&gt; [0x27240f0] str=&#39;\rst&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&gt; [0x27242b0] str=&#39;\inp&#39; input basic_prep port=7 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:4</a>.0-4.0&gt; [0x2724450] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:4</a>.0-4.0&gt; [0x27247b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:4</a>.0-4.0&gt; [0x2724970] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&gt; [0x2724610] str=&#39;\out&#39; output reg basic_prep port=8 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:5</a>.0-5.0&gt; [0x2724b30] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:5</a>.0-5.0&gt; [0x2724e50] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:5</a>.0-5.0&gt; [0x2725010] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:7</a>.0-7.0&gt; [0x2726530] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:7</a>.0-7.0&gt; [0x2726730 -&gt; 0x27242b0] str=&#39;\inp&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:7</a>.0-7.0&gt; [0x2726370] basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_foo&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x270e3d0] str=&#39;\work_foo&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>.0-18.0&gt; [0x270e610] str=&#39;\clk&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>.0-18.0&gt; [0x270e9a0] str=&#39;\rst&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>.0-18.0&gt; [0x270eb40] str=&#39;\inp&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:21</a>.0-21.0&gt; [0x270ece0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:21</a>.0-21.0&gt; [0x27233c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:21</a>.0-21.0&gt; [0x2723590] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>.0-18.0&gt; [0x270eff0] str=&#39;\out&#39; output reg port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:22</a>.0-22.0&gt; [0x2723750]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:22</a>.0-22.0&gt; [0x2723a70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:22</a>.0-22.0&gt; [0x2723c30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x27238d0] str=&#39;\bar_instance&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27251d0] str=&#39;\work_bar&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x27252f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725410] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725530] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725650] str=&#39;\rst&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725830] str=&#39;\inp&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725950] str=&#39;\inp&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725b50] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725c70] str=&#39;\out&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27269d0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:26</a>.0-26.0&gt; [0x2726bf0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:27</a>.0-27.0&gt; [0x2726d70] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:27</a>.0-27.0&gt; [0x2727100] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x270e3d0] str=&#39;\work_foo&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>.0-18.0&gt; [0x270e610] str=&#39;\clk&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>.0-18.0&gt; [0x270e9a0] str=&#39;\rst&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>.0-18.0&gt; [0x270eb40] str=&#39;\inp&#39; input basic_prep port=3 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:21</a>.0-21.0&gt; [0x270ece0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:21</a>.0-21.0&gt; [0x27233c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:21</a>.0-21.0&gt; [0x2723590] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:18</a>.0-18.0&gt; [0x270eff0] str=&#39;\out&#39; output reg basic_prep port=4 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:22</a>.0-22.0&gt; [0x2723750] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:22</a>.0-22.0&gt; [0x2723a70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:22</a>.0-22.0&gt; [0x2723c30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x27238d0] str=&#39;\bar_instance&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27251d0] str=&#39;\work_bar&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x27252f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725410 -&gt; 0x270e610] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725530] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725650 -&gt; 0x270e9a0] str=&#39;\rst&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725830] str=&#39;\inp&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725950 -&gt; 0x270eb40] str=&#39;\inp&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725b50] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:24</a>.0-24.0&gt; [0x2725c70 -&gt; 0x270eff0] str=&#39;\out&#39; basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27269d0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:26</a>.0-26.0&gt; [0x2726bf0] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:27</a>.0-27.0&gt; [0x2726d70] basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bar

2.2. Analyzing design hierarchy..
Top module:  \work_bar
Removing unused module `\work_foo&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_bar.$proc$<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:7</a>$1&#39;.
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_bar..
Warning: Wire work_bar.\out [1] is used but has no driver.
Warning: Wire work_bar.\out [0] is used but has no driver.
found and reported 2 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_bar ===

   Number of wires:                  4
   Number of wire bits:              6
   Number of public wires:           4
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_bar..
Warning: Wire work_bar.\out [1] is used but has no driver.
Warning: Wire work_bar.\out [0] is used but has no driver.
found and reported 2 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bar&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;rst&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;inp&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4, 5 ]
        },
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6, 7 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&#34;
          }
        },
        &#34;inp&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&#34;
          }
        },
        &#34;rst&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_bar&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_bar(clk, rst, inp, out);
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&#34; *)
  input [1:0] inp;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&#34; *)
  output [1:0] out;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/attrib09_case.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/attrib09_case.v:1</a>.0-1.0&#34; *)
  input rst;
endmodule

Warnings: 2 unique messages, 4 total
End of script. Logfile hash: 63c50824a7, CPU: user 0.01s system 0.00s, MEM: 13.13 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>