<annotationInfo>
<item  id="6" filename="layers_c/padding2d.cpp" linenumber="12" name="exitcond2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="exitcond2_fu_210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="8" filename="layers_c/padding2d.cpp" linenumber="15" name="tmp_2" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="tmp_2_fu_216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="11" filename="layers_c/padding2d.cpp" linenumber="14" name="tmp_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="tmp_1_fu_222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="23" filename="layers_c/padding2d.cpp" linenumber="18" name="exitcond7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="exitcond7_fu_227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="25" filename="layers_c/padding2d.cpp" linenumber="18" name="height_1" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="height_1_fu_233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="28" filename="layers_c/padding2d.cpp" linenumber="22" name="tmp_4" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="tmp_4_fu_239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="33" filename="layers_c/padding2d.cpp" linenumber="20" name="exitcond" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="exitcond_fu_245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="37" filename="layers_c/padding2d.cpp" linenumber="21" name="tmp_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="tmp_9_fu_251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="40" filename="layers_c/padding2d.cpp" linenumber="21" name="tmp_s" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="tmp_s_fu_268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="43" filename="layers_c/padding2d.cpp" linenumber="22" name="tmp_5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="tmp_5_fu_256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="44" filename="layers_c/padding2d.cpp" linenumber="23" name="o_count_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_8_fu_273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="47" filename="layers_c/padding2d.cpp" linenumber="15" name="tmp_8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="tmp_8_fu_262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="51" filename="layers_c/padding2d.cpp" linenumber="26" name="exitcond9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="exitcond9_fu_279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="55" filename="layers_c/padding2d.cpp" linenumber="27" name="tmp_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="tmp_7_fu_285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="58" filename="layers_c/padding2d.cpp" linenumber="28" name="o_count_9" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_9_fu_290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="61" filename="layers_c/padding2d.cpp" linenumber="18" name="indvars_iv_next5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="indvars_iv_next5_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="62" filename="layers_c/padding2d.cpp" linenumber="18" name="indvars_iv_next8" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="indvars_iv_next8_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="68" filename="layers_c/padding2d.cpp" linenumber="32" name="o_count_5_cast5" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_5_cast5_fu_308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="69" filename="layers_c/padding2d.cpp" linenumber="32" name="exitcond3" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="exitcond3_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="73" filename="layers_c/padding2d.cpp" linenumber="33" name="tmp_6" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="tmp_6_fu_318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="76" filename="layers_c/padding2d.cpp" linenumber="34" name="o_count_7" contextFuncName="padding2d_fix16" moduleName="padding2d_fix16" rtlName="o_count_7_fu_323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/shts/DeepCAEonFPGA"&gt;&lt;\/item&gt;
<item  id="31" filename="mnist_AXI_Stream.cpp" linenumber="28" name="input_0_array" contextFuncName="network" moduleName="network" rtlName="input_0_array_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
<item  id="38" filename="mnist_AXI_Stream.cpp" linenumber="33" name="exitcond" contextFuncName="network" moduleName="network" rtlName="exitcond_fu_198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
<item  id="40" filename="mnist_AXI_Stream.cpp" linenumber="33" name="i_1" contextFuncName="network" moduleName="network" rtlName="i_1_fu_204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
<item  id="45" filename="mnist_AXI_Stream.cpp" linenumber="36" name="tmp_s" contextFuncName="network" moduleName="network" rtlName="tmp_s_fu_215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
<item  id="50" filename="mnist_AXI_Stream.cpp" linenumber="39" name="" contextFuncName="network" moduleName="network" rtlName="grp_padding2d_fix16_fu_191" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
<item  id="55" filename="mnist_AXI_Stream.cpp" linenumber="125" name="exitcond1" contextFuncName="network" moduleName="network" rtlName="exitcond1_fu_220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
<item  id="56" filename="mnist_AXI_Stream.cpp" linenumber="125" name="i_2" contextFuncName="network" moduleName="network" rtlName="i_2_fu_226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
<item  id="61" filename="mnist_AXI_Stream.cpp" linenumber="133" name="tmp_user_V" contextFuncName="network" moduleName="network" rtlName="tmp_user_V_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
<item  id="62" filename="mnist_AXI_Stream.cpp" linenumber="136" name="tmp_last_V" contextFuncName="network" moduleName="network" rtlName="tmp_last_V_fu_238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
<item  id="63" filename="mnist_AXI_Stream.cpp" linenumber="139" name="tmp_4" contextFuncName="network" moduleName="network" rtlName="tmp_4_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA"><\/item>
</annotationInfo>
