#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct 10 15:53:23 2023
# Process ID: 23170
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1
# Command line: vivado -log ip_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_fifo.tcl
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/ip_fifo.vds
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 2426.389 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
source ip_fifo.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/utils_1/imports/synth_1/neorv32_cpu_regfile.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ip_fifo -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23344
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2438.723 ; gain = 379.707 ; free physical = 114475 ; free virtual = 122602
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.136; parent = 1649.731; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3436.816; parent = 2438.727; children = 998.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ip_fifo' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/ip_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ip_fifo' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/ip_fifo.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2513.691 ; gain = 454.676 ; free physical = 114563 ; free virtual = 122691
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.136; parent = 1649.731; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3511.785; parent = 2513.695; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2531.504 ; gain = 472.488 ; free physical = 114554 ; free virtual = 122682
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.136; parent = 1649.731; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3529.598; parent = 2531.508; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2539.508 ; gain = 480.492 ; free physical = 114554 ; free virtual = 122682
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.136; parent = 1649.731; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3537.602; parent = 2539.512; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.445 ; gain = 486.430 ; free physical = 114533 ; free virtual = 122663
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.136; parent = 1649.731; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3543.539; parent = 2545.449; children = 998.090
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114120 ; free virtual = 122248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2227.159; parent = 2015.911; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ip_fifo     | gen_fifo_access.data_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114120 ; free virtual = 122248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2229.989; parent = 2018.741; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ip_fifo     | gen_fifo_access.data_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance gen_fifo_access.data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114118 ; free virtual = 122245
Synthesis current peak Physical Memory [PSS] (MB): peak = 2230.425; parent = 2019.177; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114121 ; free virtual = 122249
Synthesis current peak Physical Memory [PSS] (MB): peak = 2230.534; parent = 2019.286; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114120 ; free virtual = 122250
Synthesis current peak Physical Memory [PSS] (MB): peak = 2230.550; parent = 2019.302; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114120 ; free virtual = 122249
Synthesis current peak Physical Memory [PSS] (MB): peak = 2230.642; parent = 2019.394; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114120 ; free virtual = 122248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2230.720; parent = 2019.472; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114120 ; free virtual = 122247
Synthesis current peak Physical Memory [PSS] (MB): peak = 2230.720; parent = 2019.472; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114120 ; free virtual = 122248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2230.735; parent = 2019.487; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     4|
|3     |LUT1     |     1|
|4     |LUT2     |    13|
|5     |LUT3     |     8|
|6     |LUT4     |     9|
|7     |LUT5     |     8|
|8     |LUT6     |     9|
|9     |RAMB36E1 |     1|
|10    |FDCE     |    25|
|11    |IBUF     |    37|
|12    |OBUF     |    35|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   151|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114120 ; free virtual = 122248
Synthesis current peak Physical Memory [PSS] (MB): peak = 2230.782; parent = 2019.534; children = 211.404
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3826.883; parent = 2828.793; children = 998.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2828.789 ; gain = 769.773 ; free physical = 114129 ; free virtual = 122257
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2828.797 ; gain = 769.773 ; free physical = 114129 ; free virtual = 122257
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.797 ; gain = 0.000 ; free physical = 114218 ; free virtual = 122346
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.344 ; gain = 0.000 ; free physical = 114126 ; free virtual = 122253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4b558c1a
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2970.344 ; gain = 936.176 ; free physical = 114334 ; free virtual = 122462
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.runs/synth_1/ip_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip_fifo_utilization_synth.rpt -pb ip_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 15:53:56 2023...
