package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for LLBtorqueAFMFA kernel
var LLBtorqueAFMFA_code cu.Function

// Stores the arguments for LLBtorqueAFMFA kernel invocation
type LLBtorqueAFMFA_args_t struct {
	arg_t1x         unsafe.Pointer
	arg_t1y         unsafe.Pointer
	arg_t1z         unsafe.Pointer
	arg_mx1         unsafe.Pointer
	arg_my1         unsafe.Pointer
	arg_mz1         unsafe.Pointer
	arg_t2x         unsafe.Pointer
	arg_t2y         unsafe.Pointer
	arg_t2z         unsafe.Pointer
	arg_mx2         unsafe.Pointer
	arg_my2         unsafe.Pointer
	arg_mz2         unsafe.Pointer
	arg_hx1         unsafe.Pointer
	arg_hy1         unsafe.Pointer
	arg_hz1         unsafe.Pointer
	arg_hx2         unsafe.Pointer
	arg_hy2         unsafe.Pointer
	arg_hz2         unsafe.Pointer
	arg_alpha_      unsafe.Pointer
	arg_alpha_mul   float32
	arg_alpha1_     unsafe.Pointer
	arg_alpha1_mul  float32
	arg_alpha2_     unsafe.Pointer
	arg_alpha2_mul  float32
	arg_TCurie_     unsafe.Pointer
	arg_TCurie_mul  float32
	arg_Msat_       unsafe.Pointer
	arg_Msat_mul    float32
	arg_Msat1_      unsafe.Pointer
	arg_Msat1_mul   float32
	arg_Msat2_      unsafe.Pointer
	arg_Msat2_mul   float32
	arg_hth11x      unsafe.Pointer
	arg_hth11y      unsafe.Pointer
	arg_hth11z      unsafe.Pointer
	arg_hth21x      unsafe.Pointer
	arg_hth21y      unsafe.Pointer
	arg_hth21z      unsafe.Pointer
	arg_hth12x      unsafe.Pointer
	arg_hth12y      unsafe.Pointer
	arg_hth12z      unsafe.Pointer
	arg_hth22x      unsafe.Pointer
	arg_hth22y      unsafe.Pointer
	arg_hth22z      unsafe.Pointer
	arg_temp_       unsafe.Pointer
	arg_temp_mul    float32
	arg_x_          unsafe.Pointer
	arg_x_mul       float32
	arg_nv_         unsafe.Pointer
	arg_nv_mul      float32
	arg_mua_        unsafe.Pointer
	arg_mua_mul     float32
	arg_mub_        unsafe.Pointer
	arg_mub_mul     float32
	arg_J0aa_       unsafe.Pointer
	arg_J0aa_mul    float32
	arg_J0bb_       unsafe.Pointer
	arg_J0bb_mul    float32
	arg_J0ab_       unsafe.Pointer
	arg_J0ab_mul    float32
	arg_lambda0_    unsafe.Pointer
	arg_lambda0_mul float32
	arg_N           int
	argptr          [63]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for LLBtorqueAFMFA kernel invocation
var LLBtorqueAFMFA_args LLBtorqueAFMFA_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	LLBtorqueAFMFA_args.argptr[0] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_t1x)
	LLBtorqueAFMFA_args.argptr[1] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_t1y)
	LLBtorqueAFMFA_args.argptr[2] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_t1z)
	LLBtorqueAFMFA_args.argptr[3] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_mx1)
	LLBtorqueAFMFA_args.argptr[4] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_my1)
	LLBtorqueAFMFA_args.argptr[5] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_mz1)
	LLBtorqueAFMFA_args.argptr[6] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_t2x)
	LLBtorqueAFMFA_args.argptr[7] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_t2y)
	LLBtorqueAFMFA_args.argptr[8] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_t2z)
	LLBtorqueAFMFA_args.argptr[9] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_mx2)
	LLBtorqueAFMFA_args.argptr[10] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_my2)
	LLBtorqueAFMFA_args.argptr[11] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_mz2)
	LLBtorqueAFMFA_args.argptr[12] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hx1)
	LLBtorqueAFMFA_args.argptr[13] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hy1)
	LLBtorqueAFMFA_args.argptr[14] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hz1)
	LLBtorqueAFMFA_args.argptr[15] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hx2)
	LLBtorqueAFMFA_args.argptr[16] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hy2)
	LLBtorqueAFMFA_args.argptr[17] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hz2)
	LLBtorqueAFMFA_args.argptr[18] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_alpha_)
	LLBtorqueAFMFA_args.argptr[19] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_alpha_mul)
	LLBtorqueAFMFA_args.argptr[20] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_alpha1_)
	LLBtorqueAFMFA_args.argptr[21] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_alpha1_mul)
	LLBtorqueAFMFA_args.argptr[22] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_alpha2_)
	LLBtorqueAFMFA_args.argptr[23] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_alpha2_mul)
	LLBtorqueAFMFA_args.argptr[24] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_TCurie_)
	LLBtorqueAFMFA_args.argptr[25] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_TCurie_mul)
	LLBtorqueAFMFA_args.argptr[26] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_Msat_)
	LLBtorqueAFMFA_args.argptr[27] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_Msat_mul)
	LLBtorqueAFMFA_args.argptr[28] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_Msat1_)
	LLBtorqueAFMFA_args.argptr[29] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_Msat1_mul)
	LLBtorqueAFMFA_args.argptr[30] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_Msat2_)
	LLBtorqueAFMFA_args.argptr[31] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_Msat2_mul)
	LLBtorqueAFMFA_args.argptr[32] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth11x)
	LLBtorqueAFMFA_args.argptr[33] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth11y)
	LLBtorqueAFMFA_args.argptr[34] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth11z)
	LLBtorqueAFMFA_args.argptr[35] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth21x)
	LLBtorqueAFMFA_args.argptr[36] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth21y)
	LLBtorqueAFMFA_args.argptr[37] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth21z)
	LLBtorqueAFMFA_args.argptr[38] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth12x)
	LLBtorqueAFMFA_args.argptr[39] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth12y)
	LLBtorqueAFMFA_args.argptr[40] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth12z)
	LLBtorqueAFMFA_args.argptr[41] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth22x)
	LLBtorqueAFMFA_args.argptr[42] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth22y)
	LLBtorqueAFMFA_args.argptr[43] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_hth22z)
	LLBtorqueAFMFA_args.argptr[44] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_temp_)
	LLBtorqueAFMFA_args.argptr[45] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_temp_mul)
	LLBtorqueAFMFA_args.argptr[46] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_x_)
	LLBtorqueAFMFA_args.argptr[47] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_x_mul)
	LLBtorqueAFMFA_args.argptr[48] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_nv_)
	LLBtorqueAFMFA_args.argptr[49] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_nv_mul)
	LLBtorqueAFMFA_args.argptr[50] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_mua_)
	LLBtorqueAFMFA_args.argptr[51] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_mua_mul)
	LLBtorqueAFMFA_args.argptr[52] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_mub_)
	LLBtorqueAFMFA_args.argptr[53] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_mub_mul)
	LLBtorqueAFMFA_args.argptr[54] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_J0aa_)
	LLBtorqueAFMFA_args.argptr[55] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_J0aa_mul)
	LLBtorqueAFMFA_args.argptr[56] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_J0bb_)
	LLBtorqueAFMFA_args.argptr[57] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_J0bb_mul)
	LLBtorqueAFMFA_args.argptr[58] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_J0ab_)
	LLBtorqueAFMFA_args.argptr[59] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_J0ab_mul)
	LLBtorqueAFMFA_args.argptr[60] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_lambda0_)
	LLBtorqueAFMFA_args.argptr[61] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_lambda0_mul)
	LLBtorqueAFMFA_args.argptr[62] = unsafe.Pointer(&LLBtorqueAFMFA_args.arg_N)
}

// Wrapper for LLBtorqueAFMFA CUDA kernel, asynchronous.
func k_LLBtorqueAFMFA_async(t1x unsafe.Pointer, t1y unsafe.Pointer, t1z unsafe.Pointer, mx1 unsafe.Pointer, my1 unsafe.Pointer, mz1 unsafe.Pointer, t2x unsafe.Pointer, t2y unsafe.Pointer, t2z unsafe.Pointer, mx2 unsafe.Pointer, my2 unsafe.Pointer, mz2 unsafe.Pointer, hx1 unsafe.Pointer, hy1 unsafe.Pointer, hz1 unsafe.Pointer, hx2 unsafe.Pointer, hy2 unsafe.Pointer, hz2 unsafe.Pointer, alpha_ unsafe.Pointer, alpha_mul float32, alpha1_ unsafe.Pointer, alpha1_mul float32, alpha2_ unsafe.Pointer, alpha2_mul float32, TCurie_ unsafe.Pointer, TCurie_mul float32, Msat_ unsafe.Pointer, Msat_mul float32, Msat1_ unsafe.Pointer, Msat1_mul float32, Msat2_ unsafe.Pointer, Msat2_mul float32, hth11x unsafe.Pointer, hth11y unsafe.Pointer, hth11z unsafe.Pointer, hth21x unsafe.Pointer, hth21y unsafe.Pointer, hth21z unsafe.Pointer, hth12x unsafe.Pointer, hth12y unsafe.Pointer, hth12z unsafe.Pointer, hth22x unsafe.Pointer, hth22y unsafe.Pointer, hth22z unsafe.Pointer, temp_ unsafe.Pointer, temp_mul float32, x_ unsafe.Pointer, x_mul float32, nv_ unsafe.Pointer, nv_mul float32, mua_ unsafe.Pointer, mua_mul float32, mub_ unsafe.Pointer, mub_mul float32, J0aa_ unsafe.Pointer, J0aa_mul float32, J0bb_ unsafe.Pointer, J0bb_mul float32, J0ab_ unsafe.Pointer, J0ab_mul float32, lambda0_ unsafe.Pointer, lambda0_mul float32, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("LLBtorqueAFMFA")
	}

	LLBtorqueAFMFA_args.Lock()
	defer LLBtorqueAFMFA_args.Unlock()

	if LLBtorqueAFMFA_code == 0 {
		LLBtorqueAFMFA_code = fatbinLoad(LLBtorqueAFMFA_map, "LLBtorqueAFMFA")
	}

	LLBtorqueAFMFA_args.arg_t1x = t1x
	LLBtorqueAFMFA_args.arg_t1y = t1y
	LLBtorqueAFMFA_args.arg_t1z = t1z
	LLBtorqueAFMFA_args.arg_mx1 = mx1
	LLBtorqueAFMFA_args.arg_my1 = my1
	LLBtorqueAFMFA_args.arg_mz1 = mz1
	LLBtorqueAFMFA_args.arg_t2x = t2x
	LLBtorqueAFMFA_args.arg_t2y = t2y
	LLBtorqueAFMFA_args.arg_t2z = t2z
	LLBtorqueAFMFA_args.arg_mx2 = mx2
	LLBtorqueAFMFA_args.arg_my2 = my2
	LLBtorqueAFMFA_args.arg_mz2 = mz2
	LLBtorqueAFMFA_args.arg_hx1 = hx1
	LLBtorqueAFMFA_args.arg_hy1 = hy1
	LLBtorqueAFMFA_args.arg_hz1 = hz1
	LLBtorqueAFMFA_args.arg_hx2 = hx2
	LLBtorqueAFMFA_args.arg_hy2 = hy2
	LLBtorqueAFMFA_args.arg_hz2 = hz2
	LLBtorqueAFMFA_args.arg_alpha_ = alpha_
	LLBtorqueAFMFA_args.arg_alpha_mul = alpha_mul
	LLBtorqueAFMFA_args.arg_alpha1_ = alpha1_
	LLBtorqueAFMFA_args.arg_alpha1_mul = alpha1_mul
	LLBtorqueAFMFA_args.arg_alpha2_ = alpha2_
	LLBtorqueAFMFA_args.arg_alpha2_mul = alpha2_mul
	LLBtorqueAFMFA_args.arg_TCurie_ = TCurie_
	LLBtorqueAFMFA_args.arg_TCurie_mul = TCurie_mul
	LLBtorqueAFMFA_args.arg_Msat_ = Msat_
	LLBtorqueAFMFA_args.arg_Msat_mul = Msat_mul
	LLBtorqueAFMFA_args.arg_Msat1_ = Msat1_
	LLBtorqueAFMFA_args.arg_Msat1_mul = Msat1_mul
	LLBtorqueAFMFA_args.arg_Msat2_ = Msat2_
	LLBtorqueAFMFA_args.arg_Msat2_mul = Msat2_mul
	LLBtorqueAFMFA_args.arg_hth11x = hth11x
	LLBtorqueAFMFA_args.arg_hth11y = hth11y
	LLBtorqueAFMFA_args.arg_hth11z = hth11z
	LLBtorqueAFMFA_args.arg_hth21x = hth21x
	LLBtorqueAFMFA_args.arg_hth21y = hth21y
	LLBtorqueAFMFA_args.arg_hth21z = hth21z
	LLBtorqueAFMFA_args.arg_hth12x = hth12x
	LLBtorqueAFMFA_args.arg_hth12y = hth12y
	LLBtorqueAFMFA_args.arg_hth12z = hth12z
	LLBtorqueAFMFA_args.arg_hth22x = hth22x
	LLBtorqueAFMFA_args.arg_hth22y = hth22y
	LLBtorqueAFMFA_args.arg_hth22z = hth22z
	LLBtorqueAFMFA_args.arg_temp_ = temp_
	LLBtorqueAFMFA_args.arg_temp_mul = temp_mul
	LLBtorqueAFMFA_args.arg_x_ = x_
	LLBtorqueAFMFA_args.arg_x_mul = x_mul
	LLBtorqueAFMFA_args.arg_nv_ = nv_
	LLBtorqueAFMFA_args.arg_nv_mul = nv_mul
	LLBtorqueAFMFA_args.arg_mua_ = mua_
	LLBtorqueAFMFA_args.arg_mua_mul = mua_mul
	LLBtorqueAFMFA_args.arg_mub_ = mub_
	LLBtorqueAFMFA_args.arg_mub_mul = mub_mul
	LLBtorqueAFMFA_args.arg_J0aa_ = J0aa_
	LLBtorqueAFMFA_args.arg_J0aa_mul = J0aa_mul
	LLBtorqueAFMFA_args.arg_J0bb_ = J0bb_
	LLBtorqueAFMFA_args.arg_J0bb_mul = J0bb_mul
	LLBtorqueAFMFA_args.arg_J0ab_ = J0ab_
	LLBtorqueAFMFA_args.arg_J0ab_mul = J0ab_mul
	LLBtorqueAFMFA_args.arg_lambda0_ = lambda0_
	LLBtorqueAFMFA_args.arg_lambda0_mul = lambda0_mul
	LLBtorqueAFMFA_args.arg_N = N

	args := LLBtorqueAFMFA_args.argptr[:]
	cu.LaunchKernel(LLBtorqueAFMFA_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("LLBtorqueAFMFA")
	}
}

// maps compute capability on PTX code for LLBtorqueAFMFA kernel.
var LLBtorqueAFMFA_map = map[int]string{0: "",
	70: LLBtorqueAFMFA_ptx_70}

// LLBtorqueAFMFA PTX code for various compute capabilities.
const (
	LLBtorqueAFMFA_ptx_70 = `
.version 7.1
.target sm_70
.address_size 64

	// .globl	LLBtorqueAFMFA

.visible .entry LLBtorqueAFMFA(
	.param .u64 LLBtorqueAFMFA_param_0,
	.param .u64 LLBtorqueAFMFA_param_1,
	.param .u64 LLBtorqueAFMFA_param_2,
	.param .u64 LLBtorqueAFMFA_param_3,
	.param .u64 LLBtorqueAFMFA_param_4,
	.param .u64 LLBtorqueAFMFA_param_5,
	.param .u64 LLBtorqueAFMFA_param_6,
	.param .u64 LLBtorqueAFMFA_param_7,
	.param .u64 LLBtorqueAFMFA_param_8,
	.param .u64 LLBtorqueAFMFA_param_9,
	.param .u64 LLBtorqueAFMFA_param_10,
	.param .u64 LLBtorqueAFMFA_param_11,
	.param .u64 LLBtorqueAFMFA_param_12,
	.param .u64 LLBtorqueAFMFA_param_13,
	.param .u64 LLBtorqueAFMFA_param_14,
	.param .u64 LLBtorqueAFMFA_param_15,
	.param .u64 LLBtorqueAFMFA_param_16,
	.param .u64 LLBtorqueAFMFA_param_17,
	.param .u64 LLBtorqueAFMFA_param_18,
	.param .f32 LLBtorqueAFMFA_param_19,
	.param .u64 LLBtorqueAFMFA_param_20,
	.param .f32 LLBtorqueAFMFA_param_21,
	.param .u64 LLBtorqueAFMFA_param_22,
	.param .f32 LLBtorqueAFMFA_param_23,
	.param .u64 LLBtorqueAFMFA_param_24,
	.param .f32 LLBtorqueAFMFA_param_25,
	.param .u64 LLBtorqueAFMFA_param_26,
	.param .f32 LLBtorqueAFMFA_param_27,
	.param .u64 LLBtorqueAFMFA_param_28,
	.param .f32 LLBtorqueAFMFA_param_29,
	.param .u64 LLBtorqueAFMFA_param_30,
	.param .f32 LLBtorqueAFMFA_param_31,
	.param .u64 LLBtorqueAFMFA_param_32,
	.param .u64 LLBtorqueAFMFA_param_33,
	.param .u64 LLBtorqueAFMFA_param_34,
	.param .u64 LLBtorqueAFMFA_param_35,
	.param .u64 LLBtorqueAFMFA_param_36,
	.param .u64 LLBtorqueAFMFA_param_37,
	.param .u64 LLBtorqueAFMFA_param_38,
	.param .u64 LLBtorqueAFMFA_param_39,
	.param .u64 LLBtorqueAFMFA_param_40,
	.param .u64 LLBtorqueAFMFA_param_41,
	.param .u64 LLBtorqueAFMFA_param_42,
	.param .u64 LLBtorqueAFMFA_param_43,
	.param .u64 LLBtorqueAFMFA_param_44,
	.param .f32 LLBtorqueAFMFA_param_45,
	.param .u64 LLBtorqueAFMFA_param_46,
	.param .f32 LLBtorqueAFMFA_param_47,
	.param .u64 LLBtorqueAFMFA_param_48,
	.param .f32 LLBtorqueAFMFA_param_49,
	.param .u64 LLBtorqueAFMFA_param_50,
	.param .f32 LLBtorqueAFMFA_param_51,
	.param .u64 LLBtorqueAFMFA_param_52,
	.param .f32 LLBtorqueAFMFA_param_53,
	.param .u64 LLBtorqueAFMFA_param_54,
	.param .f32 LLBtorqueAFMFA_param_55,
	.param .u64 LLBtorqueAFMFA_param_56,
	.param .f32 LLBtorqueAFMFA_param_57,
	.param .u64 LLBtorqueAFMFA_param_58,
	.param .f32 LLBtorqueAFMFA_param_59,
	.param .u64 LLBtorqueAFMFA_param_60,
	.param .f32 LLBtorqueAFMFA_param_61,
	.param .u32 LLBtorqueAFMFA_param_62
)
{
	.reg .pred 	%p<143>;
	.reg .f32 	%f<1406>;
	.reg .b32 	%r<137>;
	.reg .f64 	%fd<80>;
	.reg .b64 	%rd<172>;


	ld.param.u64 	%rd20, [LLBtorqueAFMFA_param_18];
	ld.param.u64 	%rd21, [LLBtorqueAFMFA_param_20];
	ld.param.u64 	%rd22, [LLBtorqueAFMFA_param_22];
	ld.param.u64 	%rd23, [LLBtorqueAFMFA_param_26];
	ld.param.u64 	%rd24, [LLBtorqueAFMFA_param_28];
	ld.param.u64 	%rd25, [LLBtorqueAFMFA_param_30];
	ld.param.u64 	%rd28, [LLBtorqueAFMFA_param_34];
	ld.param.u64 	%rd29, [LLBtorqueAFMFA_param_35];
	ld.param.u64 	%rd30, [LLBtorqueAFMFA_param_36];
	ld.param.u64 	%rd31, [LLBtorqueAFMFA_param_37];
	ld.param.u64 	%rd32, [LLBtorqueAFMFA_param_38];
	ld.param.u64 	%rd33, [LLBtorqueAFMFA_param_39];
	ld.param.u64 	%rd34, [LLBtorqueAFMFA_param_40];
	ld.param.u64 	%rd35, [LLBtorqueAFMFA_param_41];
	ld.param.u64 	%rd36, [LLBtorqueAFMFA_param_42];
	ld.param.u64 	%rd37, [LLBtorqueAFMFA_param_43];
	ld.param.u64 	%rd38, [LLBtorqueAFMFA_param_44];
	ld.param.u64 	%rd39, [LLBtorqueAFMFA_param_46];
	ld.param.u64 	%rd40, [LLBtorqueAFMFA_param_48];
	ld.param.u64 	%rd41, [LLBtorqueAFMFA_param_50];
	ld.param.u64 	%rd42, [LLBtorqueAFMFA_param_52];
	ld.param.u64 	%rd43, [LLBtorqueAFMFA_param_54];
	ld.param.u64 	%rd44, [LLBtorqueAFMFA_param_56];
	ld.param.f32 	%f1354, [LLBtorqueAFMFA_param_59];
	ld.param.u32 	%r3, [LLBtorqueAFMFA_param_62];
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %ctaid.x;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r9;
	setp.ge.s32	%p5, %r1, %r3;
	@%p5 bra 	BB0_148;

	ld.param.f32 	%f1341, [LLBtorqueAFMFA_param_19];
	ld.param.u64 	%rd168, [LLBtorqueAFMFA_param_17];
	ld.param.u64 	%rd167, [LLBtorqueAFMFA_param_16];
	ld.param.u64 	%rd166, [LLBtorqueAFMFA_param_15];
	ld.param.u64 	%rd165, [LLBtorqueAFMFA_param_14];
	ld.param.u64 	%rd164, [LLBtorqueAFMFA_param_13];
	ld.param.u64 	%rd163, [LLBtorqueAFMFA_param_12];
	ld.param.u64 	%rd162, [LLBtorqueAFMFA_param_11];
	ld.param.u64 	%rd161, [LLBtorqueAFMFA_param_10];
	ld.param.u64 	%rd160, [LLBtorqueAFMFA_param_9];
	ld.param.u64 	%rd159, [LLBtorqueAFMFA_param_5];
	ld.param.u64 	%rd158, [LLBtorqueAFMFA_param_4];
	ld.param.u64 	%rd157, [LLBtorqueAFMFA_param_3];
	cvta.to.global.u64 	%rd46, %rd157;
	mul.wide.s32 	%rd47, %r1, 4;
	add.s64 	%rd48, %rd46, %rd47;
	ld.global.nc.f32 	%f1, [%rd48];
	cvta.to.global.u64 	%rd49, %rd158;
	add.s64 	%rd50, %rd49, %rd47;
	ld.global.nc.f32 	%f2, [%rd50];
	cvta.to.global.u64 	%rd51, %rd159;
	add.s64 	%rd52, %rd51, %rd47;
	ld.global.nc.f32 	%f3, [%rd52];
	cvta.to.global.u64 	%rd53, %rd160;
	add.s64 	%rd54, %rd53, %rd47;
	ld.global.nc.f32 	%f4, [%rd54];
	cvta.to.global.u64 	%rd55, %rd161;
	add.s64 	%rd56, %rd55, %rd47;
	ld.global.nc.f32 	%f5, [%rd56];
	cvta.to.global.u64 	%rd57, %rd162;
	add.s64 	%rd58, %rd57, %rd47;
	ld.global.nc.f32 	%f6, [%rd58];
	cvta.to.global.u64 	%rd59, %rd163;
	add.s64 	%rd60, %rd59, %rd47;
	ld.global.nc.f32 	%f7, [%rd60];
	cvta.to.global.u64 	%rd61, %rd164;
	add.s64 	%rd62, %rd61, %rd47;
	ld.global.nc.f32 	%f8, [%rd62];
	cvta.to.global.u64 	%rd63, %rd165;
	add.s64 	%rd64, %rd63, %rd47;
	ld.global.nc.f32 	%f9, [%rd64];
	cvta.to.global.u64 	%rd65, %rd166;
	add.s64 	%rd66, %rd65, %rd47;
	ld.global.nc.f32 	%f10, [%rd66];
	cvta.to.global.u64 	%rd67, %rd167;
	add.s64 	%rd68, %rd67, %rd47;
	ld.global.nc.f32 	%f11, [%rd68];
	cvta.to.global.u64 	%rd69, %rd168;
	add.s64 	%rd70, %rd69, %rd47;
	ld.global.nc.f32 	%f12, [%rd70];
	setp.eq.s64	%p6, %rd20, 0;
	@%p6 bra 	BB0_3;

	ld.param.f32 	%f1310, [LLBtorqueAFMFA_param_19];
	cvta.to.global.u64 	%rd71, %rd20;
	add.s64 	%rd73, %rd71, %rd47;
	ld.global.nc.f32 	%f322, [%rd73];
	mul.f32 	%f1341, %f322, %f1310;

BB0_3:
	ld.param.f32 	%f1342, [LLBtorqueAFMFA_param_21];
	setp.eq.s64	%p7, %rd21, 0;
	@%p7 bra 	BB0_5;

	ld.param.f32 	%f1312, [LLBtorqueAFMFA_param_21];
	cvta.to.global.u64 	%rd74, %rd21;
	add.s64 	%rd76, %rd74, %rd47;
	ld.global.nc.f32 	%f323, [%rd76];
	mul.f32 	%f1342, %f323, %f1312;

BB0_5:
	ld.param.f32 	%f1343, [LLBtorqueAFMFA_param_23];
	setp.eq.s64	%p8, %rd22, 0;
	@%p8 bra 	BB0_7;

	ld.param.f32 	%f1314, [LLBtorqueAFMFA_param_23];
	cvta.to.global.u64 	%rd77, %rd22;
	add.s64 	%rd79, %rd77, %rd47;
	ld.global.nc.f32 	%f324, [%rd79];
	mul.f32 	%f1343, %f324, %f1314;

BB0_7:
	ld.param.f32 	%f1344, [LLBtorqueAFMFA_param_27];
	setp.eq.s64	%p9, %rd23, 0;
	@%p9 bra 	BB0_9;

	ld.param.f32 	%f1316, [LLBtorqueAFMFA_param_27];
	cvta.to.global.u64 	%rd80, %rd23;
	add.s64 	%rd82, %rd80, %rd47;
	ld.global.nc.f32 	%f325, [%rd82];
	mul.f32 	%f1344, %f325, %f1316;

BB0_9:
	ld.param.f32 	%f1345, [LLBtorqueAFMFA_param_29];
	setp.eq.s64	%p10, %rd24, 0;
	@%p10 bra 	BB0_11;

	ld.param.f32 	%f1318, [LLBtorqueAFMFA_param_29];
	cvta.to.global.u64 	%rd83, %rd24;
	add.s64 	%rd85, %rd83, %rd47;
	ld.global.nc.f32 	%f326, [%rd85];
	mul.f32 	%f1345, %f326, %f1318;

BB0_11:
	ld.param.f32 	%f1346, [LLBtorqueAFMFA_param_31];
	setp.eq.s64	%p11, %rd25, 0;
	@%p11 bra 	BB0_13;

	ld.param.f32 	%f1320, [LLBtorqueAFMFA_param_31];
	cvta.to.global.u64 	%rd86, %rd25;
	add.s64 	%rd88, %rd86, %rd47;
	ld.global.nc.f32 	%f327, [%rd88];
	mul.f32 	%f1346, %f327, %f1320;

BB0_13:
	ld.param.f32 	%f1347, [LLBtorqueAFMFA_param_47];
	setp.eq.s64	%p12, %rd39, 0;
	@%p12 bra 	BB0_15;

	ld.param.f32 	%f1322, [LLBtorqueAFMFA_param_47];
	cvta.to.global.u64 	%rd89, %rd39;
	add.s64 	%rd91, %rd89, %rd47;
	ld.global.nc.f32 	%f328, [%rd91];
	mul.f32 	%f1347, %f328, %f1322;

BB0_15:
	ld.param.f32 	%f1348, [LLBtorqueAFMFA_param_49];
	setp.eq.s64	%p13, %rd40, 0;
	@%p13 bra 	BB0_17;

	ld.param.f32 	%f1324, [LLBtorqueAFMFA_param_49];
	cvta.to.global.u64 	%rd92, %rd40;
	add.s64 	%rd94, %rd92, %rd47;
	ld.global.nc.f32 	%f329, [%rd94];
	mul.f32 	%f1348, %f329, %f1324;

BB0_17:
	ld.param.f32 	%f1349, [LLBtorqueAFMFA_param_51];
	setp.eq.s64	%p14, %rd41, 0;
	@%p14 bra 	BB0_19;

	ld.param.f32 	%f1326, [LLBtorqueAFMFA_param_51];
	cvta.to.global.u64 	%rd95, %rd41;
	add.s64 	%rd97, %rd95, %rd47;
	ld.global.nc.f32 	%f330, [%rd97];
	mul.f32 	%f1349, %f330, %f1326;

BB0_19:
	ld.param.f32 	%f1350, [LLBtorqueAFMFA_param_53];
	setp.eq.s64	%p15, %rd42, 0;
	@%p15 bra 	BB0_21;

	ld.param.f32 	%f1328, [LLBtorqueAFMFA_param_53];
	cvta.to.global.u64 	%rd98, %rd42;
	add.s64 	%rd100, %rd98, %rd47;
	ld.global.nc.f32 	%f331, [%rd100];
	mul.f32 	%f1350, %f331, %f1328;

BB0_21:
	ld.param.f32 	%f1351, [LLBtorqueAFMFA_param_55];
	setp.eq.s64	%p16, %rd43, 0;
	@%p16 bra 	BB0_23;

	ld.param.f32 	%f1330, [LLBtorqueAFMFA_param_55];
	cvta.to.global.u64 	%rd101, %rd43;
	add.s64 	%rd103, %rd101, %rd47;
	ld.global.nc.f32 	%f332, [%rd103];
	mul.f32 	%f1351, %f332, %f1330;

BB0_23:
	ld.param.f32 	%f1352, [LLBtorqueAFMFA_param_57];
	mul.f32 	%f333, %f1348, %f1351;
	mul.f32 	%f35, %f1347, %f333;
	setp.eq.s64	%p17, %rd44, 0;
	@%p17 bra 	BB0_25;

	ld.param.f32 	%f1332, [LLBtorqueAFMFA_param_57];
	cvta.to.global.u64 	%rd104, %rd44;
	add.s64 	%rd106, %rd104, %rd47;
	ld.global.nc.f32 	%f334, [%rd106];
	mul.f32 	%f1352, %f334, %f1332;

BB0_25:
	ld.param.u64 	%rd169, [LLBtorqueAFMFA_param_58];
	mov.f32 	%f335, 0f3F800000;
	sub.f32 	%f38, %f335, %f1347;
	mul.f32 	%f336, %f1348, %f1352;
	mul.f32 	%f39, %f38, %f336;
	cvta.to.global.u64 	%rd107, %rd169;
	add.s64 	%rd1, %rd107, %rd47;
	setp.eq.s64	%p18, %rd169, 0;
	mov.f32 	%f1353, %f1354;
	@%p18 bra 	BB0_27;

	ld.global.nc.f32 	%f337, [%rd1];
	mul.f32 	%f1353, %f337, %f1354;

BB0_27:
	mul.f32 	%f338, %f38, %f1353;
	mul.f32 	%f42, %f1348, %f338;
	@%p18 bra 	BB0_29;

	ld.global.nc.f32 	%f339, [%rd1];
	mul.f32 	%f1354, %f339, %f1354;

BB0_29:
	ld.param.f32 	%f1355, [LLBtorqueAFMFA_param_45];
	mul.f32 	%f340, %f1347, %f1354;
	mul.f32 	%f45, %f1348, %f340;
	setp.eq.s64	%p20, %rd38, 0;
	@%p20 bra 	BB0_31;

	ld.param.f32 	%f1334, [LLBtorqueAFMFA_param_45];
	cvta.to.global.u64 	%rd109, %rd38;
	add.s64 	%rd111, %rd109, %rd47;
	ld.global.nc.f32 	%f341, [%rd111];
	mul.f32 	%f1355, %f341, %f1334;

BB0_31:
	mul.f32 	%f342, %f2, %f2;
	fma.rn.f32 	%f343, %f1, %f1, %f342;
	fma.rn.f32 	%f344, %f3, %f3, %f343;
	sqrt.rn.f32 	%f48, %f344;
	mul.f32 	%f345, %f5, %f5;
	fma.rn.f32 	%f346, %f4, %f4, %f345;
	fma.rn.f32 	%f347, %f6, %f6, %f346;
	sqrt.rn.f32 	%f49, %f347;
	setp.eq.f32	%p21, %f48, 0f00000000;
	setp.eq.f32	%p22, %f49, 0f00000000;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	BB0_146;
	bra.uni 	BB0_32;

BB0_146:
	mul.f32 	%f1403, %f1, 0f00000000;
	mul.f32 	%f1404, %f2, 0f00000000;
	mul.f32 	%f1405, %f3, 0f00000000;
	mul.f32 	%f1400, %f4, 0f00000000;
	mul.f32 	%f1401, %f5, 0f00000000;
	mul.f32 	%f1402, %f6, 0f00000000;
	bra.uni 	BB0_147;

BB0_32:
	ld.param.u64 	%rd171, [LLBtorqueAFMFA_param_33];
	ld.param.u64 	%rd170, [LLBtorqueAFMFA_param_32];
	setp.eq.f32	%p24, %f1355, 0f00000000;
	selp.f32	%f50, 0f38D1B717, %f1355, %p24;
	cvta.to.global.u64 	%rd112, %rd170;
	add.s64 	%rd114, %rd112, %rd47;
	ld.global.nc.f32 	%f51, [%rd114];
	cvta.to.global.u64 	%rd115, %rd171;
	add.s64 	%rd116, %rd115, %rd47;
	ld.global.nc.f32 	%f52, [%rd116];
	cvta.to.global.u64 	%rd117, %rd28;
	add.s64 	%rd118, %rd117, %rd47;
	ld.global.nc.f32 	%f53, [%rd118];
	cvta.to.global.u64 	%rd119, %rd29;
	add.s64 	%rd120, %rd119, %rd47;
	ld.global.nc.f32 	%f54, [%rd120];
	cvta.to.global.u64 	%rd121, %rd30;
	add.s64 	%rd122, %rd121, %rd47;
	ld.global.nc.f32 	%f55, [%rd122];
	cvta.to.global.u64 	%rd123, %rd31;
	add.s64 	%rd124, %rd123, %rd47;
	ld.global.nc.f32 	%f56, [%rd124];
	cvta.to.global.u64 	%rd125, %rd32;
	add.s64 	%rd126, %rd125, %rd47;
	ld.global.nc.f32 	%f57, [%rd126];
	cvta.to.global.u64 	%rd127, %rd33;
	add.s64 	%rd128, %rd127, %rd47;
	ld.global.nc.f32 	%f58, [%rd128];
	cvta.to.global.u64 	%rd129, %rd34;
	add.s64 	%rd130, %rd129, %rd47;
	ld.global.nc.f32 	%f59, [%rd130];
	cvta.to.global.u64 	%rd131, %rd35;
	add.s64 	%rd132, %rd131, %rd47;
	ld.global.nc.f32 	%f60, [%rd132];
	cvta.to.global.u64 	%rd133, %rd36;
	add.s64 	%rd134, %rd133, %rd47;
	ld.global.nc.f32 	%f61, [%rd134];
	cvta.to.global.u64 	%rd135, %rd37;
	add.s64 	%rd136, %rd135, %rd47;
	ld.global.nc.f32 	%f62, [%rd136];
	add.f32 	%f63, %f35, %f39;
	cvt.rzi.f32.f32	%f349, %f335;
	add.f32 	%f350, %f349, %f349;
	mov.f32 	%f351, 0f40000000;
	sub.f32 	%f352, %f351, %f350;
	abs.f32 	%f64, %f352;
	sub.f32 	%f65, %f35, %f39;
	abs.f32 	%f66, %f65;
	setp.lt.f32	%p25, %f66, 0f00800000;
	mul.f32 	%f353, %f66, 0f4B800000;
	selp.f32	%f354, %f353, %f66, %p25;
	selp.f32	%f355, 0fC3170000, 0fC2FE0000, %p25;
	mov.b32 	 %r10, %f354;
	and.b32  	%r11, %r10, 8388607;
	or.b32  	%r12, %r11, 1065353216;
	mov.b32 	 %f356, %r12;
	shr.u32 	%r13, %r10, 23;
	cvt.rn.f32.u32	%f357, %r13;
	add.f32 	%f358, %f355, %f357;
	setp.gt.f32	%p26, %f356, 0f3FB504F3;
	mul.f32 	%f359, %f356, 0f3F000000;
	add.f32 	%f360, %f358, 0f3F800000;
	selp.f32	%f361, %f360, %f358, %p26;
	selp.f32	%f362, %f359, %f356, %p26;
	add.f32 	%f363, %f362, 0fBF800000;
	add.f32 	%f364, %f362, 0f3F800000;
	rcp.approx.ftz.f32 	%f365, %f364;
	add.f32 	%f366, %f363, %f363;
	mul.f32 	%f367, %f365, %f366;
	mul.f32 	%f368, %f367, %f367;
	mov.f32 	%f369, 0f3C4CAF63;
	mov.f32 	%f370, 0f3B18F0FE;
	fma.rn.f32 	%f371, %f370, %f368, %f369;
	mov.f32 	%f372, 0f3DAAAABD;
	fma.rn.f32 	%f373, %f371, %f368, %f372;
	mul.rn.f32 	%f374, %f373, %f368;
	mul.rn.f32 	%f375, %f374, %f367;
	sub.f32 	%f376, %f363, %f367;
	neg.f32 	%f377, %f367;
	add.f32 	%f378, %f376, %f376;
	fma.rn.f32 	%f379, %f377, %f363, %f378;
	mul.rn.f32 	%f380, %f365, %f379;
	add.f32 	%f381, %f375, %f367;
	sub.f32 	%f382, %f367, %f381;
	add.f32 	%f383, %f375, %f382;
	add.f32 	%f384, %f380, %f383;
	add.f32 	%f385, %f381, %f384;
	sub.f32 	%f386, %f381, %f385;
	add.f32 	%f387, %f384, %f386;
	mov.f32 	%f388, 0f3F317200;
	mul.rn.f32 	%f389, %f361, %f388;
	mov.f32 	%f390, 0f35BFBE8E;
	mul.rn.f32 	%f391, %f361, %f390;
	add.f32 	%f392, %f389, %f385;
	sub.f32 	%f393, %f389, %f392;
	add.f32 	%f394, %f385, %f393;
	add.f32 	%f395, %f387, %f394;
	add.f32 	%f396, %f391, %f395;
	add.f32 	%f397, %f392, %f396;
	sub.f32 	%f398, %f392, %f397;
	add.f32 	%f399, %f396, %f398;
	mul.rn.f32 	%f400, %f351, %f397;
	neg.f32 	%f401, %f400;
	fma.rn.f32 	%f402, %f351, %f397, %f401;
	fma.rn.f32 	%f403, %f351, %f399, %f402;
	mov.f32 	%f404, 0f00000000;
	fma.rn.f32 	%f405, %f404, %f397, %f403;
	add.rn.f32 	%f406, %f400, %f405;
	neg.f32 	%f407, %f406;
	add.rn.f32 	%f408, %f400, %f407;
	add.rn.f32 	%f409, %f408, %f405;
	mov.b32 	 %r14, %f406;
	setp.eq.s32	%p27, %r14, 1118925336;
	add.s32 	%r15, %r14, -1;
	mov.b32 	 %f410, %r15;
	add.f32 	%f411, %f409, 0f37000000;
	selp.f32	%f67, %f411, %f409, %p27;
	selp.f32	%f412, %f410, %f406, %p27;
	mov.f32 	%f413, 0f3FB8AA3B;
	mul.rn.f32 	%f414, %f412, %f413;
	cvt.rzi.f32.f32	%f415, %f414;
	abs.f32 	%f416, %f415;
	setp.gt.f32	%p28, %f416, 0f42FC0000;
	mov.b32 	 %r16, %f415;
	and.b32  	%r17, %r16, -2147483648;
	or.b32  	%r18, %r17, 1123811328;
	mov.b32 	 %f417, %r18;
	selp.f32	%f418, %f417, %f415, %p28;
	mov.f32 	%f419, 0fBF317218;
	fma.rn.f32 	%f420, %f418, %f419, %f412;
	mov.f32 	%f421, 0f3102E308;
	fma.rn.f32 	%f422, %f418, %f421, %f420;
	mul.f32 	%f423, %f422, 0f3FB8AA3B;
	add.f32 	%f424, %f418, 0f4B40007F;
	mov.b32 	 %r19, %f424;
	shl.b32 	%r20, %r19, 23;
	mov.b32 	 %f425, %r20;
	ex2.approx.ftz.f32 	%f426, %f423;
	mul.f32 	%f1356, %f426, %f425;
	setp.eq.f32	%p29, %f1356, 0f7F800000;
	@%p29 bra 	BB0_34;

	fma.rn.f32 	%f1356, %f1356, %f67, %f1356;

BB0_34:
	setp.neu.f32	%p30, %f64, 0f3F800000;
	setp.geu.f32	%p31, %f65, 0f00000000;
	or.pred  	%p1, %p31, %p30;
	setp.eq.f32	%p32, %f65, 0f00000000;
	@%p32 bra 	BB0_38;
	bra.uni 	BB0_35;

BB0_38:
	setp.eq.f32	%p35, %f64, 0f3F800000;
	add.f32 	%f431, %f65, %f65;
	selp.f32	%f1358, %f431, 0f00000000, %p35;
	bra.uni 	BB0_39;

BB0_35:
	mov.b32 	 %r21, %f1356;
	xor.b32  	%r22, %r21, -2147483648;
	mov.b32 	 %f427, %r22;
	selp.f32	%f1358, %f1356, %f427, %p1;
	@%p31 bra 	BB0_39;

	cvt.rzi.f32.f32	%f429, %f351;
	setp.eq.f32	%p34, %f429, 0f40000000;
	@%p34 bra 	BB0_39;

	mov.f32 	%f1358, 0f7FFFFFFF;

BB0_39:
	abs.f32 	%f1338, %f65;
	add.f32 	%f432, %f1338, 0f40000000;
	mov.b32 	 %r23, %f432;
	setp.lt.s32	%p36, %r23, 2139095040;
	@%p36 bra 	BB0_44;

	abs.f32 	%f1339, %f65;
	setp.gtu.f32	%p37, %f1339, 0f7F800000;
	@%p37 bra 	BB0_43;
	bra.uni 	BB0_41;

BB0_43:
	add.f32 	%f1358, %f65, 0f40000000;
	bra.uni 	BB0_44;

BB0_41:
	abs.f32 	%f1340, %f65;
	setp.neu.f32	%p38, %f1340, 0f7F800000;
	@%p38 bra 	BB0_44;

	selp.f32	%f1358, 0f7F800000, 0fFF800000, %p1;

BB0_44:
	mov.f32 	%f1297, 0f00000000;
	mov.f32 	%f1296, 0f35BFBE8E;
	mov.f32 	%f1295, 0f3F317200;
	mov.f32 	%f1294, 0f3DAAAABD;
	mov.f32 	%f1293, 0f3C4CAF63;
	mov.f32 	%f1292, 0f3B18F0FE;
	setp.eq.f32	%p39, %f65, 0f3F800000;
	selp.f32	%f433, 0f3F800000, %f1358, %p39;
	mul.f32 	%f434, %f42, 0f40800000;
	fma.rn.f32 	%f77, %f434, %f45, %f433;
	mov.f32 	%f435, 0f3E800000;
	cvt.rzi.f32.f32	%f436, %f435;
	fma.rn.f32 	%f437, %f436, 0fC0000000, 0f3F000000;
	abs.f32 	%f78, %f437;
	abs.f32 	%f79, %f77;
	setp.lt.f32	%p40, %f79, 0f00800000;
	mul.f32 	%f438, %f79, 0f4B800000;
	selp.f32	%f439, %f438, %f79, %p40;
	selp.f32	%f440, 0fC3170000, 0fC2FE0000, %p40;
	mov.b32 	 %r24, %f439;
	and.b32  	%r25, %r24, 8388607;
	or.b32  	%r26, %r25, 1065353216;
	mov.b32 	 %f441, %r26;
	shr.u32 	%r27, %r24, 23;
	cvt.rn.f32.u32	%f442, %r27;
	add.f32 	%f443, %f440, %f442;
	setp.gt.f32	%p41, %f441, 0f3FB504F3;
	mul.f32 	%f444, %f441, 0f3F000000;
	add.f32 	%f445, %f443, 0f3F800000;
	selp.f32	%f446, %f445, %f443, %p41;
	selp.f32	%f447, %f444, %f441, %p41;
	add.f32 	%f448, %f447, 0fBF800000;
	add.f32 	%f449, %f447, 0f3F800000;
	rcp.approx.ftz.f32 	%f450, %f449;
	add.f32 	%f451, %f448, %f448;
	mul.f32 	%f452, %f450, %f451;
	mul.f32 	%f453, %f452, %f452;
	fma.rn.f32 	%f456, %f1292, %f453, %f1293;
	fma.rn.f32 	%f458, %f456, %f453, %f1294;
	mul.rn.f32 	%f459, %f458, %f453;
	mul.rn.f32 	%f460, %f459, %f452;
	sub.f32 	%f461, %f448, %f452;
	neg.f32 	%f462, %f452;
	add.f32 	%f463, %f461, %f461;
	fma.rn.f32 	%f464, %f462, %f448, %f463;
	mul.rn.f32 	%f465, %f450, %f464;
	add.f32 	%f466, %f460, %f452;
	sub.f32 	%f467, %f452, %f466;
	add.f32 	%f468, %f460, %f467;
	add.f32 	%f469, %f465, %f468;
	add.f32 	%f470, %f466, %f469;
	sub.f32 	%f471, %f466, %f470;
	add.f32 	%f472, %f469, %f471;
	mul.rn.f32 	%f474, %f446, %f1295;
	mul.rn.f32 	%f476, %f446, %f1296;
	add.f32 	%f477, %f474, %f470;
	sub.f32 	%f478, %f474, %f477;
	add.f32 	%f479, %f470, %f478;
	add.f32 	%f480, %f472, %f479;
	add.f32 	%f481, %f476, %f480;
	add.f32 	%f482, %f477, %f481;
	sub.f32 	%f483, %f477, %f482;
	add.f32 	%f484, %f481, %f483;
	mov.f32 	%f485, 0f3F000000;
	mul.rn.f32 	%f486, %f485, %f482;
	neg.f32 	%f487, %f486;
	fma.rn.f32 	%f488, %f485, %f482, %f487;
	fma.rn.f32 	%f489, %f485, %f484, %f488;
	fma.rn.f32 	%f491, %f1297, %f482, %f489;
	add.rn.f32 	%f492, %f486, %f491;
	neg.f32 	%f493, %f492;
	add.rn.f32 	%f494, %f486, %f493;
	add.rn.f32 	%f495, %f494, %f491;
	mov.b32 	 %r28, %f492;
	setp.eq.s32	%p42, %r28, 1118925336;
	add.s32 	%r29, %r28, -1;
	mov.b32 	 %f496, %r29;
	add.f32 	%f497, %f495, 0f37000000;
	selp.f32	%f80, %f497, %f495, %p42;
	selp.f32	%f498, %f496, %f492, %p42;
	mul.rn.f32 	%f500, %f498, %f413;
	cvt.rzi.f32.f32	%f501, %f500;
	abs.f32 	%f502, %f501;
	setp.gt.f32	%p43, %f502, 0f42FC0000;
	mov.b32 	 %r30, %f501;
	and.b32  	%r31, %r30, -2147483648;
	or.b32  	%r32, %r31, 1123811328;
	mov.b32 	 %f503, %r32;
	selp.f32	%f504, %f503, %f501, %p43;
	fma.rn.f32 	%f506, %f504, %f419, %f498;
	fma.rn.f32 	%f508, %f504, %f421, %f506;
	mul.f32 	%f509, %f508, 0f3FB8AA3B;
	add.f32 	%f510, %f504, 0f4B40007F;
	mov.b32 	 %r33, %f510;
	shl.b32 	%r34, %r33, 23;
	mov.b32 	 %f511, %r34;
	ex2.approx.ftz.f32 	%f512, %f509;
	mul.f32 	%f1359, %f512, %f511;
	setp.eq.f32	%p44, %f1359, 0f7F800000;
	@%p44 bra 	BB0_46;

	fma.rn.f32 	%f1359, %f1359, %f80, %f1359;

BB0_46:
	setp.neu.f32	%p45, %f78, 0f3F800000;
	setp.geu.f32	%p46, %f77, 0f00000000;
	or.pred  	%p2, %p46, %p45;
	setp.eq.f32	%p47, %f77, 0f00000000;
	@%p47 bra 	BB0_50;
	bra.uni 	BB0_47;

BB0_50:
	setp.eq.f32	%p50, %f78, 0f3F800000;
	add.f32 	%f517, %f77, %f77;
	selp.f32	%f1361, %f517, 0f00000000, %p50;
	bra.uni 	BB0_51;

BB0_47:
	mov.b32 	 %r35, %f1359;
	xor.b32  	%r36, %r35, -2147483648;
	mov.b32 	 %f513, %r36;
	selp.f32	%f1361, %f1359, %f513, %p2;
	@%p46 bra 	BB0_51;

	cvt.rzi.f32.f32	%f515, %f485;
	setp.eq.f32	%p49, %f515, 0f3F000000;
	@%p49 bra 	BB0_51;

	mov.f32 	%f1361, 0f7FFFFFFF;

BB0_51:
	abs.f32 	%f1335, %f77;
	add.f32 	%f518, %f1335, 0f3F000000;
	mov.b32 	 %r37, %f518;
	setp.lt.s32	%p51, %r37, 2139095040;
	@%p51 bra 	BB0_56;

	abs.f32 	%f1336, %f77;
	setp.gtu.f32	%p52, %f1336, 0f7F800000;
	@%p52 bra 	BB0_55;
	bra.uni 	BB0_53;

BB0_55:
	add.f32 	%f1361, %f77, 0f3F000000;
	bra.uni 	BB0_56;

BB0_53:
	abs.f32 	%f1337, %f77;
	setp.neu.f32	%p53, %f1337, 0f7F800000;
	@%p53 bra 	BB0_56;

	selp.f32	%f1361, 0f7F800000, 0fFF800000, %p2;

BB0_56:
	setp.eq.f32	%p54, %f77, 0f3F800000;
	selp.f32	%f521, 0f3F800000, %f1361, %p54;
	add.f32 	%f522, %f63, %f521;
	div.rn.f32 	%f90, %f522, 0f1AC84ACE;
	sub.f32 	%f523, %f50, %f90;
	abs.f32 	%f524, %f523;
	cvt.f64.f32	%fd21, %f524;
	cvt.f64.f32	%fd1, %f90;
	mul.f64 	%fd22, %fd1, 0d3F7CAC083126E979;
	setp.lt.f64	%p55, %fd21, %fd22;
	setp.lt.f32	%p56, %f50, %f90;
	and.pred  	%p57, %p55, %p56;
	mul.f32 	%f525, %f90, 0f3F7E353F;
	selp.f32	%f526, %f525, %f50, %p57;
	cvt.f64.f32	%fd23, %f526;
	add.f64 	%fd24, %fd1, %fd1;
	setp.gt.f64	%p58, %fd23, %fd24;
	add.f32 	%f527, %f90, %f90;
	selp.f32	%f91, %f527, %f526, %p58;
	mov.f32 	%f1382, 0f3C23D70A;
	setp.geu.f32	%p59, %f91, %f90;
	@%p59 bra 	BB0_57;

	div.rn.f32 	%f92, %f90, 0f41200000;
	setp.lt.f32	%p60, %f91, %f92;
	selp.f32	%f1363, %f92, %f91, %p60;
	cvt.f64.f32	%fd25, %f1363;
	mul.f64 	%fd2, %fd1, 0d3FEFD70A3D70A3D7;
	mov.u32 	%r136, 0;
	setp.leu.f64	%p61, %fd25, %fd2;
	@%p61 bra 	BB0_59;

	cvt.rn.f32.f64	%f1362, %fd2;
	mov.u32 	%r136, 1;
	bra.uni 	BB0_61;

BB0_57:
	mov.f32 	%f1363, %f91;
	mov.f32 	%f1383, %f1382;
	bra.uni 	BB0_95;

BB0_59:
	mov.f32 	%f1362, %f1363;
	mov.f32 	%f1363, %f91;

BB0_61:
	mul.f32 	%f528, %f1362, 0f19858734;
	rcp.rn.f32 	%f529, %f528;
	mul.f32 	%f97, %f35, %f529;
	abs.f32 	%f530, %f42;
	mul.f32 	%f98, %f529, %f530;
	abs.f32 	%f531, %f45;
	mul.f32 	%f99, %f529, %f531;
	mul.f32 	%f100, %f39, %f529;
	mul.f32 	%f532, %f98, 0f3F666666;
	fma.rn.f32 	%f101, %f97, 0f3F666666, %f532;
	add.f32 	%f533, %f101, %f101;
	mov.f32 	%f535, 0f3BBB989D;
	fma.rn.f32 	%f536, %f533, %f535, %f485;
	cvt.sat.f32.f32	%f537, %f536;
	mov.f32 	%f538, 0f4B400001;
	mov.f32 	%f539, 0f437C0000;
	fma.rm.f32 	%f540, %f537, %f539, %f538;
	add.f32 	%f541, %f540, 0fCB40007F;
	neg.f32 	%f542, %f541;
	fma.rn.f32 	%f544, %f533, %f413, %f542;
	mov.f32 	%f545, 0f32A57060;
	fma.rn.f32 	%f546, %f533, %f545, %f544;
	mov.b32 	 %r40, %f540;
	shl.b32 	%r41, %r40, 23;
	mov.b32 	 %f547, %r41;
	ex2.approx.ftz.f32 	%f548, %f546;
	fma.rn.f32 	%f102, %f548, %f547, 0f3F800000;
	abs.f32 	%f549, %f102;
	cvt.f64.f32	%fd26, %f549;
	setp.gt.f64	%p62, %fd26, 0d6974E718D7D7625A;
	@%p62 bra 	BB0_63;
	bra.uni 	BB0_62;

BB0_63:
	setp.gt.f32	%p63, %f101, 0f00000000;
	selp.f32	%f1364, 0f3F800000, 0fBF800000, %p63;
	bra.uni 	BB0_64;

BB0_62:
	add.f32 	%f550, %f102, 0fC0000000;
	div.rn.f32 	%f551, %f102, %f550;
	mov.f32 	%f552, 0fBF800000;
	div.rn.f32 	%f553, %f552, %f101;
	add.f32 	%f1364, %f551, %f553;

BB0_64:
	mul.f32 	%f554, %f99, 0f3F666666;
	fma.rn.f32 	%f106, %f100, 0f3F666666, %f554;
	add.f32 	%f555, %f106, %f106;
	fma.rn.f32 	%f558, %f555, %f535, %f485;
	cvt.sat.f32.f32	%f559, %f558;
	fma.rm.f32 	%f562, %f559, %f539, %f538;
	add.f32 	%f563, %f562, 0fCB40007F;
	neg.f32 	%f564, %f563;
	fma.rn.f32 	%f566, %f555, %f413, %f564;
	fma.rn.f32 	%f568, %f555, %f545, %f566;
	mov.b32 	 %r42, %f562;
	shl.b32 	%r43, %r42, 23;
	mov.b32 	 %f569, %r43;
	ex2.approx.ftz.f32 	%f570, %f568;
	fma.rn.f32 	%f107, %f570, %f569, 0f3F800000;
	abs.f32 	%f571, %f107;
	cvt.f64.f32	%fd27, %f571;
	setp.gt.f64	%p64, %fd27, 0d6974E718D7D7625A;
	@%p64 bra 	BB0_66;
	bra.uni 	BB0_65;

BB0_66:
	setp.gt.f32	%p65, %f106, 0f00000000;
	selp.f32	%f1365, 0f3F800000, 0fBF800000, %p65;
	bra.uni 	BB0_67;

BB0_65:
	add.f32 	%f572, %f107, 0fC0000000;
	div.rn.f32 	%f573, %f107, %f572;
	mov.f32 	%f574, 0fBF800000;
	div.rn.f32 	%f575, %f574, %f106;
	add.f32 	%f1365, %f573, %f575;

BB0_67:
	add.f32 	%f1369, %f1365, 0fBF666666;
	add.f32 	%f1368, %f1364, 0fBF666666;
	mov.f32 	%f1366, 0f3F666666;
	mov.f32 	%f1367, %f1366;

BB0_68:
	mul.f32 	%f579, %f98, %f1367;
	fma.rn.f32 	%f117, %f97, %f1366, %f579;
	abs.f32 	%f118, %f117;
	cvt.f64.f32	%fd28, %f118;
	setp.lt.f64	%p66, %fd28, 0d39B4484BFEEBC2A0;
	mov.f32 	%f1373, 0f3EAAAAAB;
	mov.f32 	%f1371, %f1373;
	@%p66 bra 	BB0_75;

	setp.ltu.f32	%p67, %f118, 0f3F800000;
	mul.f32 	%f119, %f117, %f117;
	@%p67 bra 	BB0_71;
	bra.uni 	BB0_70;

BB0_71:
	mov.f32 	%f600, 0f394FFF49;
	mov.f32 	%f601, 0f363D0ADA;
	fma.rn.f32 	%f602, %f601, %f119, %f600;
	mov.f32 	%f603, 0f3C08889A;
	fma.rn.f32 	%f604, %f602, %f119, %f603;
	mov.f32 	%f605, 0f3E2AAAAB;
	fma.rn.f32 	%f606, %f604, %f119, %f605;
	mul.f32 	%f607, %f119, %f606;
	fma.rn.f32 	%f1370, %f607, %f117, %f117;
	bra.uni 	BB0_72;

BB0_70:
	mul.rn.f32 	%f581, %f118, %f413;
	cvt.rzi.f32.f32	%f582, %f581;
	abs.f32 	%f583, %f582;
	setp.gt.f32	%p68, %f583, 0f42FC0000;
	mov.b32 	 %r44, %f582;
	and.b32  	%r45, %r44, -2147483648;
	or.b32  	%r46, %r45, 1123811328;
	mov.b32 	 %f584, %r46;
	selp.f32	%f585, %f584, %f582, %p68;
	fma.rn.f32 	%f587, %f585, %f419, %f118;
	fma.rn.f32 	%f589, %f585, %f421, %f587;
	mul.f32 	%f590, %f589, 0f3FB8AA3B;
	add.f32 	%f591, %f585, 0f4B40007D;
	mov.b32 	 %r47, %f591;
	shl.b32 	%r48, %r47, 23;
	mov.b32 	 %f592, %r48;
	ex2.approx.ftz.f32 	%f593, %f590;
	mul.f32 	%f594, %f593, %f592;
	mov.f32 	%f595, 0f3E000000;
	div.approx.f32 	%f596, %f595, %f594;
	neg.f32 	%f597, %f596;
	fma.rn.f32 	%f599, %f351, %f594, %f597;
	mov.b32 	 %r49, %f599;
	setp.ltu.f32	%p69, %f118, 0f42B40000;
	selp.b32	%r50, %r49, 2139095040, %p69;
	mov.b32 	 %r51, %f117;
	and.b32  	%r52, %r51, -2147483648;
	or.b32  	%r53, %r50, %r52;
	mov.b32 	 %f1370, %r53;

BB0_72:
	abs.f32 	%f608, %f1370;
	cvt.f64.f32	%fd29, %f608;
	setp.gt.f64	%p70, %fd29, 0d6974E718D7D7625A;
	@%p70 bra 	BB0_74;
	bra.uni 	BB0_73;

BB0_74:
	rcp.rn.f32 	%f1371, %f119;
	bra.uni 	BB0_75;

BB0_73:
	mul.f32 	%f609, %f1370, %f1370;
	cvt.f64.f32	%fd30, %f609;
	mov.f64 	%fd31, 0dBFF0000000000000;
	div.rn.f64 	%fd32, %fd31, %fd30;
	cvt.f64.f32	%fd33, %f119;
	rcp.rn.f64 	%fd34, %fd33;
	add.f64 	%fd35, %fd32, %fd34;
	cvt.rn.f32.f64	%f1371, %fd35;

BB0_75:
	mul.f32 	%f611, %f100, %f1367;
	fma.rn.f32 	%f126, %f99, %f1366, %f611;
	abs.f32 	%f127, %f126;
	cvt.f64.f32	%fd36, %f127;
	setp.lt.f64	%p71, %fd36, 0d39B4484BFEEBC2A0;
	@%p71 bra 	BB0_82;

	setp.ltu.f32	%p72, %f127, 0f3F800000;
	mul.f32 	%f128, %f126, %f126;
	@%p72 bra 	BB0_78;
	bra.uni 	BB0_77;

BB0_78:
	mov.f32 	%f632, 0f394FFF49;
	mov.f32 	%f633, 0f363D0ADA;
	fma.rn.f32 	%f634, %f633, %f128, %f632;
	mov.f32 	%f635, 0f3C08889A;
	fma.rn.f32 	%f636, %f634, %f128, %f635;
	mov.f32 	%f637, 0f3E2AAAAB;
	fma.rn.f32 	%f638, %f636, %f128, %f637;
	mul.f32 	%f639, %f128, %f638;
	fma.rn.f32 	%f1372, %f639, %f126, %f126;
	bra.uni 	BB0_79;

BB0_77:
	mul.rn.f32 	%f613, %f127, %f413;
	cvt.rzi.f32.f32	%f614, %f613;
	abs.f32 	%f615, %f614;
	setp.gt.f32	%p73, %f615, 0f42FC0000;
	mov.b32 	 %r54, %f614;
	and.b32  	%r55, %r54, -2147483648;
	or.b32  	%r56, %r55, 1123811328;
	mov.b32 	 %f616, %r56;
	selp.f32	%f617, %f616, %f614, %p73;
	fma.rn.f32 	%f619, %f617, %f419, %f127;
	fma.rn.f32 	%f621, %f617, %f421, %f619;
	mul.f32 	%f622, %f621, 0f3FB8AA3B;
	add.f32 	%f623, %f617, 0f4B40007D;
	mov.b32 	 %r57, %f623;
	shl.b32 	%r58, %r57, 23;
	mov.b32 	 %f624, %r58;
	ex2.approx.ftz.f32 	%f625, %f622;
	mul.f32 	%f626, %f625, %f624;
	mov.f32 	%f627, 0f3E000000;
	div.approx.f32 	%f628, %f627, %f626;
	neg.f32 	%f629, %f628;
	fma.rn.f32 	%f631, %f351, %f626, %f629;
	mov.b32 	 %r59, %f631;
	setp.ltu.f32	%p74, %f127, 0f42B40000;
	selp.b32	%r60, %r59, 2139095040, %p74;
	mov.b32 	 %r61, %f126;
	and.b32  	%r62, %r61, -2147483648;
	or.b32  	%r63, %r60, %r62;
	mov.b32 	 %f1372, %r63;

BB0_79:
	abs.f32 	%f640, %f1372;
	cvt.f64.f32	%fd37, %f640;
	setp.gt.f64	%p75, %fd37, 0d6974E718D7D7625A;
	@%p75 bra 	BB0_81;
	bra.uni 	BB0_80;

BB0_81:
	rcp.rn.f32 	%f1373, %f128;
	bra.uni 	BB0_82;

BB0_80:
	mul.f32 	%f641, %f1372, %f1372;
	cvt.f64.f32	%fd38, %f641;
	mov.f64 	%fd39, 0dBFF0000000000000;
	div.rn.f64 	%fd40, %fd39, %fd38;
	cvt.f64.f32	%fd41, %f128;
	rcp.rn.f64 	%fd42, %fd41;
	add.f64 	%fd43, %fd40, %fd42;
	cvt.rn.f32.f64	%f1373, %fd43;

BB0_82:
	fma.rn.f32 	%f135, %f97, %f1371, 0fBF800000;
	fma.rn.f32 	%f136, %f100, %f1373, 0fBF800000;
	mul.f32 	%f642, %f135, %f136;
	mul.f32 	%f137, %f99, %f1373;
	mul.f32 	%f138, %f98, %f1371;
	mul.f32 	%f643, %f138, %f137;
	sub.f32 	%f139, %f642, %f643;
	setp.eq.f32	%p76, %f139, 0f00000000;
	@%p76 bra 	BB0_90;

	rcp.rn.f32 	%f644, %f139;
	mul.f32 	%f645, %f1369, %f138;
	mul.f32 	%f646, %f1368, %f136;
	sub.f32 	%f647, %f646, %f645;
	mul.f32 	%f140, %f647, %f644;
	mul.f32 	%f648, %f1369, %f135;
	mul.f32 	%f649, %f1368, %f137;
	sub.f32 	%f650, %f648, %f649;
	mul.f32 	%f141, %f650, %f644;
	sub.f32 	%f1366, %f1366, %f140;
	sub.f32 	%f1367, %f1367, %f141;
	mul.f32 	%f651, %f98, %f1367;
	fma.rn.f32 	%f144, %f97, %f1366, %f651;
	add.f32 	%f652, %f144, %f144;
	fma.rn.f32 	%f655, %f652, %f535, %f485;
	cvt.sat.f32.f32	%f656, %f655;
	fma.rm.f32 	%f659, %f656, %f539, %f538;
	add.f32 	%f660, %f659, 0fCB40007F;
	neg.f32 	%f661, %f660;
	fma.rn.f32 	%f663, %f652, %f413, %f661;
	fma.rn.f32 	%f665, %f652, %f545, %f663;
	mov.b32 	 %r64, %f659;
	shl.b32 	%r65, %r64, 23;
	mov.b32 	 %f666, %r65;
	ex2.approx.ftz.f32 	%f667, %f665;
	fma.rn.f32 	%f145, %f667, %f666, 0f3F800000;
	abs.f32 	%f668, %f145;
	cvt.f64.f32	%fd44, %f668;
	setp.gt.f64	%p77, %fd44, 0d6974E718D7D7625A;
	@%p77 bra 	BB0_85;
	bra.uni 	BB0_84;

BB0_85:
	setp.gt.f32	%p78, %f144, 0f00000000;
	selp.f32	%f1374, 0f3F800000, 0fBF800000, %p78;
	bra.uni 	BB0_86;

BB0_84:
	add.f32 	%f669, %f145, 0fC0000000;
	div.rn.f32 	%f670, %f145, %f669;
	mov.f32 	%f671, 0fBF800000;
	div.rn.f32 	%f672, %f671, %f144;
	add.f32 	%f1374, %f670, %f672;

BB0_86:
	mul.f32 	%f673, %f100, %f1367;
	fma.rn.f32 	%f149, %f99, %f1366, %f673;
	add.f32 	%f674, %f149, %f149;
	fma.rn.f32 	%f677, %f674, %f535, %f485;
	cvt.sat.f32.f32	%f678, %f677;
	fma.rm.f32 	%f681, %f678, %f539, %f538;
	add.f32 	%f682, %f681, 0fCB40007F;
	neg.f32 	%f683, %f682;
	fma.rn.f32 	%f685, %f674, %f413, %f683;
	fma.rn.f32 	%f687, %f674, %f545, %f685;
	mov.b32 	 %r66, %f681;
	shl.b32 	%r67, %r66, 23;
	mov.b32 	 %f688, %r67;
	ex2.approx.ftz.f32 	%f689, %f687;
	fma.rn.f32 	%f150, %f689, %f688, 0f3F800000;
	abs.f32 	%f690, %f150;
	cvt.f64.f32	%fd45, %f690;
	setp.gt.f64	%p79, %fd45, 0d6974E718D7D7625A;
	@%p79 bra 	BB0_88;
	bra.uni 	BB0_87;

BB0_88:
	setp.gt.f32	%p80, %f149, 0f00000000;
	selp.f32	%f1375, 0f3F800000, 0fBF800000, %p80;
	bra.uni 	BB0_89;

BB0_87:
	add.f32 	%f691, %f150, 0fC0000000;
	div.rn.f32 	%f692, %f150, %f691;
	mov.f32 	%f693, 0fBF800000;
	div.rn.f32 	%f694, %f693, %f149;
	add.f32 	%f1375, %f692, %f694;

BB0_89:
	sub.f32 	%f1369, %f1375, %f1367;
	mul.f32 	%f695, %f140, %f140;
	setp.gt.f32	%p81, %f695, 0f38D1B717;
	mul.f32 	%f696, %f141, %f141;
	setp.gt.f32	%p82, %f696, 0f38D1B717;
	or.pred  	%p83, %p81, %p82;
	sub.f32 	%f1368, %f1374, %f1366;
	@%p83 bra 	BB0_68;

BB0_90:
	setp.gt.f32	%p84, %f1366, 0f38D1B717;
	selp.f32	%f1382, %f1366, 0f3A83126F, %p84;
	setp.gt.f32	%p85, %f1367, 0f38D1B717;
	selp.f32	%f1383, %f1367, 0f3A83126F, %p85;
	setp.geu.f32	%p86, %f91, %f92;
	@%p86 bra 	BB0_92;

	add.f32 	%f697, %f1382, 0fBF800000;
	div.rn.f32 	%f698, %f697, %f1362;
	fma.rn.f32 	%f1382, %f1363, %f698, 0f3F800000;
	add.f32 	%f699, %f1383, 0fBF800000;
	div.rn.f32 	%f700, %f699, %f1362;
	fma.rn.f32 	%f1383, %f1363, %f700, 0f3F800000;
	mov.f32 	%f1362, %f1363;

BB0_92:
	setp.eq.s32	%p87, %r136, 0;
	@%p87 bra 	BB0_93;

	sub.f32 	%f701, %f90, %f1363;
	mul.f32 	%f702, %f701, %f1382;
	mul.f32 	%f703, %f90, 0f3BA3D70A;
	div.rn.f32 	%f1382, %f702, %f703;
	mul.f32 	%f704, %f701, %f1383;
	div.rn.f32 	%f1383, %f704, %f703;
	bra.uni 	BB0_95;

BB0_93:
	mov.f32 	%f1363, %f1362;

BB0_95:
	setp.lt.f32	%p88, %f1382, 0f3C23D70A;
	selp.f32	%f170, 0f3C23D70A, %f1382, %p88;
	setp.lt.f32	%p89, %f1383, 0f3C23D70A;
	selp.f32	%f171, 0f3C23D70A, %f1383, %p89;
	mul.f32 	%f172, %f1363, 0f19858734;
	add.f32 	%f173, %f1342, %f1342;
	mul.f32 	%f705, %f173, 0f19858734;
	mul.f32 	%f174, %f705, %f1363;
	add.f32 	%f175, %f1343, %f1343;
	mul.f32 	%f706, %f175, 0f19858734;
	mul.f32 	%f176, %f706, %f1363;
	setp.lt.f32	%p90, %f1363, %f90;
	@%p90 bra 	BB0_97;
	bra.uni 	BB0_96;

BB0_97:
	mov.f32 	%f1291, 0f3F800000;
	mul.f32 	%f710, %f174, %f170;
	abs.f32 	%f711, %f42;
	mul.f32 	%f712, %f171, %f711;
	fma.rn.f32 	%f713, %f35, %f170, %f712;
	div.rn.f32 	%f1384, %f710, %f713;
	abs.f32 	%f714, %f45;
	mul.f32 	%f715, %f170, %f714;
	fma.rn.f32 	%f716, %f39, %f171, %f715;
	mul.f32 	%f717, %f176, %f171;
	div.rn.f32 	%f1385, %f717, %f716;
	mul.f32 	%f718, %f172, %f170;
	div.rn.f32 	%f719, %f718, %f713;
	sub.f32 	%f721, %f1291, %f719;
	mul.f32 	%f1386, %f1342, %f721;
	mul.f32 	%f722, %f172, %f171;
	div.rn.f32 	%f723, %f722, %f716;
	sub.f32 	%f724, %f1291, %f723;
	mul.f32 	%f1387, %f1343, %f724;
	bra.uni 	BB0_98;

BB0_96:
	mul.f32 	%f707, %f173, %f1363;
	mul.f32 	%f708, %f90, 0f40400000;
	div.rn.f32 	%f1384, %f707, %f708;
	mul.f32 	%f709, %f175, %f1363;
	div.rn.f32 	%f1385, %f709, %f708;
	mov.f32 	%f1386, %f1384;
	mov.f32 	%f1387, %f1385;

BB0_98:
	div.rn.f32 	%f725, %f35, %f1349;
	mul.f32 	%f187, %f1, %f725;
	mul.f32 	%f188, %f2, %f725;
	mul.f32 	%f189, %f3, %f725;
	div.rn.f32 	%f726, %f42, %f1349;
	mul.f32 	%f190, %f4, %f726;
	mul.f32 	%f191, %f5, %f726;
	mul.f32 	%f192, %f6, %f726;
	add.f32 	%f727, %f187, %f190;
	add.f32 	%f728, %f188, %f191;
	add.f32 	%f729, %f189, %f192;
	add.f32 	%f730, %f727, 0f38D1B717;
	add.f32 	%f731, %f728, 0f38D1B717;
	add.f32 	%f732, %f729, 0f38D1B717;
	div.rn.f32 	%f733, %f39, %f1350;
	mul.f32 	%f193, %f4, %f733;
	mul.f32 	%f194, %f5, %f733;
	mul.f32 	%f195, %f6, %f733;
	div.rn.f32 	%f734, %f45, %f1350;
	mul.f32 	%f196, %f1, %f734;
	mul.f32 	%f197, %f2, %f734;
	mul.f32 	%f198, %f3, %f734;
	add.f32 	%f735, %f193, %f196;
	add.f32 	%f736, %f194, %f197;
	add.f32 	%f737, %f195, %f198;
	add.f32 	%f738, %f735, 0f38D1B717;
	add.f32 	%f739, %f736, 0f38D1B717;
	add.f32 	%f740, %f737, 0f38D1B717;
	rcp.rn.f32 	%f741, %f172;
	mul.f32 	%f199, %f1349, %f741;
	mul.f32 	%f200, %f730, %f199;
	mul.f32 	%f201, %f731, %f199;
	mul.f32 	%f202, %f732, %f199;
	mul.f32 	%f203, %f1350, %f741;
	mul.f32 	%f204, %f203, %f738;
	mul.f32 	%f205, %f203, %f739;
	mul.f32 	%f206, %f203, %f740;
	mul.f32 	%f742, %f201, %f201;
	fma.rn.f32 	%f743, %f200, %f200, %f742;
	fma.rn.f32 	%f744, %f202, %f202, %f743;
	sqrt.rn.f32 	%f207, %f744;
	mul.f32 	%f745, %f205, %f205;
	fma.rn.f32 	%f746, %f204, %f204, %f745;
	fma.rn.f32 	%f747, %f206, %f206, %f746;
	sqrt.rn.f32 	%f208, %f747;
	div.rn.f32 	%f209, %f174, %f1349;
	div.rn.f32 	%f210, %f176, %f1350;
	mul.f32 	%f211, %f207, %f207;
	abs.f32 	%f212, %f207;
	setp.ltu.f32	%p91, %f212, 0f3F800000;
	@%p91 bra 	BB0_100;
	bra.uni 	BB0_99;

BB0_100:
	mov.f32 	%f768, 0f394FFF49;
	mov.f32 	%f769, 0f363D0ADA;
	fma.rn.f32 	%f770, %f769, %f211, %f768;
	mov.f32 	%f771, 0f3C08889A;
	fma.rn.f32 	%f772, %f770, %f211, %f771;
	mov.f32 	%f773, 0f3E2AAAAB;
	fma.rn.f32 	%f774, %f772, %f211, %f773;
	mul.f32 	%f775, %f211, %f774;
	fma.rn.f32 	%f1388, %f775, %f207, %f207;
	bra.uni 	BB0_101;

BB0_99:
	mul.rn.f32 	%f749, %f212, %f413;
	cvt.rzi.f32.f32	%f750, %f749;
	abs.f32 	%f751, %f750;
	setp.gt.f32	%p92, %f751, 0f42FC0000;
	mov.b32 	 %r68, %f750;
	and.b32  	%r69, %r68, -2147483648;
	or.b32  	%r70, %r69, 1123811328;
	mov.b32 	 %f752, %r70;
	selp.f32	%f753, %f752, %f750, %p92;
	fma.rn.f32 	%f755, %f753, %f419, %f212;
	fma.rn.f32 	%f757, %f753, %f421, %f755;
	mul.f32 	%f758, %f757, 0f3FB8AA3B;
	add.f32 	%f759, %f753, 0f4B40007D;
	mov.b32 	 %r71, %f759;
	shl.b32 	%r72, %r71, 23;
	mov.b32 	 %f760, %r72;
	ex2.approx.ftz.f32 	%f761, %f758;
	mul.f32 	%f762, %f761, %f760;
	mov.f32 	%f763, 0f3E000000;
	div.approx.f32 	%f764, %f763, %f762;
	neg.f32 	%f765, %f764;
	fma.rn.f32 	%f767, %f351, %f762, %f765;
	mov.b32 	 %r73, %f767;
	setp.ltu.f32	%p93, %f212, 0f42B40000;
	selp.b32	%r74, %r73, 2139095040, %p93;
	mov.b32 	 %r75, %f207;
	and.b32  	%r76, %r75, -2147483648;
	or.b32  	%r77, %r74, %r76;
	mov.b32 	 %f1388, %r77;

BB0_101:
	mov.f32 	%f1290, 0f00000000;
	mov.f32 	%f1289, 0f35BFBE8E;
	mov.f32 	%f1288, 0f3F317200;
	mov.f32 	%f1287, 0f3DAAAABD;
	mov.f32 	%f1286, 0f3C4CAF63;
	mov.f32 	%f1285, 0f3B18F0FE;
	rcp.rn.f32 	%f216, %f1388;
	abs.f32 	%f217, %f216;
	setp.lt.f32	%p94, %f217, 0f00800000;
	mul.f32 	%f776, %f217, 0f4B800000;
	selp.f32	%f777, %f776, %f217, %p94;
	selp.f32	%f778, 0fC3170000, 0fC2FE0000, %p94;
	mov.b32 	 %r78, %f777;
	and.b32  	%r79, %r78, 8388607;
	or.b32  	%r80, %r79, 1065353216;
	mov.b32 	 %f779, %r80;
	shr.u32 	%r81, %r78, 23;
	cvt.rn.f32.u32	%f780, %r81;
	add.f32 	%f781, %f778, %f780;
	setp.gt.f32	%p95, %f779, 0f3FB504F3;
	mul.f32 	%f782, %f779, 0f3F000000;
	add.f32 	%f783, %f781, 0f3F800000;
	selp.f32	%f784, %f783, %f781, %p95;
	selp.f32	%f785, %f782, %f779, %p95;
	add.f32 	%f786, %f785, 0fBF800000;
	add.f32 	%f787, %f785, 0f3F800000;
	rcp.approx.ftz.f32 	%f788, %f787;
	add.f32 	%f789, %f786, %f786;
	mul.f32 	%f790, %f788, %f789;
	mul.f32 	%f791, %f790, %f790;
	fma.rn.f32 	%f794, %f1285, %f791, %f1286;
	fma.rn.f32 	%f796, %f794, %f791, %f1287;
	mul.rn.f32 	%f797, %f796, %f791;
	mul.rn.f32 	%f798, %f797, %f790;
	sub.f32 	%f799, %f786, %f790;
	neg.f32 	%f800, %f790;
	add.f32 	%f801, %f799, %f799;
	fma.rn.f32 	%f802, %f800, %f786, %f801;
	mul.rn.f32 	%f803, %f788, %f802;
	add.f32 	%f804, %f798, %f790;
	sub.f32 	%f805, %f790, %f804;
	add.f32 	%f806, %f798, %f805;
	add.f32 	%f807, %f803, %f806;
	add.f32 	%f808, %f804, %f807;
	sub.f32 	%f809, %f804, %f808;
	add.f32 	%f810, %f807, %f809;
	mul.rn.f32 	%f812, %f784, %f1288;
	mul.rn.f32 	%f814, %f784, %f1289;
	add.f32 	%f815, %f812, %f808;
	sub.f32 	%f816, %f812, %f815;
	add.f32 	%f817, %f808, %f816;
	add.f32 	%f818, %f810, %f817;
	add.f32 	%f819, %f814, %f818;
	add.f32 	%f820, %f815, %f819;
	sub.f32 	%f821, %f815, %f820;
	add.f32 	%f822, %f819, %f821;
	mul.rn.f32 	%f824, %f351, %f820;
	neg.f32 	%f825, %f824;
	fma.rn.f32 	%f826, %f351, %f820, %f825;
	fma.rn.f32 	%f827, %f351, %f822, %f826;
	fma.rn.f32 	%f829, %f1290, %f820, %f827;
	add.rn.f32 	%f830, %f824, %f829;
	neg.f32 	%f831, %f830;
	add.rn.f32 	%f832, %f824, %f831;
	add.rn.f32 	%f833, %f832, %f829;
	mov.b32 	 %r82, %f830;
	setp.eq.s32	%p96, %r82, 1118925336;
	add.s32 	%r83, %r82, -1;
	mov.b32 	 %f834, %r83;
	add.f32 	%f835, %f833, 0f37000000;
	selp.f32	%f218, %f835, %f833, %p96;
	selp.f32	%f836, %f834, %f830, %p96;
	mul.rn.f32 	%f838, %f836, %f413;
	cvt.rzi.f32.f32	%f839, %f838;
	abs.f32 	%f840, %f839;
	setp.gt.f32	%p97, %f840, 0f42FC0000;
	mov.b32 	 %r84, %f839;
	and.b32  	%r85, %r84, -2147483648;
	or.b32  	%r86, %r85, 1123811328;
	mov.b32 	 %f841, %r86;
	selp.f32	%f842, %f841, %f839, %p97;
	fma.rn.f32 	%f844, %f842, %f419, %f836;
	fma.rn.f32 	%f846, %f842, %f421, %f844;
	mul.f32 	%f847, %f846, 0f3FB8AA3B;
	add.f32 	%f848, %f842, 0f4B40007F;
	mov.b32 	 %r87, %f848;
	shl.b32 	%r88, %r87, 23;
	mov.b32 	 %f849, %r88;
	ex2.approx.ftz.f32 	%f850, %f847;
	mul.f32 	%f1389, %f850, %f849;
	setp.eq.f32	%p98, %f1389, 0f7F800000;
	@%p98 bra 	BB0_103;

	fma.rn.f32 	%f1389, %f1389, %f218, %f1389;

BB0_103:
	setp.geu.f32	%p100, %f216, 0f00000000;
	or.pred  	%p3, %p100, %p30;
	setp.eq.f32	%p101, %f216, 0f00000000;
	@%p101 bra 	BB0_107;
	bra.uni 	BB0_104;

BB0_107:
	mov.f32 	%f1308, 0f3F800000;
	cvt.rzi.f32.f32	%f1307, %f1308;
	add.f32 	%f1306, %f1307, %f1307;
	mov.f32 	%f1305, 0f40000000;
	sub.f32 	%f1304, %f1305, %f1306;
	abs.f32 	%f1303, %f1304;
	setp.eq.f32	%p104, %f1303, 0f3F800000;
	add.f32 	%f855, %f216, %f216;
	selp.f32	%f1391, %f855, 0f00000000, %p104;
	bra.uni 	BB0_108;

BB0_104:
	mov.b32 	 %r89, %f1389;
	xor.b32  	%r90, %r89, -2147483648;
	mov.b32 	 %f851, %r90;
	selp.f32	%f1391, %f1389, %f851, %p3;
	@%p100 bra 	BB0_108;

	mov.f32 	%f1302, 0f40000000;
	cvt.rzi.f32.f32	%f853, %f1302;
	setp.eq.f32	%p103, %f853, 0f40000000;
	@%p103 bra 	BB0_108;

	mov.f32 	%f1391, 0f7FFFFFFF;

BB0_108:
	abs.f32 	%f1238, %f216;
	add.f32 	%f856, %f1238, 0f40000000;
	mov.b32 	 %r91, %f856;
	setp.lt.s32	%p105, %r91, 2139095040;
	@%p105 bra 	BB0_113;

	abs.f32 	%f1269, %f216;
	setp.gtu.f32	%p106, %f1269, 0f7F800000;
	@%p106 bra 	BB0_112;
	bra.uni 	BB0_110;

BB0_112:
	add.f32 	%f1391, %f216, 0f40000000;
	bra.uni 	BB0_113;

BB0_110:
	abs.f32 	%f1270, %f216;
	setp.neu.f32	%p107, %f1270, 0f7F800000;
	@%p107 bra 	BB0_113;

	selp.f32	%f1391, 0f7F800000, 0fFF800000, %p3;

BB0_113:
	mul.f32 	%f1239, %f207, %f207;
	setp.eq.f32	%p108, %f216, 0f3F800000;
	selp.f32	%f857, 0f3F800000, %f1391, %p108;
	rcp.rn.f32 	%f858, %f1239;
	sub.f32 	%f228, %f858, %f857;
	mul.f32 	%f229, %f208, %f208;
	abs.f32 	%f230, %f208;
	setp.ltu.f32	%p109, %f230, 0f3F800000;
	@%p109 bra 	BB0_115;
	bra.uni 	BB0_114;

BB0_115:
	mov.f32 	%f879, 0f394FFF49;
	mov.f32 	%f880, 0f363D0ADA;
	fma.rn.f32 	%f881, %f880, %f229, %f879;
	mov.f32 	%f882, 0f3C08889A;
	fma.rn.f32 	%f883, %f881, %f229, %f882;
	mov.f32 	%f884, 0f3E2AAAAB;
	fma.rn.f32 	%f885, %f883, %f229, %f884;
	mul.f32 	%f886, %f229, %f885;
	fma.rn.f32 	%f1392, %f886, %f208, %f208;
	bra.uni 	BB0_116;

BB0_114:
	mov.f32 	%f1299, 0f3FB8AA3B;
	mov.f32 	%f1298, 0f40000000;
	mov.f32 	%f1241, 0f3102E308;
	mov.f32 	%f1240, 0fBF317218;
	mul.rn.f32 	%f860, %f230, %f1299;
	cvt.rzi.f32.f32	%f861, %f860;
	abs.f32 	%f862, %f861;
	setp.gt.f32	%p110, %f862, 0f42FC0000;
	mov.b32 	 %r92, %f861;
	and.b32  	%r93, %r92, -2147483648;
	or.b32  	%r94, %r93, 1123811328;
	mov.b32 	 %f863, %r94;
	selp.f32	%f864, %f863, %f861, %p110;
	fma.rn.f32 	%f866, %f864, %f1240, %f230;
	fma.rn.f32 	%f868, %f864, %f1241, %f866;
	mul.f32 	%f869, %f868, 0f3FB8AA3B;
	add.f32 	%f870, %f864, 0f4B40007D;
	mov.b32 	 %r95, %f870;
	shl.b32 	%r96, %r95, 23;
	mov.b32 	 %f871, %r96;
	ex2.approx.ftz.f32 	%f872, %f869;
	mul.f32 	%f873, %f872, %f871;
	mov.f32 	%f874, 0f3E000000;
	div.approx.f32 	%f875, %f874, %f873;
	neg.f32 	%f876, %f875;
	fma.rn.f32 	%f878, %f1298, %f873, %f876;
	mov.b32 	 %r97, %f878;
	setp.ltu.f32	%p111, %f230, 0f42B40000;
	selp.b32	%r98, %r97, 2139095040, %p111;
	mov.b32 	 %r99, %f208;
	and.b32  	%r100, %r99, -2147483648;
	or.b32  	%r101, %r98, %r100;
	mov.b32 	 %f1392, %r101;

BB0_116:
	mov.f32 	%f1301, 0f3FB8AA3B;
	mov.f32 	%f1300, 0f40000000;
	mov.f32 	%f1249, 0f3102E308;
	mov.f32 	%f1248, 0fBF317218;
	mov.f32 	%f1247, 0f00000000;
	mov.f32 	%f1246, 0f35BFBE8E;
	mov.f32 	%f1245, 0f3F317200;
	mov.f32 	%f1244, 0f3DAAAABD;
	mov.f32 	%f1243, 0f3C4CAF63;
	mov.f32 	%f1242, 0f3B18F0FE;
	rcp.rn.f32 	%f234, %f1392;
	abs.f32 	%f235, %f234;
	setp.lt.f32	%p112, %f235, 0f00800000;
	mul.f32 	%f887, %f235, 0f4B800000;
	selp.f32	%f888, %f887, %f235, %p112;
	selp.f32	%f889, 0fC3170000, 0fC2FE0000, %p112;
	mov.b32 	 %r102, %f888;
	and.b32  	%r103, %r102, 8388607;
	or.b32  	%r104, %r103, 1065353216;
	mov.b32 	 %f890, %r104;
	shr.u32 	%r105, %r102, 23;
	cvt.rn.f32.u32	%f891, %r105;
	add.f32 	%f892, %f889, %f891;
	setp.gt.f32	%p113, %f890, 0f3FB504F3;
	mul.f32 	%f893, %f890, 0f3F000000;
	add.f32 	%f894, %f892, 0f3F800000;
	selp.f32	%f895, %f894, %f892, %p113;
	selp.f32	%f896, %f893, %f890, %p113;
	add.f32 	%f897, %f896, 0fBF800000;
	add.f32 	%f898, %f896, 0f3F800000;
	rcp.approx.ftz.f32 	%f899, %f898;
	add.f32 	%f900, %f897, %f897;
	mul.f32 	%f901, %f899, %f900;
	mul.f32 	%f902, %f901, %f901;
	fma.rn.f32 	%f905, %f1242, %f902, %f1243;
	fma.rn.f32 	%f907, %f905, %f902, %f1244;
	mul.rn.f32 	%f908, %f907, %f902;
	mul.rn.f32 	%f909, %f908, %f901;
	sub.f32 	%f910, %f897, %f901;
	neg.f32 	%f911, %f901;
	add.f32 	%f912, %f910, %f910;
	fma.rn.f32 	%f913, %f911, %f897, %f912;
	mul.rn.f32 	%f914, %f899, %f913;
	add.f32 	%f915, %f909, %f901;
	sub.f32 	%f916, %f901, %f915;
	add.f32 	%f917, %f909, %f916;
	add.f32 	%f918, %f914, %f917;
	add.f32 	%f919, %f915, %f918;
	sub.f32 	%f920, %f915, %f919;
	add.f32 	%f921, %f918, %f920;
	mul.rn.f32 	%f923, %f895, %f1245;
	mul.rn.f32 	%f925, %f895, %f1246;
	add.f32 	%f926, %f923, %f919;
	sub.f32 	%f927, %f923, %f926;
	add.f32 	%f928, %f919, %f927;
	add.f32 	%f929, %f921, %f928;
	add.f32 	%f930, %f925, %f929;
	add.f32 	%f931, %f926, %f930;
	sub.f32 	%f932, %f926, %f931;
	add.f32 	%f933, %f930, %f932;
	mul.rn.f32 	%f935, %f1300, %f931;
	neg.f32 	%f936, %f935;
	fma.rn.f32 	%f937, %f1300, %f931, %f936;
	fma.rn.f32 	%f938, %f1300, %f933, %f937;
	fma.rn.f32 	%f940, %f1247, %f931, %f938;
	add.rn.f32 	%f941, %f935, %f940;
	neg.f32 	%f942, %f941;
	add.rn.f32 	%f943, %f935, %f942;
	add.rn.f32 	%f944, %f943, %f940;
	mov.b32 	 %r106, %f941;
	setp.eq.s32	%p114, %r106, 1118925336;
	add.s32 	%r107, %r106, -1;
	mov.b32 	 %f945, %r107;
	add.f32 	%f946, %f944, 0f37000000;
	selp.f32	%f236, %f946, %f944, %p114;
	selp.f32	%f947, %f945, %f941, %p114;
	mul.rn.f32 	%f949, %f947, %f1301;
	cvt.rzi.f32.f32	%f950, %f949;
	abs.f32 	%f951, %f950;
	setp.gt.f32	%p115, %f951, 0f42FC0000;
	mov.b32 	 %r108, %f950;
	and.b32  	%r109, %r108, -2147483648;
	or.b32  	%r110, %r109, 1123811328;
	mov.b32 	 %f952, %r110;
	selp.f32	%f953, %f952, %f950, %p115;
	fma.rn.f32 	%f955, %f953, %f1248, %f947;
	fma.rn.f32 	%f957, %f953, %f1249, %f955;
	mul.f32 	%f958, %f957, 0f3FB8AA3B;
	add.f32 	%f959, %f953, 0f4B40007F;
	mov.b32 	 %r111, %f959;
	shl.b32 	%r112, %r111, 23;
	mov.b32 	 %f960, %r112;
	ex2.approx.ftz.f32 	%f961, %f958;
	mul.f32 	%f1393, %f961, %f960;
	setp.eq.f32	%p116, %f1393, 0f7F800000;
	@%p116 bra 	BB0_118;

	fma.rn.f32 	%f1393, %f1393, %f236, %f1393;

BB0_118:
	setp.geu.f32	%p118, %f234, 0f00000000;
	or.pred  	%p4, %p118, %p30;
	setp.eq.f32	%p119, %f234, 0f00000000;
	@%p119 bra 	BB0_122;
	bra.uni 	BB0_119;

BB0_122:
	mov.f32 	%f1284, 0f3F800000;
	cvt.rzi.f32.f32	%f1283, %f1284;
	add.f32 	%f1282, %f1283, %f1283;
	mov.f32 	%f1281, 0f40000000;
	sub.f32 	%f1280, %f1281, %f1282;
	abs.f32 	%f1279, %f1280;
	setp.eq.f32	%p122, %f1279, 0f3F800000;
	add.f32 	%f966, %f234, %f234;
	selp.f32	%f1395, %f966, 0f00000000, %p122;
	bra.uni 	BB0_123;

BB0_119:
	mov.b32 	 %r113, %f1393;
	xor.b32  	%r114, %r113, -2147483648;
	mov.b32 	 %f962, %r114;
	selp.f32	%f1395, %f1393, %f962, %p4;
	@%p118 bra 	BB0_123;

	mov.f32 	%f1278, 0f40000000;
	cvt.rzi.f32.f32	%f964, %f1278;
	setp.eq.f32	%p121, %f964, 0f40000000;
	@%p121 bra 	BB0_123;

	mov.f32 	%f1395, 0f7FFFFFFF;

BB0_123:
	abs.f32 	%f1271, %f234;
	add.f32 	%f967, %f1271, 0f40000000;
	mov.b32 	 %r115, %f967;
	setp.lt.s32	%p123, %r115, 2139095040;
	@%p123 bra 	BB0_128;

	abs.f32 	%f1276, %f234;
	setp.gtu.f32	%p124, %f1276, 0f7F800000;
	@%p124 bra 	BB0_127;
	bra.uni 	BB0_125;

BB0_127:
	add.f32 	%f1395, %f234, 0f40000000;
	bra.uni 	BB0_128;

BB0_125:
	abs.f32 	%f1277, %f234;
	setp.neu.f32	%p125, %f1277, 0f7F800000;
	@%p125 bra 	BB0_128;

	selp.f32	%f1395, 0f7F800000, 0fFF800000, %p4;

BB0_128:
	mul.f32 	%f1273, %f208, %f208;
	mov.f32 	%f1272, 0f3FB8AA3B;
	mov.f32 	%f1250, 0f3F000000;
	setp.eq.f32	%p126, %f234, 0f3F800000;
	selp.f32	%f968, 0f3F800000, %f1395, %p126;
	rcp.rn.f32 	%f969, %f1273;
	sub.f32 	%f246, %f969, %f968;
	add.f32 	%f970, %f207, %f207;
	mov.f32 	%f972, 0f3BBB989D;
	fma.rn.f32 	%f973, %f970, %f972, %f1250;
	cvt.sat.f32.f32	%f974, %f973;
	mov.f32 	%f975, 0f4B400001;
	mov.f32 	%f976, 0f437C0000;
	fma.rm.f32 	%f977, %f974, %f976, %f975;
	add.f32 	%f978, %f977, 0fCB40007F;
	neg.f32 	%f979, %f978;
	fma.rn.f32 	%f981, %f970, %f1272, %f979;
	mov.f32 	%f982, 0f32A57060;
	fma.rn.f32 	%f983, %f970, %f982, %f981;
	mov.b32 	 %r116, %f977;
	shl.b32 	%r117, %r116, 23;
	mov.b32 	 %f984, %r117;
	ex2.approx.ftz.f32 	%f985, %f983;
	mul.f32 	%f986, %f985, %f984;
	cvt.f64.f32	%fd46, %f986;
	add.f64 	%fd3, %fd46, 0d3FF0000000000000;
	abs.f64 	%fd4, %fd3;
	setp.gt.f64	%p127, %fd4, 0d7FE1CCF385EBC8A0;
	@%p127 bra 	BB0_130;
	bra.uni 	BB0_129;

BB0_130:
	setp.gt.f32	%p129, %f207, 0f00000000;
	selp.f64	%fd76, 0d3FF0000000000000, 0dBFF0000000000000, %p129;
	bra.uni 	BB0_131;

BB0_129:
	add.f64 	%fd47, %fd3, 0dC000000000000000;
	div.rn.f64 	%fd48, %fd3, %fd47;
	cvt.f64.f32	%fd49, %f207;
	mov.f64 	%fd50, 0dBFF0000000000000;
	div.rn.f64 	%fd51, %fd50, %fd49;
	add.f64 	%fd52, %fd48, %fd51;
	setp.lt.f64	%p128, %fd52, 0d3F9EB851EB851EB8;
	selp.f64	%fd76, 0d3F9EB851EB851EB8, %fd52, %p128;

BB0_131:
	cvt.rn.f32.f64	%f247, %fd76;
	cvt.f64.f32	%fd8, %f228;
	cvt.f64.f32	%fd9, %f246;
	div.rn.f32 	%f987, %f90, 0f40A00000;
	setp.lt.f32	%p130, %f1363, %f987;
	@%p130 bra 	BB0_136;
	bra.uni 	BB0_132;

BB0_136:
	@%p127 bra 	BB0_138;
	bra.uni 	BB0_137;

BB0_138:
	setp.gt.f32	%p137, %f207, 0f00000000;
	selp.f64	%fd78, 0d3FF0000000000000, 0dBFF0000000000000, %p137;
	bra.uni 	BB0_139;

BB0_132:
	mov.f32 	%f1274, 0f3FB8AA3B;
	mov.f32 	%f1251, 0f3F000000;
	add.f32 	%f988, %f208, %f208;
	fma.rn.f32 	%f991, %f988, %f972, %f1251;
	cvt.sat.f32.f32	%f992, %f991;
	fma.rm.f32 	%f995, %f992, %f976, %f975;
	add.f32 	%f996, %f995, 0fCB40007F;
	neg.f32 	%f997, %f996;
	fma.rn.f32 	%f999, %f988, %f1274, %f997;
	fma.rn.f32 	%f1001, %f988, %f982, %f999;
	mov.b32 	 %r118, %f995;
	shl.b32 	%r119, %r118, 23;
	mov.b32 	 %f1002, %r119;
	ex2.approx.ftz.f32 	%f1003, %f1001;
	mul.f32 	%f1004, %f1003, %f1002;
	cvt.f64.f32	%fd53, %f1004;
	add.f64 	%fd10, %fd53, 0d3FF0000000000000;
	abs.f64 	%fd54, %fd10;
	setp.gt.f64	%p131, %fd54, 0d7FE1CCF385EBC8A0;
	@%p131 bra 	BB0_134;
	bra.uni 	BB0_133;

BB0_134:
	setp.gt.f32	%p133, %f208, 0f00000000;
	selp.f64	%fd77, 0d3FF0000000000000, 0dBFF0000000000000, %p133;
	bra.uni 	BB0_135;

BB0_137:
	add.f64 	%fd61, %fd3, 0dC000000000000000;
	div.rn.f64 	%fd62, %fd3, %fd61;
	cvt.f64.f32	%fd63, %f207;
	mov.f64 	%fd64, 0dBFF0000000000000;
	div.rn.f64 	%fd65, %fd64, %fd63;
	add.f64 	%fd78, %fd62, %fd65;

BB0_139:
	mov.f32 	%f1275, 0f3FB8AA3B;
	mov.f32 	%f1268, 0f3F000000;
	cvt.rn.f32.f64	%f1397, %fd78;
	add.f32 	%f1011, %f208, %f208;
	fma.rn.f32 	%f1014, %f1011, %f972, %f1268;
	cvt.sat.f32.f32	%f1015, %f1014;
	fma.rm.f32 	%f1018, %f1015, %f976, %f975;
	add.f32 	%f1019, %f1018, 0fCB40007F;
	neg.f32 	%f1020, %f1019;
	fma.rn.f32 	%f1022, %f1011, %f1275, %f1020;
	fma.rn.f32 	%f1024, %f1011, %f982, %f1022;
	mov.b32 	 %r120, %f1018;
	shl.b32 	%r121, %r120, 23;
	mov.b32 	 %f1025, %r121;
	ex2.approx.ftz.f32 	%f1026, %f1024;
	mul.f32 	%f1027, %f1026, %f1025;
	cvt.f64.f32	%fd66, %f1027;
	add.f64 	%fd17, %fd66, 0d3FF0000000000000;
	abs.f64 	%fd67, %fd17;
	setp.gt.f64	%p138, %fd67, 0d7FE1CCF385EBC8A0;
	@%p138 bra 	BB0_141;
	bra.uni 	BB0_140;

BB0_141:
	setp.gt.f32	%p139, %f208, 0f00000000;
	selp.f64	%fd79, 0d3FF0000000000000, 0dBFF0000000000000, %p139;
	bra.uni 	BB0_142;

BB0_133:
	add.f64 	%fd55, %fd10, 0dC000000000000000;
	div.rn.f64 	%fd56, %fd10, %fd55;
	cvt.f64.f32	%fd57, %f208;
	mov.f64 	%fd58, 0dBFF0000000000000;
	div.rn.f64 	%fd59, %fd58, %fd57;
	add.f64 	%fd60, %fd56, %fd59;
	setp.lt.f64	%p132, %fd60, 0d3F9EB851EB851EB8;
	selp.f64	%fd77, 0d3F9EB851EB851EB8, %fd60, %p132;

BB0_135:
	setp.lt.f64	%p134, %fd8, 0d3F9EB851EB851EB8;
	selp.f32	%f1005, 0f3CF5C28F, %f228, %p134;
	mul.f32 	%f1006, %f207, %f1005;
	mul.f32 	%f1007, %f209, %f247;
	div.rn.f32 	%f1398, %f1007, %f1006;
	cvt.rn.f32.f64	%f1396, %fd77;
	mul.f32 	%f1008, %f210, %f1396;
	setp.lt.f64	%p135, %fd9, 0d3F9EB851EB851EB8;
	selp.f32	%f1009, 0f3CF5C28F, %f246, %p135;
	mul.f32 	%f1010, %f208, %f1009;
	div.rn.f32 	%f1399, %f1008, %f1010;
	mov.f32 	%f1397, %f247;
	bra.uni 	BB0_143;

BB0_140:
	add.f64 	%fd68, %fd17, 0dC000000000000000;
	div.rn.f64 	%fd69, %fd17, %fd68;
	cvt.f64.f32	%fd70, %f208;
	mov.f64 	%fd71, 0dBFF0000000000000;
	div.rn.f64 	%fd72, %fd71, %fd70;
	add.f64 	%fd79, %fd69, %fd72;

BB0_142:
	mul.f32 	%f1028, %f207, %f228;
	mul.f32 	%f1029, %f209, %f1397;
	div.rn.f32 	%f1398, %f1029, %f1028;
	cvt.rn.f32.f64	%f1396, %fd79;
	mul.f32 	%f1030, %f210, %f1396;
	mul.f32 	%f1031, %f208, %f246;
	div.rn.f32 	%f1399, %f1030, %f1031;

BB0_143:
	cvt.f64.f32	%fd75, %f90;
	mul.f32 	%f1266, %f2, %f734;
	mul.f32 	%f1265, %f5, %f733;
	mul.f32 	%f1264, %f1, %f734;
	mul.f32 	%f1263, %f4, %f733;
	mul.f32 	%f1262, %f6, %f726;
	mul.f32 	%f1261, %f3, %f725;
	mul.f32 	%f1260, %f5, %f726;
	mul.f32 	%f1259, %f2, %f725;
	mul.f32 	%f1258, %f4, %f726;
	mul.f32 	%f1257, %f1, %f725;
	mul.f32 	%f1256, %f1350, %f741;
	mul.f32 	%f1255, %f1349, %f741;
	add.f32 	%f1254, %f1342, %f1342;
	mov.f32 	%f1253, 0f3F800000;
	sub.f32 	%f1252, %f1253, %f1347;
	div.rn.f32 	%f1032, %f207, %f1397;
	add.f32 	%f1033, %f1032, 0fBF800000;
	mul.f32 	%f1034, %f209, 0f3F000000;
	mul.f32 	%f1035, %f1034, %f1033;
	div.rn.f32 	%f1036, %f208, %f1396;
	add.f32 	%f1037, %f1036, 0fBF800000;
	mul.f32 	%f1038, %f210, 0f3F000000;
	mul.f32 	%f1039, %f1038, %f1037;
	div.rn.f32 	%f1040, %f1397, %f207;
	mul.f32 	%f1041, %f201, %f1040;
	mul.f32 	%f1042, %f200, %f1040;
	div.rn.f32 	%f1043, %f1396, %f208;
	mul.f32 	%f1044, %f205, %f1043;
	mul.f32 	%f1045, %f204, %f1043;
	mul.f32 	%f1046, %f206, %f1043;
	mul.f32 	%f1047, %f202, %f1040;
	mul.f32 	%f1048, %f1254, %f247;
	div.rn.f32 	%f1049, %f1048, %f207;
	div.rn.f32 	%f1050, %f1049, %f1347;
	div.rn.f32 	%f1051, %f1050, %f48;
	div.rn.f32 	%f1054, %f1049, %f1252;
	div.rn.f32 	%f1055, %f1054, %f48;
	add.f32 	%f259, %f1051, %f1055;
	setp.lt.f64	%p140, %fd8, 0d3F9EB851EB851EB8;
	selp.f32	%f1056, 0f3CF5C28F, %f228, %p140;
	mul.f32 	%f260, %f1255, %f1056;
	setp.lt.f64	%p141, %fd9, 0d3F9EB851EB851EB8;
	selp.f32	%f1057, 0f3CF5C28F, %f246, %p141;
	mul.f32 	%f261, %f1256, %f1057;
	sub.f32 	%f1058, %f1386, %f1384;
	div.rn.f32 	%f1059, %f1344, %f1345;
	mul.f32 	%f1060, %f1058, %f1059;
	mul.f32 	%f1061, %f1341, %f1386;
	mul.f32 	%f1062, %f1386, %f1061;
	div.rn.f32 	%f1063, %f1060, %f1062;
	sqrt.rn.f32 	%f1064, %f1063;
	mul.f32 	%f1065, %f1064, 0f00000000;
	sub.f32 	%f1066, %f1387, %f1385;
	div.rn.f32 	%f1067, %f1344, %f1346;
	mul.f32 	%f1068, %f1066, %f1067;
	mul.f32 	%f1069, %f1341, %f1387;
	mul.f32 	%f1070, %f1387, %f1069;
	div.rn.f32 	%f1071, %f1068, %f1070;
	sqrt.rn.f32 	%f1072, %f1071;
	mul.f32 	%f1073, %f1072, 0f00000000;
	mul.f32 	%f1074, %f1384, %f1059;
	div.rn.f32 	%f1075, %f1074, %f1341;
	sqrt.rn.f32 	%f1076, %f1075;
	mul.f32 	%f1077, %f1385, %f1067;
	div.rn.f32 	%f1078, %f1077, %f1341;
	sqrt.rn.f32 	%f1079, %f1078;
	add.f32 	%f1080, %f7, %f1257;
	add.f32 	%f1081, %f1080, %f1258;
	add.f32 	%f1082, %f8, %f1259;
	add.f32 	%f1083, %f1082, %f1260;
	add.f32 	%f1084, %f9, %f1261;
	add.f32 	%f1085, %f1084, %f1262;
	add.f32 	%f1086, %f10, %f1263;
	add.f32 	%f1087, %f1086, %f1264;
	add.f32 	%f1088, %f11, %f1265;
	add.f32 	%f1089, %f1088, %f1266;
	add.f32 	%f1090, %f12, %f195;
	add.f32 	%f1091, %f1090, %f198;
	fma.rn.f32 	%f1092, %f51, %f1065, %f1042;
	fma.rn.f32 	%f1093, %f52, %f1065, %f1041;
	fma.rn.f32 	%f1094, %f53, %f1065, %f1047;
	fma.rn.f32 	%f1095, %f57, %f1073, %f1045;
	fma.rn.f32 	%f1096, %f58, %f1073, %f1044;
	fma.rn.f32 	%f1097, %f59, %f1073, %f1046;
	mul.f32 	%f1098, %f2, %f1085;
	mul.f32 	%f1099, %f3, %f1083;
	sub.f32 	%f262, %f1098, %f1099;
	mul.f32 	%f1100, %f3, %f1081;
	mul.f32 	%f1101, %f1, %f1085;
	sub.f32 	%f263, %f1100, %f1101;
	mul.f32 	%f1102, %f1, %f1083;
	mul.f32 	%f1103, %f2, %f1081;
	sub.f32 	%f264, %f1102, %f1103;
	mul.f32 	%f1104, %f5, %f1091;
	mul.f32 	%f1105, %f6, %f1089;
	sub.f32 	%f265, %f1104, %f1105;
	mul.f32 	%f1106, %f6, %f1087;
	mul.f32 	%f1107, %f4, %f1091;
	sub.f32 	%f266, %f1106, %f1107;
	mul.f32 	%f1108, %f4, %f1089;
	mul.f32 	%f1109, %f5, %f1087;
	sub.f32 	%f267, %f1108, %f1109;
	mul.f32 	%f1110, %f2, %f1041;
	fma.rn.f32 	%f1111, %f1, %f1042, %f1110;
	fma.rn.f32 	%f268, %f3, %f1047, %f1111;
	mul.f32 	%f1112, %f5, %f1044;
	fma.rn.f32 	%f1113, %f4, %f1045, %f1112;
	fma.rn.f32 	%f269, %f6, %f1046, %f1113;
	mul.f32 	%f1114, %f2, %f1094;
	mul.f32 	%f1115, %f3, %f1093;
	sub.f32 	%f1116, %f1114, %f1115;
	mul.f32 	%f1117, %f3, %f1092;
	mul.f32 	%f1118, %f1, %f1094;
	sub.f32 	%f1119, %f1117, %f1118;
	mul.f32 	%f1120, %f1, %f1093;
	mul.f32 	%f1121, %f2, %f1092;
	sub.f32 	%f1122, %f1120, %f1121;
	mul.f32 	%f1123, %f5, %f1097;
	mul.f32 	%f1124, %f6, %f1096;
	sub.f32 	%f1125, %f1123, %f1124;
	mul.f32 	%f1126, %f6, %f1095;
	mul.f32 	%f1127, %f4, %f1097;
	sub.f32 	%f1128, %f1126, %f1127;
	mul.f32 	%f1129, %f4, %f1096;
	mul.f32 	%f1130, %f5, %f1095;
	sub.f32 	%f1131, %f1129, %f1130;
	mul.f32 	%f1132, %f2, %f1122;
	mul.f32 	%f1133, %f3, %f1119;
	sub.f32 	%f1134, %f1132, %f1133;
	mul.f32 	%f1135, %f3, %f1116;
	mul.f32 	%f1136, %f1, %f1122;
	sub.f32 	%f1137, %f1135, %f1136;
	mul.f32 	%f1138, %f1, %f1119;
	mul.f32 	%f1139, %f2, %f1116;
	sub.f32 	%f1140, %f1138, %f1139;
	mul.f32 	%f1141, %f5, %f1131;
	mul.f32 	%f1142, %f6, %f1128;
	sub.f32 	%f1143, %f1141, %f1142;
	mul.f32 	%f1144, %f6, %f1125;
	mul.f32 	%f1145, %f4, %f1131;
	sub.f32 	%f1146, %f1144, %f1145;
	mul.f32 	%f1147, %f4, %f1128;
	mul.f32 	%f1148, %f5, %f1125;
	sub.f32 	%f1149, %f1147, %f1148;
	fma.rn.f32 	%f1150, %f1342, %f1342, 0f3F800000;
	rcp.rn.f32 	%f1151, %f1150;
	fma.rn.f32 	%f1152, %f1343, %f1343, 0f3F800000;
	rcp.rn.f32 	%f1153, %f1152;
	div.rn.f64 	%fd73, %fd75, 0d4014000000000000;
	cvt.f64.f32	%fd74, %f1363;
	setp.gt.f64	%p142, %fd74, %fd73;
	neg.f32 	%f270, %f1151;
	div.rn.f32 	%f1154, %f1035, %f48;
	div.rn.f32 	%f1155, %f1154, %f48;
	mul.f32 	%f271, %f1134, %f1155;
	mul.f32 	%f272, %f1137, %f1155;
	mul.f32 	%f273, %f1140, %f1155;
	mul.f32 	%f274, %f54, %f1076;
	mul.f32 	%f275, %f55, %f1076;
	mul.f32 	%f276, %f56, %f1076;
	neg.f32 	%f277, %f1153;
	div.rn.f32 	%f1156, %f1039, %f49;
	div.rn.f32 	%f1157, %f1156, %f49;
	mul.f32 	%f278, %f1143, %f1157;
	mul.f32 	%f279, %f1146, %f1157;
	mul.f32 	%f280, %f1149, %f1157;
	mul.f32 	%f281, %f60, %f1079;
	mul.f32 	%f282, %f61, %f1079;
	mul.f32 	%f283, %f62, %f1079;
	@%p142 bra 	BB0_145;
	bra.uni 	BB0_144;

BB0_145:
	mov.f32 	%f1267, 0f3F800000;
	mul.f32 	%f1176, %f259, 0f3F000000;
	rcp.rn.f32 	%f1177, %f260;
	div.rn.f32 	%f1178, %f247, %f48;
	rcp.rn.f32 	%f1179, %f261;
	div.rn.f32 	%f1180, %f247, %f49;
	div.rn.f32 	%f1181, %f268, %f48;
	div.rn.f32 	%f1182, %f1181, %f48;
	sub.f32 	%f1184, %f1267, %f1182;
	mul.f32 	%f1185, %f1398, %f1184;
	fma.rn.f32 	%f1186, %f1, %f1185, %f262;
	fma.rn.f32 	%f1187, %f2, %f1185, %f263;
	fma.rn.f32 	%f1188, %f3, %f1185, %f264;
	add.f32 	%f1189, %f271, %f1186;
	add.f32 	%f1190, %f272, %f1187;
	add.f32 	%f1191, %f273, %f1188;
	fma.rn.f32 	%f1192, %f1189, %f270, %f274;
	fma.rn.f32 	%f1193, %f1190, %f270, %f275;
	fma.rn.f32 	%f1194, %f1191, %f270, %f276;
	mul.f32 	%f1195, %f4, %f1180;
	sub.f32 	%f1196, %f4, %f1195;
	mul.f32 	%f1197, %f1179, %f1196;
	mul.f32 	%f1198, %f1350, %f1197;
	mul.f32 	%f1199, %f1, %f1178;
	sub.f32 	%f1200, %f1, %f1199;
	mul.f32 	%f1201, %f1177, %f1200;
	mul.f32 	%f1202, %f1349, %f1201;
	sub.f32 	%f1203, %f1202, %f1198;
	mul.f32 	%f1204, %f5, %f1180;
	sub.f32 	%f1205, %f5, %f1204;
	mul.f32 	%f1206, %f1179, %f1205;
	mul.f32 	%f1207, %f1350, %f1206;
	mul.f32 	%f1208, %f2, %f1178;
	sub.f32 	%f1209, %f2, %f1208;
	mul.f32 	%f1210, %f1177, %f1209;
	mul.f32 	%f1211, %f1349, %f1210;
	sub.f32 	%f1212, %f1211, %f1207;
	mul.f32 	%f1213, %f6, %f1180;
	sub.f32 	%f1214, %f6, %f1213;
	mul.f32 	%f1215, %f1179, %f1214;
	mul.f32 	%f1216, %f1350, %f1215;
	mul.f32 	%f1217, %f3, %f1178;
	sub.f32 	%f1218, %f3, %f1217;
	mul.f32 	%f1219, %f1177, %f1218;
	mul.f32 	%f1220, %f1349, %f1219;
	sub.f32 	%f1221, %f1220, %f1216;
	mul.f32 	%f1222, %f1176, %f1203;
	mul.f32 	%f1223, %f1176, %f1212;
	mul.f32 	%f1224, %f1176, %f1221;
	sub.f32 	%f1403, %f1192, %f1222;
	sub.f32 	%f1404, %f1193, %f1223;
	sub.f32 	%f1405, %f1194, %f1224;
	div.rn.f32 	%f1225, %f269, %f49;
	div.rn.f32 	%f1226, %f1225, %f49;
	sub.f32 	%f1227, %f1267, %f1226;
	mul.f32 	%f1228, %f1399, %f1227;
	fma.rn.f32 	%f1229, %f4, %f1228, %f265;
	fma.rn.f32 	%f1230, %f5, %f1228, %f266;
	fma.rn.f32 	%f1231, %f6, %f1228, %f267;
	add.f32 	%f1232, %f278, %f1229;
	add.f32 	%f1233, %f279, %f1230;
	add.f32 	%f1234, %f280, %f1231;
	fma.rn.f32 	%f1235, %f1232, %f277, %f281;
	fma.rn.f32 	%f1236, %f1233, %f277, %f282;
	fma.rn.f32 	%f1237, %f1234, %f277, %f283;
	add.f32 	%f1400, %f1222, %f1235;
	add.f32 	%f1401, %f1223, %f1236;
	add.f32 	%f1402, %f1224, %f1237;
	bra.uni 	BB0_147;

BB0_144:
	sub.f32 	%f1158, %f48, %f170;
	div.rn.f32 	%f1159, %f1158, %f170;
	mul.f32 	%f1160, %f1398, %f1159;
	fma.rn.f32 	%f1161, %f1, %f1160, %f262;
	fma.rn.f32 	%f1162, %f2, %f1160, %f263;
	fma.rn.f32 	%f1163, %f3, %f1160, %f264;
	add.f32 	%f1164, %f271, %f1161;
	add.f32 	%f1165, %f272, %f1162;
	add.f32 	%f1166, %f273, %f1163;
	fma.rn.f32 	%f1403, %f1164, %f270, %f274;
	fma.rn.f32 	%f1404, %f1165, %f270, %f275;
	fma.rn.f32 	%f1405, %f1166, %f270, %f276;
	sub.f32 	%f1167, %f49, %f171;
	div.rn.f32 	%f1168, %f1167, %f171;
	mul.f32 	%f1169, %f1399, %f1168;
	fma.rn.f32 	%f1170, %f4, %f1169, %f265;
	fma.rn.f32 	%f1171, %f5, %f1169, %f266;
	fma.rn.f32 	%f1172, %f6, %f1169, %f267;
	add.f32 	%f1173, %f278, %f1170;
	add.f32 	%f1174, %f279, %f1171;
	add.f32 	%f1175, %f280, %f1172;
	fma.rn.f32 	%f1400, %f1173, %f277, %f281;
	fma.rn.f32 	%f1401, %f1174, %f277, %f282;
	fma.rn.f32 	%f1402, %f1175, %f277, %f283;

BB0_147:
	ld.param.u64 	%rd156, [LLBtorqueAFMFA_param_8];
	ld.param.u64 	%rd155, [LLBtorqueAFMFA_param_7];
	ld.param.u64 	%rd154, [LLBtorqueAFMFA_param_6];
	ld.param.u64 	%rd153, [LLBtorqueAFMFA_param_2];
	ld.param.u64 	%rd152, [LLBtorqueAFMFA_param_1];
	ld.param.u64 	%rd151, [LLBtorqueAFMFA_param_0];
	mov.u32 	%r135, %ctaid.x;
	mov.u32 	%r134, %ctaid.y;
	mov.u32 	%r133, %nctaid.x;
	mov.u32 	%r132, %tid.x;
	mov.u32 	%r131, %ntid.x;
	mad.lo.s32 	%r130, %r133, %r134, %r135;
	mad.lo.s32 	%r129, %r130, %r131, %r132;
	mul.wide.s32 	%rd150, %r129, 4;
	cvta.to.global.u64 	%rd137, %rd151;
	add.s64 	%rd139, %rd137, %rd150;
	st.global.f32 	[%rd139], %f1403;
	cvta.to.global.u64 	%rd140, %rd152;
	add.s64 	%rd141, %rd140, %rd150;
	st.global.f32 	[%rd141], %f1404;
	cvta.to.global.u64 	%rd142, %rd153;
	add.s64 	%rd143, %rd142, %rd150;
	st.global.f32 	[%rd143], %f1405;
	cvta.to.global.u64 	%rd144, %rd154;
	add.s64 	%rd145, %rd144, %rd150;
	st.global.f32 	[%rd145], %f1400;
	cvta.to.global.u64 	%rd146, %rd155;
	add.s64 	%rd147, %rd146, %rd150;
	st.global.f32 	[%rd147], %f1401;
	cvta.to.global.u64 	%rd148, %rd156;
	add.s64 	%rd149, %rd148, %rd150;
	st.global.f32 	[%rd149], %f1402;

BB0_148:
	ret;
}


`
)
