{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 18 10:51:04 2008 " "Info: Processing started: Wed Jun 18 10:51:04 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISTATE-DFF -c TRISTATE-DFF " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TRISTATE-DFF -c TRISTATE-DFF" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRISTATEDFF.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TRISTATEDFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRISTATEDFF-TRISTATEDFF " "Info: Found design unit 1: TRISTATEDFF-TRISTATEDFF" {  } { { "TRISTATEDFF.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/TRISTATE-DFF/TRISTATEDFF.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 TRISTATEDFF " "Info: Found entity 1: TRISTATEDFF" {  } { { "TRISTATEDFF.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/TRISTATE-DFF/TRISTATEDFF.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISTATEDFF " "Info: Elaborating entity \"TRISTATEDFF\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Temp TRISTATEDFF.vhd(36) " "Warning (10492): VHDL Process Statement warning at TRISTATEDFF.vhd(36): signal \"Temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRISTATEDFF.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/TRISTATE-DFF/TRISTATEDFF.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Temp2 TRISTATEDFF.vhd(51) " "Warning (10492): VHDL Process Statement warning at TRISTATEDFF.vhd(51): signal \"Temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TRISTATEDFF.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/TRISTATE-DFF/TRISTATEDFF.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Temp2 UscitaFF1~reg0 " "Info: Duplicate register \"Temp2\" merged to single register \"UscitaFF1~reg0\"" {  } { { "TRISTATEDFF.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/TRISTATE-DFF/TRISTATEDFF.vhd" 45 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "Clock " "Info: Promoted clock signal driven by pin \"Clock\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_OE" "Enable " "Info: Promoted output enable signal driven by pin \"Enable\" to global output enable signal" {  } {  } 0 0 "Promoted output enable signal driven by pin \"%1!s!\" to global output enable signal" 0 0}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_MCELLS" "5 " "Info: Implemented 5 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Allocated 130 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 18 10:51:06 2008 " "Info: Processing ended: Wed Jun 18 10:51:06 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
