0.7
2020.2
May  7 2023
15:24:31
C:/Users/Jiefucious/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sim_1/new/sim_CPU.v,1702194599,verilog,,,,sim_CPU,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/ADD.v,1702046518,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/ALU.v,,ADD,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/ALU.v,1702196548,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/ALUdec.v,,ALU,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/ALUdec.v,1702046518,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/CU.v,,ALUDec,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/CPU.v,1702194581,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/PC.v,,CPU,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/CU.v,1702109194,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/DataMemory.v,,Controller,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/DataMemory.v,1702196242,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/IM.v,,DataMemory,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/IM.v,1702109194,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/MUX2.v,,IM,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/MUX2.v,1702128344,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/MainDec.v,,MUX2,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/MainDec.v,1702111365,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/SigExt.v,,MainDec,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/PC.v,1702049010,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/StateMachine.v,,,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/SUB.v,1702127598,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sim_1/new/sim_CPU.v,,SUB,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/SigExt.v,1702046518,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/decoder38.v,,SigExt,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/StateMachine.v,1702109661,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/SUB.v,,StateMachine,,,,,,,,
,,,,,,,,,,,,,,
C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/decoder38.v,1702046518,verilog,,C:/Users/Jiefucious/project_4/project_4.srcs/sources_1/new/CPU.v,,Decoder38,,,,,,,,
