Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'v6pcieDMA'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a200t-fbg676-2 -w -logic_opt off -ol
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc
off -power off -o v6pcieDMA_map.ncd v6pcieDMA.ngd v6pcieDMA.pcf 
Target Device  : xc7a200t
Target Package : fbg676
Target Speed   : -2
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Sun Oct 26 15:02:37 2014

WARNING:LIT:701 - PAD symbol "pci_exp_rxp<3>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxp<3>" is not constrained (LOC) to a
   specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal adc_data_or_p connected to top level port
   adc_data_or_p has been removed.
WARNING:MapLib:701 - Signal adc_data_or_n connected to top level port
   adc_data_or_n has been removed.
WARNING:Pack:2874 - Trimming timing constraints from pin
   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clo
   ck_i/mmcm_i
   of frag RST connected to power/ground net
   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clo
   ck_i/CLK_GEN3
Running directed packing...
WARNING:Pack:2949 - The I/O component userclk_200MHz_n uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component userclk_200MHz_p uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<0> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<3> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<4> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<1> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<2> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<7> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<5> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_n<6> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<0> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<3> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<4> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<1> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<2> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<7> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<5> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_data_in_p<6> uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:2768 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for
   a constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_ | SETUP       |     1.994ns|     2.006ns|       0|           0
  SYSCLK * 2.5 HIGH 50% PRIORITY 1          | HOLD        |    -0.456ns|            |     116|       42097
                                            | MINPERIOD   |    -1.714ns|     5.714ns|       5|        8570
----------------------------------------------------------------------------------------------------------
* TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USER | SETUP       |     2.689ns|     1.311ns|       0|           0
  CLK" TS_SYSCLK * 2.5 HIGH 50%             | HOLD        |    -0.523ns|            |     658|      181148
                                            | MINPERIOD   |     0.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USE | SETUP       |     1.248ns|     2.752ns|       0|           0
  RCLK2" TS_SYSCLK * 2.5 HIGH 50%           | HOLD        |    -0.470ns|            |    1629|      118942
                                            | MINPERIOD   |     0.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk | SETUP       |     7.224ns|     2.776ns|       0|           0
  _in_n" 100 MHz HIGH 50%                   | HOLD        |    -0.318ns|            |    1708|      226848
----------------------------------------------------------------------------------------------------------
* TS_userclk_200MHz_n = PERIOD TIMEGRP "use | SETUP       |     2.172ns|     2.828ns|       0|           0
  rclk_200MHz_n" 200 MHz HIGH 50%           | HOLD        |    -0.318ns|            |     251|       39842
                                            | MINPERIOD   |     1.775ns|     3.225ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | SETUP       |    26.997ns|     3.003ns|       0|           0
  IGH 50%                                   | HOLD        |    -0.059ns|            |     100|        4217
----------------------------------------------------------------------------------------------------------
  TS_userclk_200MHz_p = PERIOD TIMEGRP "use | MINPERIOD   |     1.775ns|     3.225ns|       0|           0
  rclk_200MHz_p" 200 MHz HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Pin to Pin Skew Constraint                | MAXDELAY    |     0.366ns|     0.560ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_ | MINPERIOD   |     4.000ns|     4.000ns|       0|           0
  SYSCLK * 1.25 HIGH 50% PRIORITY 2         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_ | SETUP       |     6.773ns|     1.227ns|       0|           0
  PIPE" TS_CLK_USERCLK * 0.5                | HOLD        |     0.048ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk | MINPERIOD   |     7.830ns|     2.170ns|       0|           0
  _in_p" 100 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 M | MINPERIOD   |     8.462ns|     1.538ns|       0|           0
  Hz HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.129ns|     0.871ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     0.169ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.514ns|     0.486ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.094ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|     1.047ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     3.676ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_ila_pro_0_path" TIG     | MAXDELAY    |         N/A|     0.777ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_ila_pro_0_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_ila_pro_0_path" TIG     | SETUP       |         N/A|     0.891ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     14.285ns|            0|         2408|            0|   
    83583|
| TS_CLK_125                    |      4.000ns|      5.714ns|          N/A|          121|            0|         7885|   
        0|
| TS_CLK_250                    |      8.000ns|      4.000ns|          N/A|            0|            0|            0|   
        0|
| TS_CLK_USERCLK                |      4.000ns|      4.000ns|      0.614ns|          658|            0|          933|   
      726|
|  TS_PIPE_RATE                 |      8.000ns|      1.227ns|          N/A|            0|            0|          726|   
        0|
| TS_CLK_USERCLK2               |      4.000ns|      4.000ns|          N/A|         1629|            0|        74039|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

6 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 3 secs 
Total CPU  time at the beginning of Placer: 1 mins 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f43d76d6) REAL time: 1 mins 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f43d76d6) REAL time: 1 mins 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1447d10f) REAL time: 1 mins 13 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c16262be) REAL time: 1 mins 29 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:c16262be) REAL time: 1 mins 29 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:c16262be) REAL time: 1 mins 29 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c16262be) REAL time: 1 mins 30 secs 

Phase 8.8  Global Placement
........................................
..
........................................
...................................................................................................................................................................................................................................
....................................................................................................................................
