<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>lz4CompressEngineRun</TopModelName>
        <TargetClockPeriod>7.00</TargetClockPeriod>
        <ClockUncertainty>0.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>92</BRAM_18K>
            <FF>5291</FF>
            <LUT>8231</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>inStream_dout</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_empty_n</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inStream_read</name>
            <Object>inStream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_din</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_full_n</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_write</name>
            <Object>lz4Out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_din</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_full_n</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4Out_eos_write</name>
            <Object>lz4Out_eos</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_din</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_full_n</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lz4OutSize_write</name>
            <Object>lz4OutSize</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_address0</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_ce0</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_d0</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_q0</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_we0</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_address1</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_ce1</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_d1</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_q1</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>max_lit_limit_we1</name>
            <Object>max_lit_limit</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_size</name>
            <Object>input_size</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>core_idx</name>
            <Object>core_idx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>lz4CompressEngineRun</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>lz4CompressEngineRun</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>lzCompress_6_4_65536_6_1_1024_64_U0</InstName>
                    <ModuleName>lzCompress_6_4_65536_6_1_1024_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>140</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>150</ID>
                            <BindInstances>add_ln75_fu_160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_fu_158</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>158</ID>
                            <BindInstances>icmp_ln84_fu_186_p2 add_ln84_fu_242_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>icmp_ln93_fu_519_p2 currIdx_reg_fu_704_p2 tmp1_fu_592_p2 add_ln123_fu_548_p2 add_ln123_1_fu_604_p2 sparsemux_9_2_408_1_1_U18 len_fu_742_p2 done_fu_751_p2 icmp_ln168_fu_766_p2 done_1_fu_771_p2 len_1_fu_777_p3 len_2_fu_785_p3 icmp_ln168_1_fu_802_p2 done_2_fu_807_p2 len_3_fu_813_p2 len_4_fu_1385_p3 icmp_ln168_2_fu_828_p2 done_3_fu_1394_p2 len_5_fu_1398_p2 len_6_fu_1404_p3 icmp_ln168_3_fu_842_p2 done_4_fu_1412_p2 len_7_fu_1417_p2 len_8_fu_1423_p3 icmp_ln168_4_fu_856_p2 or_ln168_fu_1757_p2 len_9_fu_1761_p2 len_66_fu_1766_p3 icmp_ln178_fu_1431_p2 sub_ln179_fu_1436_p2 icmp_ln179_fu_1451_p2 match_offset_fu_1457_p2 icmp_ln180_fu_1773_p2 icmp_ln185_fu_1778_p2 icmp_ln185_1_fu_1784_p2 or_ln185_fu_1789_p2 len_11_fu_879_p2 done_5_fu_888_p2 icmp_ln168_6_fu_903_p2 done_6_fu_908_p2 len_12_fu_914_p3 len_13_fu_922_p3 icmp_ln168_7_fu_939_p2 done_7_fu_944_p2 len_14_fu_950_p2 len_15_fu_1466_p3 icmp_ln168_8_fu_965_p2 done_8_fu_1475_p2 len_16_fu_1479_p2 len_17_fu_1485_p3 icmp_ln168_9_fu_979_p2 done_9_fu_1493_p2 len_18_fu_1498_p2 len_19_fu_1504_p3 icmp_ln168_10_fu_993_p2 or_ln168_5_fu_1795_p2 len_20_fu_1799_p2 len_67_fu_1804_p3 icmp_ln178_1_fu_1512_p2 sub_ln179_1_fu_1517_p2 icmp_ln179_1_fu_1532_p2 match_offset_1_fu_1811_p2 icmp_ln180_1_fu_1816_p2 icmp_ln185_2_fu_1822_p2 icmp_ln185_3_fu_1828_p2 or_ln185_1_fu_1834_p2 len_22_fu_1016_p2 done_10_fu_1541_p2 icmp_ln168_12_fu_1030_p2 done_11_fu_1546_p2 len_23_fu_1551_p3 len_24_fu_1558_p3 icmp_ln168_13_fu_1044_p2 done_12_fu_1566_p2 len_25_fu_1571_p2 len_26_fu_1577_p3 icmp_ln168_14_fu_1058_p2 done_13_fu_1585_p2 len_27_fu_1846_p2 len_28_fu_1852_p3 icmp_ln168_15_fu_1072_p2 done_14_fu_1859_p2 len_29_fu_1863_p2 len_30_fu_1869_p3 icmp_ln168_16_fu_1086_p2 or_ln168_10_fu_2014_p2 len_31_fu_2018_p2 len_68_fu_2023_p3 icmp_ln178_2_fu_1877_p2 sub_ln179_2_fu_1882_p2 icmp_ln179_2_fu_1897_p2 match_offset_2_fu_1903_p2 icmp_ln180_2_fu_2038_p2 icmp_ln185_4_fu_2043_p2 icmp_ln185_5_fu_2049_p2 or_ln185_2_fu_2054_p2 len_33_fu_1109_p2 done_15_fu_1593_p2 icmp_ln168_18_fu_1123_p2 done_16_fu_1598_p2 len_34_fu_1603_p3 len_35_fu_1610_p3 icmp_ln168_19_fu_1137_p2 done_17_fu_1618_p2 len_36_fu_1623_p2 len_37_fu_1629_p3 icmp_ln168_20_fu_1151_p2 done_18_fu_1637_p2 len_38_fu_1912_p2 len_39_fu_1918_p3 icmp_ln168_21_fu_1165_p2 done_19_fu_1925_p2 len_40_fu_2063_p2 len_41_fu_2068_p3 icmp_ln168_22_fu_1179_p2 or_ln168_15_fu_2257_p2 len_42_fu_2074_p2 len_69_fu_2261_p3 icmp_ln178_3_fu_2080_p2 sub_ln179_3_fu_2085_p2 icmp_ln179_3_fu_2100_p2 match_offset_3_fu_2106_p2 icmp_ln180_3_fu_2275_p2 icmp_ln185_6_fu_2280_p2 icmp_ln185_7_fu_2286_p2 or_ln185_3_fu_2291_p2 len_44_fu_1202_p2 done_20_fu_1207_p2 icmp_ln168_24_fu_1222_p2 done_21_fu_1227_p2 len_45_fu_1645_p3 len_46_fu_1652_p3 icmp_ln168_25_fu_1242_p2 done_22_fu_1659_p2 len_47_fu_1663_p2 len_48_fu_1669_p3 icmp_ln168_26_fu_1256_p2 done_23_fu_1681_p2 len_49_fu_1686_p2 len_50_fu_1692_p3 icmp_ln168_27_fu_1270_p2 done_24_fu_1700_p2 len_51_fu_1929_p2 len_52_fu_1934_p3 icmp_ln168_28_fu_1284_p2 or_ln168_20_fu_1940_p2 len_53_fu_1944_p2 len_70_fu_1950_p3 icmp_ln178_4_fu_2115_p2 sub_ln179_4_fu_2120_p2 icmp_ln179_4_fu_2135_p2 match_offset_4_fu_2297_p2 icmp_ln180_4_fu_2302_p2 icmp_ln185_8_fu_2308_p2 icmp_ln185_9_fu_2313_p2 or_ln185_4_fu_2319_p2 len_55_fu_1307_p2 done_25_fu_1708_p2 icmp_ln168_30_fu_1321_p2 done_26_fu_1713_p2 len_56_fu_1718_p3 len_57_fu_1725_p3 icmp_ln168_31_fu_1335_p2 done_27_fu_1733_p2 len_58_fu_1738_p2 len_59_fu_1744_p3 icmp_ln168_32_fu_1349_p2 done_28_fu_1752_p2 len_60_fu_2328_p2 len_61_fu_2334_p3 icmp_ln168_33_fu_1363_p2 done_29_fu_2341_p2 len_62_fu_2345_p2 len_63_fu_2351_p3 icmp_ln168_34_fu_1377_p2 or_ln168_25_fu_2443_p2 len_64_fu_2447_p2 len_71_fu_2452_p3 icmp_ln178_5_fu_2144_p2 sub_ln179_5_fu_2149_p2 icmp_ln179_5_fu_2164_p2 match_offset_5_fu_2359_p2 icmp_ln180_5_fu_2467_p2 icmp_ln185_10_fu_2472_p2 icmp_ln185_11_fu_2478_p2 or_ln185_5_fu_2483_p2 and_ln191_6_fu_1958_p2 and_ln191_7_fu_1963_p2 and_ln191_8_fu_1977_p2 and_ln191_fu_1982_p2 match_length_1_fu_1988_p3 icmp_ln191_fu_2170_p2 and_ln191_9_fu_1996_p2 and_ln191_10_fu_2001_p2 and_ln191_11_fu_2174_p2 and_ln191_12_fu_2180_p2 and_ln191_1_fu_2185_p2 match_length_3_fu_2190_p3 icmp_ln191_1_fu_2196_p2 and_ln191_13_fu_2202_p2 and_ln191_14_fu_2207_p2 and_ln191_15_fu_2213_p2 and_ln191_16_fu_2219_p2 and_ln191_2_fu_2224_p2 match_length_5_fu_2364_p3 icmp_ln191_2_fu_2369_p2 and_ln191_17_fu_2375_p2 and_ln191_18_fu_2380_p2 and_ln191_19_fu_2386_p2 and_ln191_20_fu_2392_p2 and_ln191_3_fu_2397_p2 match_length_7_fu_2403_p3 icmp_ln191_3_fu_2489_p2 and_ln191_21_fu_2411_p2 and_ln191_22_fu_2416_p2 and_ln191_23_fu_2493_p2 and_ln191_24_fu_2499_p2 and_ln191_4_fu_2504_p2 match_length_9_fu_2509_p3 icmp_ln191_4_fu_2515_p2 and_ln191_25_fu_2521_p2 and_ln191_26_fu_2526_p2 and_ln191_27_fu_2532_p2 and_ln191_28_fu_2538_p2 and_ln191_5_fu_2543_p2 or_ln191_fu_2549_p2 or_ln191_1_fu_2553_p2 select_ln191_fu_2236_p3 or_ln191_2_fu_2244_p2 select_ln191_1_fu_2563_p3 select_ln191_2_fu_2428_p3 select_ln191_3_fu_2570_p3 or_ln191_3_fu_2577_p2 select_ln191_4_fu_2249_p3 select_ln191_5_fu_2583_p3 match_length_11_fu_2590_p3 i_2_fu_645_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>197</ID>
                            <BindInstances>icmp_ln205_fu_111_p2 sparsemux_11_3_8_1_1_U37 add_ln205_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208</InstName>
                            <ModuleName>lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>208</ID>
                            <BindInstances>icmp_ln212_fu_69_p2 l_2_fu_75_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>dict_U dict_1_U dict_2_U dict_3_U icmp_ln64_fu_216_p2 sub27_fu_276_p2 icmp_ln93_fu_282_p2 select_ln82_fu_332_p3 select_ln82_1_fu_340_p3 select_ln82_2_fu_348_p3 select_ln82_3_fu_356_p3 select_ln82_4_fu_364_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lzBestMatchFilter_6_65536_U0</InstName>
                    <ModuleName>lzBestMatchFilter_6_65536_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>150</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135</InstName>
                            <ModuleName>lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>135</ID>
                            <BindInstances>icmp_ln339_fu_273_p2 add_ln368_fu_338_p2 add_ln368_1_fu_355_p2 add_ln368_2_fu_372_p2 add_ln368_3_fu_389_p2 add_ln368_4_fu_407_p2 icmp_ln374_fu_417_p2 best_match_fu_423_p2 icmp_ln374_1_fu_429_p2 xor_ln374_fu_435_p2 icmp_ln374_2_fu_441_p2 xor_ln374_1_fu_447_p2 icmp_ln374_3_fu_453_p2 xor_ln374_2_fu_459_p2 icmp_ln374_4_fu_465_p2 xor_ln374_3_fu_471_p2 icmp_ln374_5_fu_477_p2 xor_ln374_4_fu_483_p2 and_ln374_fu_489_p2 and_ln374_1_fu_495_p2 and_ln374_2_fu_501_p2 and_ln374_3_fu_507_p2 best_match_1_fu_513_p2 bestMatchStream_din i_9_fu_278_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln327_fu_156_p2 icmp_ln388_fu_216_p2 add_ln388_fu_222_p2 sparsemux_13_3_32_1_1_U67</BindInstances>
                </Instance>
                <Instance>
                    <InstName>lzBooster_255_16384_64_U0</InstName>
                    <ModuleName>lzBooster_255_16384_64_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>158</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169</InstName>
                            <ModuleName>lzBooster_255_16384_64_Pipeline_lz_booster</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>169</ID>
                            <BindInstances>icmp_ln617_fu_237_p2 i_5_fu_279_p2 boostFlag_fu_273_p2 skip_condition_fu_308_p2 icmp_ln635_fu_322_p2 icmp_ln635_1_fu_328_p2 and_ln635_fu_333_p2 match_condition_fu_339_p2 add_ln639_fu_345_p2 sub_ln646_fu_375_p2 outFlag_fu_390_p2 icmp_ln652_fu_395_p2 add_ln654_fu_405_p2 select_ln654_fu_410_p3 add_ln643_fu_432_p2 add_ln642_fu_444_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_mem_U icmp_ln601_fu_191_p2 sub_fu_238_p2 icmp_ln617_fu_244_p2 xor_ln617_fu_257_p2 or_ln617_fu_262_p2 select_ln617_fu_268_p3 icmp_ln669_fu_289_p2 i_6_fu_295_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>178</ID>
                </Instance>
                <Instance>
                    <InstName>lz4Compress_4096_8_U0</InstName>
                    <ModuleName>lz4Compress_4096_8_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>185</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>lz4CompressPart1_4096_8_U0</InstName>
                            <ModuleName>lz4CompressPart1_4096_8_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>80</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158</InstName>
                                    <ModuleName>lz4CompressPart1_4096_8_Pipeline_lz4_divide</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>158</ID>
                                    <BindInstances>icmp_ln68_fu_206_p2 has_match_fu_231_p2 lit_overflow_fu_247_p2 icmp_ln82_fu_253_p2 xor_ln82_1_fu_258_p2 xor_ln82_fu_264_p2 or_ln82_fu_270_p2 lit_count_3_fu_286_p2 add_ln95_fu_299_p2 select_ln106_fu_323_p3 i_11_fu_333_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln51_fu_177_p2 sub_i_fu_183_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>lz4CompressPart2_U0</InstName>
                            <ModuleName>lz4CompressPart2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>95</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91</InstName>
                                    <ModuleName>lz4CompressPart2_Pipeline_lz4_compress</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>91</ID>
                                    <BindInstances>icmp_ln173_fu_333_p2 xor_ln173_fu_338_p2 or_ln173_fu_344_p2 should_write_fu_350_p2 icmp_ln192_fu_375_p2 icmp_ln192_1_fu_431_p2 is_special_end_1_fu_436_p2 or_ln193_fu_381_p2 is_normal_end_1_fu_387_p2 lit_len_ge_15_1_fu_393_p2 lit_len_gt_0_1_fu_399_p2 match_len_ge_15_1_fu_405_p2 match_offset_plus_one_1_fu_441_p2 match_len_ge_255_fu_545_p2 outValue_10_fu_555_p3 match_length_15_fu_563_p2 xor_ln329_fu_569_p2 readOffsetFlag_8_fu_575_p2 match_length_16_fu_580_p3 select_ln144_fu_588_p3 select_ln321_fu_622_p3 readOffsetFlag_7_fu_630_p2 write_lit_length_2_fu_484_p2 icmp_ln301_fu_490_p2 next_state_2_fu_660_p3 readOffsetFlag_6_fu_668_p2 next_state_3_fu_673_p3 lit_len_ge_255_fu_697_p2 outValue_6_fu_707_p3 lit_length_5_fu_715_p2 lit_length_6_fu_721_p3 select_ln143_fu_729_p3 inIdx_3_fu_755_p2 inIdx_4_fu_760_p3 or_ln237_fu_767_p2 lit_ending_fu_773_p2 lit_token_fu_782_p3 lit_token_1_fu_790_p3 match_token_1_fu_801_p3 lit_length_2_fu_817_p2 lit_length_3_fu_822_p3 lit_length_4_fu_829_p3 select_ln261_1_fu_837_p3 or_ln261_fu_845_p2 next_state_tmp_fu_851_p3 match_length_13_fu_863_p2 match_length_14_fu_868_p3 compressedSize_2_fu_421_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>lit_outStream_U lenOffset_Stream_U input_size_c_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>core_idx_c_U compressdStream_U input_size_c2_U bestMatchStream_U input_size_c1_U boosterStream_U input_size_c_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush</Name>
            <Loops>
                <dict_flush/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.842</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.806 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.806 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.806 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <dict_flush>
                        <Name>dict_flush</Name>
                        <Slack>6.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>1.792 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </dict_flush>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <dict_flush>
                            <Name>dict_flush</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:75</SourceLocation>
                        </dict_flush>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>39</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="dict_flush" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_160_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2</Name>
            <Loops>
                <VITIS_LOOP_84_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.800</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>42.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>42.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>42.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_2>
                        <Name>VITIS_LOOP_84_2</Name>
                        <Slack>6.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>35.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:84</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_84_2>
                            <Name>VITIS_LOOP_84_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:84</SourceLocation>
                        </VITIS_LOOP_84_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>85</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_84_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_186_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_242_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress</Name>
            <Loops>
                <lz_compress/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.238</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_compress>
                        <Name>lz_compress</Name>
                        <Slack>6.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_compress>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_compress>
                            <Name>lz_compress</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93</SourceLocation>
                        </lz_compress>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1922</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3117</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln93_fu_519_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="currIdx_reg_fu_704_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="currIdx_reg" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_592_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_548_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_604_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lz_compress" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_408_1_1_U18" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="dictReadValue_reg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_fu_742_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_fu_751_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_fu_766_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_1_fu_771_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_1_fu_777_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_2_fu_785_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_1_fu_802_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_2_fu_807_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_3_fu_813_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_4_fu_1385_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_2_fu_828_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_3_fu_1394_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_5_fu_1398_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_6_fu_1404_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_3_fu_842_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_4_fu_1412_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_7_fu_1417_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_8_fu_1423_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_4_fu_856_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln168_fu_1757_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_9_fu_1761_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_66_fu_1766_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln178_fu_1431_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_fu_1436_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_fu_1451_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_fu_1457_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln180_fu_1773_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln185_fu_1778_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln185_1_fu_1784_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_fu_1789_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_11_fu_879_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_5_fu_888_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_6_fu_903_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_6_fu_908_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_12_fu_914_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_13_fu_922_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_7_fu_939_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_7_fu_944_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_14_fu_950_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_15_fu_1466_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_8_fu_965_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_8_fu_1475_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_16_fu_1479_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_17_fu_1485_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_9_fu_979_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_9_fu_1493_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_18_fu_1498_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_19_fu_1504_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_10_fu_993_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln168_5_fu_1795_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln168_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_20_fu_1799_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_67_fu_1804_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln178_1_fu_1512_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln178_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_1_fu_1517_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_1_fu_1532_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_1_fu_1811_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln180_1_fu_1816_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln185_2_fu_1822_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln185_3_fu_1828_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_1_fu_1834_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_22_fu_1016_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_10_fu_1541_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_12_fu_1030_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_11_fu_1546_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_23_fu_1551_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_24_fu_1558_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_13_fu_1044_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_12_fu_1566_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_25_fu_1571_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_26_fu_1577_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_14_fu_1058_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_13_fu_1585_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_27_fu_1846_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_28_fu_1852_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_15_fu_1072_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_14_fu_1859_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_29_fu_1863_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_30_fu_1869_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_16_fu_1086_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln168_10_fu_2014_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln168_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_31_fu_2018_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_68_fu_2023_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln178_2_fu_1877_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln178_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_2_fu_1882_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_2_fu_1897_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_2_fu_1903_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln180_2_fu_2038_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln185_4_fu_2043_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln185_5_fu_2049_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_2_fu_2054_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_33_fu_1109_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_15_fu_1593_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_18_fu_1123_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_16_fu_1598_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_34_fu_1603_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_35_fu_1610_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_19_fu_1137_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_17_fu_1618_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_36_fu_1623_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_37_fu_1629_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_20_fu_1151_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_18_fu_1637_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_38_fu_1912_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_39_fu_1918_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_21_fu_1165_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_19_fu_1925_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_40_fu_2063_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_41_fu_2068_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_22_fu_1179_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln168_15_fu_2257_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln168_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_42_fu_2074_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_69_fu_2261_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln178_3_fu_2080_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln178_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_3_fu_2085_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_3_fu_2100_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_3_fu_2106_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln180_3_fu_2275_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln185_6_fu_2280_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln185_7_fu_2286_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_3_fu_2291_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_44_fu_1202_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_20_fu_1207_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_24_fu_1222_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_21_fu_1227_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_45_fu_1645_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_46_fu_1652_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_25_fu_1242_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_22_fu_1659_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_47_fu_1663_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_48_fu_1669_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_26_fu_1256_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_23_fu_1681_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_49_fu_1686_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_50_fu_1692_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_27_fu_1270_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_24_fu_1700_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_51_fu_1929_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_52_fu_1934_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_28_fu_1284_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln168_20_fu_1940_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln168_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_53_fu_1944_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_70_fu_1950_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln178_4_fu_2115_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln178_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_4_fu_2120_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_4_fu_2135_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_4_fu_2297_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln180_4_fu_2302_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln185_8_fu_2308_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln185_9_fu_2313_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_4_fu_2319_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="len_55_fu_1307_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="xor" PRAGMA="" RTLNAME="done_25_fu_1708_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_30_fu_1321_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_26_fu_1713_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_56_fu_1718_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_57_fu_1725_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_31_fu_1335_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_27_fu_1733_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_58_fu_1738_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_59_fu_1744_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_32_fu_1349_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_28_fu_1752_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_60_fu_2328_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_61_fu_2334_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_33_fu_1363_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="done_29_fu_2341_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="done_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_62_fu_2345_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_63_fu_2351_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln168_34_fu_1377_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln168_25_fu_2443_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln168_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="len_64_fu_2447_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="len_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="len_71_fu_2452_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="len_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln178_5_fu_2144_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln178_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_5_fu_2149_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_5_fu_2164_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_5_fu_2359_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln180_5_fu_2467_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln185_10_fu_2472_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln185_11_fu_2478_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln185_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln185_5_fu_2483_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln185_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_6_fu_1958_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_7_fu_1963_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_8_fu_1977_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_fu_1982_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_1_fu_1988_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln191_fu_2170_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_9_fu_1996_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_10_fu_2001_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_11_fu_2174_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_12_fu_2180_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_1_fu_2185_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_3_fu_2190_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln191_1_fu_2196_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln191_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_13_fu_2202_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_14_fu_2207_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_15_fu_2213_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_16_fu_2219_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_2_fu_2224_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_5_fu_2364_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln191_2_fu_2369_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln191_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_17_fu_2375_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_18_fu_2380_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_19_fu_2386_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_20_fu_2392_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_3_fu_2397_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_7_fu_2403_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln191_3_fu_2489_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln191_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_21_fu_2411_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_22_fu_2416_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_23_fu_2493_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_24_fu_2499_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_4_fu_2504_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_9_fu_2509_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln191_4_fu_2515_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln191_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_25_fu_2521_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_26_fu_2526_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_27_fu_2532_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_28_fu_2538_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="and" PRAGMA="" RTLNAME="and_ln191_5_fu_2543_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln191_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln191_fu_2549_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln191_1_fu_2553_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln191_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln191_fu_2236_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln191_2_fu_2244_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln191_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln191_1_fu_2563_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln191_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln191_2_fu_2428_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln191_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln191_3_fu_2570_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln191_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln191_3_fu_2577_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln191_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln191_4_fu_2249_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln191_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln191_5_fu_2583_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln191_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_11_fu_2590_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_645_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover</Name>
            <Loops>
                <lz_compress_leftover/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_compress_leftover>
                        <Name>lz_compress_leftover</Name>
                        <Slack>6.30</Slack>
                        <TripCount>5</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>35.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_compress_leftover>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:205</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_compress_leftover>
                            <Name>lz_compress_leftover</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:205</SourceLocation>
                        </lz_compress_leftover>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>96</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_compress_leftover" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln205_fu_111_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lz_compress_leftover" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_8_1_1_U37" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_compress_leftover" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_145_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln205" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes</Name>
            <Loops>
                <lz_left_bytes/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.462 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.462 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.462 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_left_bytes>
                        <Name>lz_left_bytes</Name>
                        <Slack>6.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.448 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_left_bytes>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:212</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_left_bytes>
                            <Name>lz_left_bytes</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:212</SourceLocation>
                        </lz_left_bytes>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_left_bytes" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln212_fu_69_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln212" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_left_bytes" OPTYPE="add" PRAGMA="" RTLNAME="l_2_fu_75_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:212" STORAGESUBTYPE="" URAM="0" VARIABLE="l_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzCompress_6_4_65536_6_1_1024_64_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>48</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <FF>2246</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3954</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="dict_U" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66" STORAGESIZE="408 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="dict" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="dict_1_U" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66" STORAGESIZE="408 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="dict_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="dict_2_U" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66" STORAGESIZE="408 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="dict_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="dict_3_U" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66" STORAGESIZE="408 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="dict_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_216_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub27_fu_276_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln93_fu_282_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_fu_332_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_1_fu_340_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_2_fu_348_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_3_fu_356_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln82_4_fu_364_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln82_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter</Name>
            <Loops>
                <lz_bestMatchFilter/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.951</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_bestMatchFilter>
                        <Name>lz_bestMatchFilter</Name>
                        <Slack>6.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_bestMatchFilter>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:339</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_bestMatchFilter>
                            <Name>lz_bestMatchFilter</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:339</SourceLocation>
                        </lz_bestMatchFilter>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>425</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln339_fu_273_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln339" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_fu_338_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_1_fu_355_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_2_fu_372_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_3_fu_389_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_4_fu_407_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln374_fu_417_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln374" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="best_match_fu_423_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="best_match" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln374_1_fu_429_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln374_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln374_fu_435_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln374" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln374_2_fu_441_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln374_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln374_1_fu_447_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln374_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln374_3_fu_453_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln374_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln374_2_fu_459_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln374_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln374_4_fu_465_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln374_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln374_3_fu_471_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln374_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln374_5_fu_477_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln374_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln374_4_fu_483_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln374_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln374_fu_489_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln374" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln374_1_fu_495_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln374_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln374_2_fu_501_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln374_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="and_ln374_3_fu_507_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln374_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="and" PRAGMA="" RTLNAME="best_match_1_fu_513_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="best_match_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="select" PRAGMA="" RTLNAME="bestMatchStream_din" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_278_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBestMatchFilter_6_65536_s</Name>
            <Loops>
                <lz_bestMatchFilter_left_over/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_bestMatchFilter_left_over>
                        <Name>lz_bestMatchFilter_left_over</Name>
                        <Slack>6.30</Slack>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>42.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </lz_bestMatchFilter_left_over>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:327</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_bestMatchFilter_left_over>
                            <Name>lz_bestMatchFilter_left_over</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:388</SourceLocation>
                        </lz_bestMatchFilter_left_over>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>667</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>684</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln327_fu_156_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln327" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_bestMatchFilter_left_over" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln388_fu_216_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:388" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln388" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_bestMatchFilter_left_over" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_222_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:388" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln388" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lz_bestMatchFilter_left_over" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_32_1_1_U67" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:390" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBooster_255_16384_64_Pipeline_lz_booster</Name>
            <Loops>
                <lz_booster/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_booster>
                        <Name>lz_booster</Name>
                        <Slack>6.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz_booster>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_booster>
                            <Name>lz_booster</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617</SourceLocation>
                        </lz_booster>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>257</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>580</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln617_fu_237_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln617" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_279_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="boostFlag_fu_273_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630" STORAGESUBTYPE="" URAM="0" VARIABLE="boostFlag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="skip_condition_fu_308_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634" STORAGESUBTYPE="" URAM="0" VARIABLE="skip_condition" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln635_fu_322_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln635" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln635_1_fu_328_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln635_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="and" PRAGMA="" RTLNAME="and_ln635_fu_333_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln635" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="and" PRAGMA="" RTLNAME="match_condition_fu_339_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635" STORAGESUBTYPE="" URAM="0" VARIABLE="match_condition" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="add_ln639_fu_345_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:639" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln639" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln646_fu_375_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln646" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="outFlag_fu_390_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:647" STORAGESUBTYPE="" URAM="0" VARIABLE="outFlag" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln652_fu_395_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:652" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln652" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="add_ln654_fu_405_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln654" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz_booster" OPTYPE="select" PRAGMA="" RTLNAME="select_ln654_fu_410_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln654" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="add_ln643_fu_432_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:643" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln643" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster" OPTYPE="add" PRAGMA="" RTLNAME="add_ln642_fu_444_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln642" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lzBooster_255_16384_64_s</Name>
            <Loops>
                <lz_booster_left_bytes/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz_booster_left_bytes>
                        <Name>lz_booster_left_bytes</Name>
                        <Slack>6.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.448 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </lz_booster_left_bytes>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:602</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz_booster_left_bytes>
                            <Name>lz_booster_left_bytes</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669</SourceLocation>
                        </lz_booster_left_bytes>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>390</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>927</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_mem_U" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:602" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="local_mem" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln601_fu_191_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:601" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln601" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_238_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln617_fu_244_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln617" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln617_fu_257_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln617" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln617_fu_262_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln617" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln617_fu_268_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln617" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz_booster_left_bytes" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln669_fu_289_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln669" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz_booster_left_bytes" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_295_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart1_4096_8_Pipeline_lz4_divide</Name>
            <Loops>
                <lz4_divide/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.065</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz4_divide>
                        <Name>lz4_divide</Name>
                        <Slack>6.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz4_divide>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68~D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz4_divide>
                            <Name>lz4_divide</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82~D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394</SourceLocation>
                        </lz4_divide>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>206</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>370</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln68_fu_206_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setne" PRAGMA="" RTLNAME="has_match_fu_231_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="has_match" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="seteq" PRAGMA="" RTLNAME="lit_overflow_fu_247_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_overflow" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln82_fu_253_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_1_fu_258_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln82_fu_264_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_divide" OPTYPE="or" PRAGMA="" RTLNAME="or_ln82_fu_270_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="lit_count_3_fu_286_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_count_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_299_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_divide" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_fu_323_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_divide" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_333_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart1_4096_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45~D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>451</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>627</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_177_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_183_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart2_Pipeline_lz4_compress</Name>
            <Loops>
                <lz4_compress/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.702</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lz4_compress>
                        <Name>lz4_compress</Name>
                        <Slack>6.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lz4_compress>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lz4_compress>
                            <Name>lz4_compress</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228</SourceLocation>
                        </lz4_compress>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>378</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1151</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln173_fu_333_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln173_fu_338_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln173_fu_344_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setlt" PRAGMA="" RTLNAME="should_write_fu_350_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="should_write" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln192_fu_375_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln192_1_fu_431_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="and" PRAGMA="" RTLNAME="is_special_end_1_fu_436_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="is_special_end_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln193_fu_381_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="is_normal_end_1_fu_387_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="is_normal_end_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="lit_len_ge_15_1_fu_393_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_len_ge_15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setne" PRAGMA="" RTLNAME="lit_len_gt_0_1_fu_399_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_len_gt_0_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="match_len_ge_15_1_fu_405_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_ge_15_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_offset_plus_one_1_fu_441_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:199" STORAGESUBTYPE="" URAM="0" VARIABLE="match_offset_plus_one_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="match_len_ge_255_fu_545_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:326" STORAGESUBTYPE="" URAM="0" VARIABLE="match_len_ge_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="outValue_10_fu_555_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:327" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_length_15_fu_563_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:330" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln329_fu_569_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln329" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="readOffsetFlag_8_fu_575_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_16_fu_580_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_fu_588_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln321_fu_622_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln321" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="xor" PRAGMA="" RTLNAME="readOffsetFlag_7_fu_630_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="write_lit_length_2_fu_484_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:299" STORAGESUBTYPE="" URAM="0" VARIABLE="write_lit_length_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln301_fu_490_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln301" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="next_state_2_fu_660_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="and" PRAGMA="" RTLNAME="readOffsetFlag_6_fu_668_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301" STORAGESUBTYPE="" URAM="0" VARIABLE="readOffsetFlag_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="next_state_3_fu_673_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="setgt" PRAGMA="" RTLNAME="lit_len_ge_255_fu_697_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_len_ge_255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="outValue_6_fu_707_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="outValue_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_5_fu_715_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:289" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_6_fu_721_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_729_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="inIdx_3_fu_755_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="inIdx_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="inIdx_4_fu_760_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="inIdx_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln237_fu_767_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="lit_ending_fu_773_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_ending" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_token_fu_782_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:246" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_token" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_token_1_fu_790_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_token_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_token_1_fu_801_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="match_token_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="lit_length_2_fu_817_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:262" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_3_fu_822_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="lit_length_4_fu_829_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="lit_length_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="select_ln261_1_fu_837_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln261_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lz4_compress" OPTYPE="or" PRAGMA="" RTLNAME="or_ln261_fu_845_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln261" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="next_state_tmp_fu_851_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="next_state_tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="match_length_13_fu_863_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="lz4_compress" OPTYPE="select" PRAGMA="" RTLNAME="match_length_14_fu_868_p3" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:271" STORAGESUBTYPE="" URAM="0" VARIABLE="match_length_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lz4_compress" OPTYPE="add" PRAGMA="" RTLNAME="compressedSize_2_fu_421_p2" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:343" STORAGESUBTYPE="" URAM="0" VARIABLE="compressedSize_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressPart2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.702</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>416</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1271</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>lz4Compress_4096_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:393</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>36</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <FF>1290</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2133</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="bram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lit_outStream_U" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:384" STORAGESIZE="8 65536 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="lit_outStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="bram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lenOffset_Stream_U" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:385" STORAGESIZE="64 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="lenOffset_Stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:393" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lz4CompressEngineRun</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>7.00</TargetClockPeriod>
                    <ClockUncertainty>0.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>92</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>32</UTIL_BRAM>
                    <FF>5291</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>8229</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="core_idx_c_U" SOURCE="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67" STORAGESIZE="32 5 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="core_idx_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="compressdStream_U" SOURCE="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:56" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="compressdStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c2_U" SOURCE="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bestMatchStream_U" SOURCE="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:57" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bestMatchStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c1_U" SOURCE="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="boosterStream_U" SOURCE="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:58" STORAGESIZE="32 8 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="boosterStream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_size_c_U" SOURCE="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_size_c" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>lit_outStream_U</Name>
            <ParentInst>lz4Compress_4096_8_U0</ParentInst>
            <StaticDepth>65536</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>lenOffset_Stream_U</Name>
            <ParentInst>lz4Compress_4096_8_U0</ParentInst>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>compressdStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bestMatchStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>boosterStream_U</Name>
            <ParentInst/>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile pragma_strict_mode="1"/>
        <config_cosim argv="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded"/>
        <config_csim argv="D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded"/>
        <config_export flow="syn"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="inStream" index="0" direction="in" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="inStream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4Out" index="1" direction="out" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="lz4Out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4Out_eos" index="2" direction="out" srcType="stream&lt;bool, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="lz4Out_eos" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lz4OutSize" index="3" direction="out" srcType="stream&lt;unsigned int, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="lz4OutSize" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="max_lit_limit" index="4" direction="out" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="max_lit_limit_address0" name="max_lit_limit_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_ce0" name="max_lit_limit_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_d0" name="max_lit_limit_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_q0" name="max_lit_limit_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="max_lit_limit_we0" name="max_lit_limit_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_address1" name="max_lit_limit_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_ce1" name="max_lit_limit_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_d1" name="max_lit_limit_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="max_lit_limit_q1" name="max_lit_limit_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="max_lit_limit_we1" name="max_lit_limit_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_size" index="5" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_size" name="input_size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="core_idx" index="6" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="core_idx" name="core_idx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="inStream" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="8" portPrefix="inStream_">
            <portMaps>
                <portMap portMapName="inStream_dout">RD_DATA</portMap>
                <portMap portMapName="inStream_empty_n">EMPTY_N</portMap>
                <portMap portMapName="inStream_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>inStream_dout</port>
                <port>inStream_empty_n</port>
                <port>inStream_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="inStream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4Out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="8" portPrefix="lz4Out_">
            <portMaps>
                <portMap portMapName="lz4Out_din">WR_DATA</portMap>
                <portMap portMapName="lz4Out_full_n">FULL_N</portMap>
                <portMap portMapName="lz4Out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4Out_din</port>
                <port>lz4Out_full_n</port>
                <port>lz4Out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4Out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4Out_eos" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="1" portPrefix="lz4Out_eos_">
            <portMaps>
                <portMap portMapName="lz4Out_eos_din">WR_DATA</portMap>
                <portMap portMapName="lz4Out_eos_full_n">FULL_N</portMap>
                <portMap portMapName="lz4Out_eos_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4Out_eos_din</port>
                <port>lz4Out_eos_full_n</port>
                <port>lz4Out_eos_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4Out_eos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lz4OutSize" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="lz4OutSize_">
            <portMaps>
                <portMap portMapName="lz4OutSize_din">WR_DATA</portMap>
                <portMap portMapName="lz4OutSize_full_n">FULL_N</portMap>
                <portMap portMapName="lz4OutSize_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>lz4OutSize_din</port>
                <port>lz4OutSize_full_n</port>
                <port>lz4OutSize_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="lz4OutSize"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_lit_limit_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="max_lit_limit_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_lit_limit_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="max_lit_limit"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_lit_limit_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="max_lit_limit_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_lit_limit_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="max_lit_limit"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_lit_limit_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="max_lit_limit_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_lit_limit_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="max_lit_limit"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_lit_limit_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="max_lit_limit_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_lit_limit_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="max_lit_limit"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_lit_limit_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="max_lit_limit_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_lit_limit_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="max_lit_limit"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="max_lit_limit_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="max_lit_limit_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>max_lit_limit_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="max_lit_limit"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_size" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_size">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_size</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="core_idx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="core_idx">DATA</portMap>
            </portMaps>
            <ports>
                <port>core_idx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="core_idx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="inStream">in, 8</column>
                    <column name="lz4Out">out, 8</column>
                    <column name="lz4OutSize">out, 32</column>
                    <column name="lz4Out_eos">out, 1</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="max_lit_limit_address0">out, 3</column>
                    <column name="max_lit_limit_address1">out, 3</column>
                    <column name="max_lit_limit_d0">out, 32</column>
                    <column name="max_lit_limit_d1">out, 32</column>
                    <column name="max_lit_limit_q0">in, 32</column>
                    <column name="max_lit_limit_q1">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="core_idx">ap_none, in, 32</column>
                    <column name="input_size">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inStream">in, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="lz4Out">out, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                    <column name="lz4Out_eos">out, stream&lt;bool 0&gt;&amp;</column>
                    <column name="lz4OutSize">out, stream&lt;unsigned int 0&gt;&amp;</column>
                    <column name="max_lit_limit">out, unsigned int*</column>
                    <column name="input_size">in, unsigned int</column>
                    <column name="core_idx">in, unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="inStream">inStream, interface, </column>
                    <column name="lz4Out">lz4Out, interface, </column>
                    <column name="lz4Out_eos">lz4Out_eos, interface, </column>
                    <column name="lz4OutSize">lz4OutSize, interface, </column>
                    <column name="max_lit_limit">max_lit_limit_address0, port, offset</column>
                    <column name="max_lit_limit">max_lit_limit_ce0, port, </column>
                    <column name="max_lit_limit">max_lit_limit_d0, port, </column>
                    <column name="max_lit_limit">max_lit_limit_q0, port, </column>
                    <column name="max_lit_limit">max_lit_limit_we0, port, </column>
                    <column name="max_lit_limit">max_lit_limit_address1, port, offset</column>
                    <column name="max_lit_limit">max_lit_limit_ce1, port, </column>
                    <column name="max_lit_limit">max_lit_limit_d1, port, </column>
                    <column name="max_lit_limit">max_lit_limit_q1, port, </column>
                    <column name="max_lit_limit">max_lit_limit_we1, port, </column>
                    <column name="input_size">input_size, port, </column>
                    <column name="core_idx">core_idx, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/compress_utils.hpp:42" status="valid" parentFunction="countsetbits" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz4_compress.hpp:69" status="valid" parentFunction="lz4compresspart1" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="loop_flatten" location="../data_compression/L1/include/hw/lz4_compress.hpp:70" status="valid" parentFunction="lz4compresspart1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz4_compress.hpp:174" status="valid" parentFunction="lz4compresspart2" variable="" isDirective="0" options="II = 4"/>
        <Pragma type="loop_flatten" location="../data_compression/L1/include/hw/lz4_compress.hpp:175" status="valid" parentFunction="lz4compresspart2" variable="" isDirective="0" options="off"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz4_compress.hpp:387" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lit_outStream depth = MAX_LIT_COUNT * 16"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz4_compress.hpp:388" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lenOffset_Stream depth = c_gmemBurstSize * 16"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz4_compress.hpp:390" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lit_outStream type = FIFO impl = BRAM"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz4_compress.hpp:391" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options="variable = lenOffset_Stream type = FIFO impl = BRAM"/>
        <Pragma type="dataflow" location="../data_compression/L1/include/hw/lz4_compress.hpp:393" status="valid" parentFunction="lz4compress" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz4_compress.hpp:420" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = compressdStream depth = 32"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz4_compress.hpp:421" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = bestMatchStream depth = 32"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz4_compress.hpp:422" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = boosterStream depth = 32"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz4_compress.hpp:424" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = compressdStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz4_compress.hpp:425" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = bestMatchStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz4_compress.hpp:426" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options="variable = boosterStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../data_compression/L1/include/hw/lz4_compress.hpp:428" status="valid" parentFunction="hlslz4core" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz4_compress.hpp:457" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStreamEos depth = 2"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz4_compress.hpp:458" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = inStream depth = c_gmemBurstSize"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz4_compress.hpp:459" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStream depth = c_gmemBurstSize"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz4_compress.hpp:461" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStreamEos type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz4_compress.hpp:462" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = inStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz4_compress.hpp:463" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options="variable = outStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../data_compression/L1/include/hw/lz4_compress.hpp:467" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz4_compress.hpp:472" status="valid" parentFunction="hlslz4" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz4_compress.hpp:507" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = input_block_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz4_compress.hpp:508" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = input_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz4_compress.hpp:509" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = output_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz4_compress.hpp:510" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = output_block_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz4_compress.hpp:511" status="valid" parentFunction="lz4compressmm" variable="" isDirective="0" options="variable = max_lit_limit dim = 0 complete"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz_compress.hpp:67" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict type = RAM_2P impl = BRAM"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:70" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:76" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:77" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="FACTOR = 4"/>
        <Pragma type="loop_tripcount" location="../data_compression/L1/include/hw/lz_compress.hpp:78" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="min = LZ_DICT_SIZE max = LZ_DICT_SIZE"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz_compress.hpp:83" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = present_window complete"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:85" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:94" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 3"/>
        <Pragma type="loop_flatten" location="../data_compression/L1/include/hw/lz_compress.hpp:95" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="../data_compression/L1/include/hw/lz_compress.hpp:96" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict inter false"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:104" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:129" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz_compress.hpp:141" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = present_window_reg complete"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:143" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:159" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:167" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:190" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:206" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:213" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz_compress.hpp:259" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict type = RAM_2P impl = BRAM"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz_compress.hpp:263" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = present_window complete"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz_compress.hpp:265" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = lclBufStream depth = c_fifo_depth"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz_compress.hpp:266" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = lclBufStream type = fifo impl = srl"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:280" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:286" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:287" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="FACTOR = 8"/>
        <Pragma type="loop_tripcount" location="../data_compression/L1/include/hw/lz_compress.hpp:288" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="min = LZ_DICT_SIZE max = LZ_DICT_SIZE"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:306" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:314" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz_compress.hpp:327" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = present_window_reg complete"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:331" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 4"/>
        <Pragma type="loop_flatten" location="../data_compression/L1/include/hw/lz_compress.hpp:332" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="../data_compression/L1/include/hw/lz_compress.hpp:334" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="variable = dict inter false"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:346" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:371" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:383" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:399" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:407" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_compress.hpp:431" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:448" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_compress.hpp:454" status="valid" parentFunction="lzcompress" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_optional.hpp:67" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:68" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_optional.hpp:73" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:74" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../data_compression/L1/include/hw/lz_optional.hpp:89" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="min = 1048576 max = 1048576"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:90" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dependence" location="../data_compression/L1/include/hw/lz_optional.hpp:91" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="variable = lcl_dyn_ltree inter false"/>
        <Pragma type="dependence" location="../data_compression/L1/include/hw/lz_optional.hpp:92" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="variable = lcl_dyn_dtree inter false"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:123" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:127" status="valid" parentFunction="lz77divide" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz_optional.hpp:151" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_ltree type = ram_2p impl = LUTRAM"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz_optional.hpp:152" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_dtree type = ram_2p impl = LUTRAM"/>
        <Pragma type="loop_tripcount" location="../data_compression/L1/include/hw/lz_optional.hpp:170" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="min = 1048576 max = 1048576"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:171" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="dependence" location="../data_compression/L1/include/hw/lz_optional.hpp:172" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_ltree inter false"/>
        <Pragma type="dependence" location="../data_compression/L1/include/hw/lz_optional.hpp:173" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="variable = lcl_dyn_dtree inter false"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:231" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:238" status="valid" parentFunction="lz77dividestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../data_compression/L1/include/hw/lz_optional.hpp:270" status="valid" parentFunction="lz77dividestatic" variable="" isDirective="0" options="min = 1048576 max = 1048576"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:271" status="valid" parentFunction="lz77dividestatic" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz_optional.hpp:330" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="variable = compare_window"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_optional.hpp:334" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:340" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz_optional.hpp:343" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="variable = compare_window_reg complete"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_optional.hpp:348" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/lz_optional.hpp:361" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="variable = match_conditions complete"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_optional.hpp:364" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/lz_optional.hpp:373" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:389" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:415" status="valid" parentFunction="lzbestmatchfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/lz_optional.hpp:470" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = lclBufStream depth = c_fifo_depth"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz_optional.hpp:471" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = lclBufStream type = fifo impl = srl"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:495" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:503" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="dependence" location="../data_compression/L1/include/hw/lz_optional.hpp:505" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = local_mem inter false"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:571" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/lz_optional.hpp:603" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = local_mem type = ram_2p impl = bram"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:618" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="II = 3"/>
        <Pragma type="dependence" location="../data_compression/L1/include/hw/lz_optional.hpp:619" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="variable = local_mem inter false"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:670" status="valid" parentFunction="lzbooster" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/lz_optional.hpp:694" status="valid" parentFunction="lzfilter" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:79" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/mm2s.hpp:80" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:86" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:87" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:88" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/mm2s.hpp:92" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:111" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:125" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/mm2s.hpp:127" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/mm2s.hpp:136" status="valid" parentFunction="mm2snb" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:179" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:180" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:181" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/mm2s.hpp:184" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:194" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/mm2s.hpp:222" status="valid" parentFunction="mm2multstreamsimple" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:254" status="valid" parentFunction="mm2multstreamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/mm2s.hpp:289" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/mm2s.hpp:290" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamVSize depth = 3"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/mm2s.hpp:291" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../data_compression/L1/include/hw/mm2s.hpp:293" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/mm2s.hpp:298" status="valid" parentFunction="mm2multstreamsize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:346" status="valid" parentFunction="mm2singlestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:381" status="valid" parentFunction="mm2streamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/mm2s.hpp:416" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/mm2s.hpp:417" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamVSize depth = 2"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/mm2s.hpp:418" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../data_compression/L1/include/hw/mm2s.hpp:420" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:448" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/mm2s.hpp:449" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:455" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = read_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:456" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/mm2s.hpp:457" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/mm2s.hpp:461" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:486" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:500" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/mm2s.hpp:502" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/mm2s.hpp:511" status="valid" parentFunction="mm2snbroundoff" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:545" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:579" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:612" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:651" status="valid" parentFunction="mm2ssimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/mm2s.hpp:698" status="valid" parentFunction="mm2stream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:89" status="valid" parentFunction="s2mmaxi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:129" status="valid" parentFunction="stream2mm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:171" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:172" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="variable = base_addr dim = 0 complete"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/s2mm.hpp:176" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:194" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:203" status="valid" parentFunction="multstream2mmsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:239" status="valid" parentFunction="stream2mmupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/s2mm.hpp:290" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamV depth = c_depthOutStreamV"/>
        <Pragma type="stream" location="../data_compression/L1/include/hw/s2mm.hpp:291" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamVSize depth = 2"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/s2mm.hpp:292" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options="variable = outStreamV type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../data_compression/L1/include/hw/s2mm.hpp:294" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/s2mm.hpp:297" status="valid" parentFunction="multstream2mm" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:337" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:338" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:339" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:340" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:341" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = burst_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:345" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/s2mm.hpp:346" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/s2mm.hpp:350" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:362" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/s2mm.hpp:364" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:394" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/s2mm.hpp:403" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:442" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = input_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:443" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = read_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:444" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:445" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = write_idx dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:446" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = burst_size dim = 0 complete"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/s2mm.hpp:450" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer dim = 1 complete"/>
        <Pragma type="bind_storage" location="../data_compression/L1/include/hw/s2mm.hpp:451" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="variable = local_buffer type = RAM_2P impl = LUTRAM"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/s2mm.hpp:455" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:467" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/s2mm.hpp:469" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:500" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/s2mm.hpp:509" status="valid" parentFunction="s2mmnb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:531" status="valid" parentFunction="s2mmsizewrite" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:537" status="valid" parentFunction="s2mmsizewrite" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:574" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:585" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:616" status="valid" parentFunction="s2mmeosstreamsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:649" status="valid" parentFunction="s2mmwithsize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:685" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:722" status="valid" parentFunction="s2mmeossimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:751" status="valid" parentFunction="s2mmsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:775" status="valid" parentFunction="s2mmstreamsimple" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/s2mm.hpp:794" status="valid" parentFunction="s2mm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:53" status="valid" parentFunction="receivebuffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:86" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:149" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:187" status="valid" parentFunction="bufferdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:224" status="valid" parentFunction="bufferdownsizervec" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/stream_downsizer.hpp:229" status="valid" parentFunction="bufferdownsizervec" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:263" status="valid" parentFunction="streamdownsizereos" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:289" status="valid" parentFunction="simplestreamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:315" status="valid" parentFunction="streamdownsizersize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:341" status="valid" parentFunction="streamdownsizersize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:386" status="valid" parentFunction="streamdownsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:422" status="valid" parentFunction="streamdownsizerp2p" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_downsizer.hpp:452" status="valid" parentFunction="streamdownsizerp2pcomp" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_upsizer.hpp:52" status="valid" parentFunction="sendbuffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_upsizer.hpp:86" status="valid" parentFunction="bufferupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_upsizer.hpp:129" status="valid" parentFunction="simpleupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_upsizer.hpp:179" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_upsizer.hpp:231" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/stream_upsizer.hpp:244" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../data_compression/L1/include/hw/stream_upsizer.hpp:245" status="valid" parentFunction="simplestreamupsizer" variable="" isDirective="0" options="min = 0 max = c_inBytes"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_upsizer.hpp:286" status="valid" parentFunction="streamupsizer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="array_partition" location="../data_compression/L1/include/hw/stream_upsizer.hpp:327" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options="variable = outBuffer_int dim = 1 complete"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_upsizer.hpp:334" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="../data_compression/L1/include/hw/stream_upsizer.hpp:336" status="valid" parentFunction="upsizereos" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_upsizer.hpp:382" status="valid" parentFunction="upsizer_sizestream" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="../data_compression/L1/include/hw/stream_upsizer.hpp:428" status="valid" parentFunction="streamupsizerp2p" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="stream" location="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:60" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = compressdStream depth = 8"/>
        <Pragma type="stream" location="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:61" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = bestMatchStream depth = 8"/>
        <Pragma type="stream" location="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:62" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = boosterStream depth = 8"/>
        <Pragma type="bind_storage" location="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:64" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = compressdStream type = FIFO impl = SRL"/>
        <Pragma type="bind_storage" location="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:65" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options="variable = boosterStream type = FIFO impl = SRL"/>
        <Pragma type="dataflow" location="../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67" status="valid" parentFunction="lz4compressenginerun" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="xf::compression::lzcompress&lt;6, 4, 65536, 6, 1, 1024, 64&gt;" options="dim=1 type=cyclic factor=4 variable=dict" pragmaLocId="../data_compression/L1/include/hw/lz_compress.hpp:66:0" srcPragmaType="pipeline" srcPragmaLoc="../data_compression/L1/include/hw/lz_compress.hpp:76:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="dict" varLoc=""/>
    </AutoPragmaReport>
</profile>

