Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Feb  8 14:18:04 2022
| Host         : blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_driver_top_timing_summary_routed.rpt -pb motor_driver_top_timing_summary_routed.pb -rpx motor_driver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_driver_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       1           
TIMING-16  Warning   Large setup violation          10          
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.311      -50.981                     10                  105        0.287        0.000                      0                  105        4.500        0.000                       0                    86  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.311      -50.981                     10                  105        0.287        0.000                      0                  105        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -5.311ns,  Total Violation      -50.981ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.311ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.275ns  (logic 6.110ns (40.000%)  route 9.165ns (60.000%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.523    16.421    u1/dig6[1]_i_31_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.124    16.545 r  u1/dig5[0]_i_13/O
                         net (fo=1, routed)           0.793    17.338    u1/dig5[0]_i_13_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.990    18.453    u1/dig5[0]_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.577 r  u1/dig5[0]_i_5/O
                         net (fo=8, routed)           0.821    19.397    u1/dig5[0]_i_5_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I3_O)        0.124    19.521 r  u1/dig5[0]_i_4/O
                         net (fo=5, routed)           0.685    20.206    u1/dig5[0]_i_4_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.124    20.330 r  u1/dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    20.330    u1/dig4[2]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.425    14.766    u1/CLK
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[2]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X13Y73         FDRE (Setup_fdre_C_D)        0.031    15.020    u1/dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -20.330    
  -------------------------------------------------------------------
                         slack                                 -5.311    

Slack (VIOLATED) :        -5.305ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.270ns  (logic 6.110ns (40.013%)  route 9.160ns (59.987%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.523    16.421    u1/dig6[1]_i_31_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.124    16.545 r  u1/dig5[0]_i_13/O
                         net (fo=1, routed)           0.793    17.338    u1/dig5[0]_i_13_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.990    18.453    u1/dig5[0]_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.577 r  u1/dig5[0]_i_5/O
                         net (fo=8, routed)           0.821    19.397    u1/dig5[0]_i_5_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I3_O)        0.124    19.521 r  u1/dig5[0]_i_4/O
                         net (fo=5, routed)           0.680    20.201    u1/dig5[0]_i_4_n_0
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    20.325 r  u1/dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    20.325    u1/dig4[3]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.425    14.766    u1/CLK
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[3]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X13Y73         FDRE (Setup_fdre_C_D)        0.032    15.021    u1/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -20.325    
  -------------------------------------------------------------------
                         slack                                 -5.305    

Slack (VIOLATED) :        -5.297ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.263ns  (logic 6.110ns (40.032%)  route 9.153ns (59.968%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.523    16.421    u1/dig6[1]_i_31_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.124    16.545 r  u1/dig5[0]_i_13/O
                         net (fo=1, routed)           0.793    17.338    u1/dig5[0]_i_13_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.990    18.453    u1/dig5[0]_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.577 r  u1/dig5[0]_i_5/O
                         net (fo=8, routed)           0.858    19.435    u1/dig5[0]_i_5_n_0
    SLICE_X15Y76         LUT5 (Prop_lut5_I0_O)        0.124    19.559 r  u1/dig4[0]_i_2/O
                         net (fo=1, routed)           0.635    20.194    u1/dig4[0]_i_2_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.318 r  u1/dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    20.318    u1/dig4[0]_i_1_n_0
    SLICE_X15Y76         FDRE                                         r  u1/dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.425    14.766    u1/CLK
    SLICE_X15Y76         FDRE                                         r  u1/dig4_reg[0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X15Y76         FDRE (Setup_fdre_C_D)        0.032    15.021    u1/dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -20.318    
  -------------------------------------------------------------------
                         slack                                 -5.297    

Slack (VIOLATED) :        -5.127ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.136ns  (logic 6.110ns (40.368%)  route 9.026ns (59.632%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.523    16.421    u1/dig6[1]_i_31_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.124    16.545 r  u1/dig5[0]_i_13/O
                         net (fo=1, routed)           0.793    17.338    u1/dig5[0]_i_13_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.990    18.453    u1/dig5[0]_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.577 r  u1/dig5[0]_i_5/O
                         net (fo=8, routed)           0.790    19.367    u1/dig5[0]_i_5_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.491 r  u1/dig6[0]_i_2/O
                         net (fo=8, routed)           0.576    20.067    u1/dig6[0]_i_2_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I1_O)        0.124    20.191 r  u1/dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    20.191    u1/dig4[1]_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  u1/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.423    14.764    u1/CLK
    SLICE_X12Y74         FDRE                                         r  u1/dig4_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.077    15.064    u1/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -20.191    
  -------------------------------------------------------------------
                         slack                                 -5.127    

Slack (VIOLATED) :        -5.121ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.134ns  (logic 6.110ns (40.374%)  route 9.024ns (59.626%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.523    16.421    u1/dig6[1]_i_31_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.124    16.545 r  u1/dig5[0]_i_13/O
                         net (fo=1, routed)           0.793    17.338    u1/dig5[0]_i_13_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.990    18.453    u1/dig5[0]_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.577 r  u1/dig5[0]_i_5/O
                         net (fo=8, routed)           0.790    19.367    u1/dig5[0]_i_5_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.491 r  u1/dig6[0]_i_2/O
                         net (fo=8, routed)           0.574    20.065    u1/dig6[0]_i_2_n_0
    SLICE_X12Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.189 r  u1/dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    20.189    u1/dig5[3]_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  u1/dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.423    14.764    u1/CLK
    SLICE_X12Y74         FDRE                                         r  u1/dig5_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)        0.081    15.068    u1/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -20.189    
  -------------------------------------------------------------------
                         slack                                 -5.121    

Slack (VIOLATED) :        -5.084ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.051ns  (logic 6.110ns (40.596%)  route 8.941ns (59.404%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.523    16.421    u1/dig6[1]_i_31_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.124    16.545 r  u1/dig5[0]_i_13/O
                         net (fo=1, routed)           0.793    17.338    u1/dig5[0]_i_13_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.990    18.453    u1/dig5[0]_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.577 r  u1/dig5[0]_i_5/O
                         net (fo=8, routed)           0.790    19.367    u1/dig5[0]_i_5_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.491 r  u1/dig6[0]_i_2/O
                         net (fo=8, routed)           0.491    19.981    u1/dig6[0]_i_2_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.105 r  u1/dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    20.105    u1/dig5[0]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  u1/dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.426    14.767    u1/CLK
    SLICE_X13Y72         FDRE                                         r  u1/dig5_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X13Y72         FDRE (Setup_fdre_C_D)        0.032    15.022    u1/dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -20.105    
  -------------------------------------------------------------------
                         slack                                 -5.084    

Slack (VIOLATED) :        -5.066ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.079ns  (logic 6.110ns (40.520%)  route 8.969ns (59.480%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.523    16.421    u1/dig6[1]_i_31_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.124    16.545 r  u1/dig5[0]_i_13/O
                         net (fo=1, routed)           0.793    17.338    u1/dig5[0]_i_13_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.990    18.453    u1/dig5[0]_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.577 r  u1/dig5[0]_i_5/O
                         net (fo=8, routed)           0.790    19.367    u1/dig5[0]_i_5_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.491 r  u1/dig6[0]_i_2/O
                         net (fo=8, routed)           0.519    20.010    u1/dig6[0]_i_2_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I3_O)        0.124    20.134 r  u1/dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    20.134    u1/dig5[2]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  u1/dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.423    14.764    u1/CLK
    SLICE_X12Y75         FDRE                                         r  u1/dig5_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)        0.081    15.068    u1/dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -20.134    
  -------------------------------------------------------------------
                         slack                                 -5.066    

Slack (VIOLATED) :        -5.059ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 6.110ns (40.550%)  route 8.958ns (59.450%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.523    16.421    u1/dig6[1]_i_31_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.124    16.545 r  u1/dig5[0]_i_13/O
                         net (fo=1, routed)           0.793    17.338    u1/dig5[0]_i_13_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.990    18.453    u1/dig5[0]_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.577 r  u1/dig5[0]_i_5/O
                         net (fo=8, routed)           0.790    19.367    u1/dig5[0]_i_5_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.491 r  u1/dig6[0]_i_2/O
                         net (fo=8, routed)           0.508    19.999    u1/dig6[0]_i_2_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I5_O)        0.124    20.123 r  u1/dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    20.123    u1/dig5[1]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  u1/dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.423    14.764    u1/CLK
    SLICE_X12Y75         FDRE                                         r  u1/dig5_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)        0.077    15.064    u1/dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -20.123    
  -------------------------------------------------------------------
                         slack                                 -5.059    

Slack (VIOLATED) :        -5.026ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig6_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.989ns  (logic 6.110ns (40.763%)  route 8.879ns (59.237%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.523    16.421    u1/dig6[1]_i_31_n_0
    SLICE_X12Y76         LUT3 (Prop_lut3_I2_O)        0.124    16.545 r  u1/dig5[0]_i_13/O
                         net (fo=1, routed)           0.793    17.338    u1/dig5[0]_i_13_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.462 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.990    18.453    u1/dig5[0]_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.577 r  u1/dig5[0]_i_5/O
                         net (fo=8, routed)           0.790    19.367    u1/dig5[0]_i_5_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.491 r  u1/dig6[0]_i_2/O
                         net (fo=8, routed)           0.429    19.920    u1/dig6[0]_i_2_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.044 r  u1/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    20.044    u1/p_1_in[0]
    SLICE_X13Y74         FDSE                                         r  u1/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.423    14.764    u1/CLK
    SLICE_X13Y74         FDSE                                         r  u1/dig6_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X13Y74         FDSE (Setup_fdse_C_D)        0.031    15.018    u1/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -20.044    
  -------------------------------------------------------------------
                         slack                                 -5.026    

Slack (VIOLATED) :        -4.585ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.596ns  (logic 6.110ns (41.862%)  route 8.486ns (58.138%))
  Logic Levels:           11  (DSP48E1=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.090     7.359    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    11.015 r  u1/dig46/P[29]
                         net (fo=8, routed)           1.342    12.357    u1/dig46_n_76
    SLICE_X11Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.481 r  u1/dig6[1]_i_44/O
                         net (fo=4, routed)           0.685    13.166    u1/dig6[1]_i_44_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.290 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.656    13.946    u1/dig6[1]_i_37_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.680    14.751    u1/dig6[1]_i_39_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.875 r  u1/dig6[1]_i_28_comp/O
                         net (fo=8, routed)           0.899    15.774    u1/dig6[1]_i_28_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.898 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.701    16.599    u1/dig6[1]_i_31_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    16.723 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           0.571    17.294    u1/dig5[0]_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    17.418 r  u1/dig6[1]_i_22/O
                         net (fo=7, routed)           0.787    18.205    u1/dig6[1]_i_22_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I3_O)        0.124    18.329 r  u1/dig5[0]_i_3/O
                         net (fo=9, routed)           0.487    18.816    u1/dig5[0]_i_3_n_0
    SLICE_X13Y74         LUT5 (Prop_lut5_I4_O)        0.124    18.940 r  u1/dig6[1]_i_12/O
                         net (fo=9, routed)           0.587    19.527    u1/dig6[1]_i_12_n_0
    SLICE_X12Y75         LUT5 (Prop_lut5_I4_O)        0.124    19.651 r  u1/dig6[1]_i_3/O
                         net (fo=1, routed)           0.000    19.651    u1/p_1_in[1]
    SLICE_X12Y75         FDRE                                         r  u1/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.423    14.764    u1/CLK
    SLICE_X12Y75         FDRE                                         r  u1/dig6_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X12Y75         FDRE (Setup_fdre_C_D)        0.079    15.066    u1/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -19.651    
  -------------------------------------------------------------------
                         slack                                 -4.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.554     1.437    u1/CLK
    SLICE_X14Y78         FDRE                                         r  u1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y78         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u1/count_reg[27]/Q
                         net (fo=2, routed)           0.148     1.749    u1/count_reg[27]
    SLICE_X14Y78         LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  u1/count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.794    u1/count[24]_i_2_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.858 r  u1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    u1/count_reg[24]_i_1_n_4
    SLICE_X14Y78         FDRE                                         r  u1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.822     1.949    u1/CLK
    SLICE_X14Y78         FDRE                                         r  u1/count_reg[27]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.134     1.571    u1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.555     1.438    u1/CLK
    SLICE_X14Y79         FDRE                                         r  u1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  u1/count_reg[31]/Q
                         net (fo=2, routed)           0.148     1.750    u1/count_reg[31]
    SLICE_X14Y79         LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  u1/count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.795    u1/count[28]_i_2_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.859 r  u1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    u1/count_reg[28]_i_1_n_4
    SLICE_X14Y79         FDRE                                         r  u1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.822     1.950    u1/CLK
    SLICE_X14Y79         FDRE                                         r  u1/count_reg[31]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.134     1.572    u1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.434    u1/CLK
    SLICE_X14Y75         FDRE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.148     1.746    u1/count_reg[15]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.791 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.791    u1/count[12]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.855 r  u1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    u1/count_reg[12]_i_1_n_4
    SLICE_X14Y75         FDRE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     1.945    u1/CLK
    SLICE_X14Y75         FDRE                                         r  u1/count_reg[15]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.134     1.568    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.554     1.437    u1/CLK
    SLICE_X14Y72         FDRE                                         r  u1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u1/count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.750    u1/count_reg[3]
    SLICE_X14Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.795    u1/count[0]_i_2_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.859 r  u1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    u1/count_reg[0]_i_1_n_4
    SLICE_X14Y72         FDRE                                         r  u1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.948    u1/CLK
    SLICE_X14Y72         FDRE                                         r  u1/count_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.134     1.571    u1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.435    u1/CLK
    SLICE_X14Y73         FDRE                                         r  u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  u1/count_reg[7]/Q
                         net (fo=2, routed)           0.149     1.748    u1/count_reg[7]
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  u1/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.793    u1/count[4]_i_2_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.857 r  u1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    u1/count_reg[4]_i_1_n_4
    SLICE_X14Y73         FDRE                                         r  u1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.946    u1/CLK
    SLICE_X14Y73         FDRE                                         r  u1/count_reg[7]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.134     1.569    u1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.435    u1/CLK
    SLICE_X14Y76         FDRE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.749    u1/count_reg[19]
    SLICE_X14Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.794 r  u1/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.794    u1/count[16]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.858 r  u1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    u1/count_reg[16]_i_1_n_4
    SLICE_X14Y76         FDRE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.946    u1/CLK
    SLICE_X14Y76         FDRE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.134     1.569    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.554     1.437    u1/CLK
    SLICE_X14Y77         FDRE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.149     1.751    u1/count_reg[23]
    SLICE_X14Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  u1/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.796    u1/count[20]_i_2_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.860 r  u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    u1/count_reg[20]_i_1_n_4
    SLICE_X14Y77         FDRE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.948    u1/CLK
    SLICE_X14Y77         FDRE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X14Y77         FDRE (Hold_fdre_C_D)         0.134     1.571    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.551     1.434    u1/CLK
    SLICE_X14Y74         FDRE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.149     1.748    u1/count_reg[11]
    SLICE_X14Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  u1/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.793    u1/count[8]_i_2_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.857 r  u1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    u1/count_reg[8]_i_1_n_4
    SLICE_X14Y74         FDRE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     1.945    u1/CLK
    SLICE_X14Y74         FDRE                                         r  u1/count_reg[11]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X14Y74         FDRE (Hold_fdre_C_D)         0.134     1.568    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.554     1.437    u1/CLK
    SLICE_X14Y72         FDRE                                         r  u1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  u1/count_reg[0]/Q
                         net (fo=2, routed)           0.174     1.775    u1/count_reg[0]
    SLICE_X14Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  u1/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.820    u1/count[0]_i_5_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  u1/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    u1/count_reg[0]_i_1_n_7
    SLICE_X14Y72         FDRE                                         r  u1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.820     1.948    u1/CLK
    SLICE_X14Y72         FDRE                                         r  u1/count_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X14Y72         FDRE (Hold_fdre_C_D)         0.134     1.571    u1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.552     1.435    u1/CLK
    SLICE_X14Y73         FDRE                                         r  u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  u1/count_reg[4]/Q
                         net (fo=2, routed)           0.174     1.773    u1/count_reg[4]
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  u1/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.818    u1/count[4]_i_5_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  u1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    u1/count_reg[4]_i_1_n_7
    SLICE_X14Y73         FDRE                                         r  u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.818     1.946    u1/CLK
    SLICE_X14Y73         FDRE                                         r  u1/count_reg[4]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X14Y73         FDRE (Hold_fdre_C_D)         0.134     1.569    u1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      u1/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y55   u0/in_temp_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y55   u0/in_temp_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y55   u0/in_temp_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y55   u0/in_temp_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y13    u0/timer_counter_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y15    u0/timer_counter_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y15    u0/timer_counter_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y16    u0/timer_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y13    u0/timer_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y13    u0/timer_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y55   u0/in_temp_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y13    u0/timer_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y13    u0/timer_counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.048ns  (logic 5.531ns (34.467%)  route 10.517ns (65.533%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.499     5.958    u2/LED_OBUF[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.082 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464     6.546    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116     6.662 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.231     7.894    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.328     8.222 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.322    12.543    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.048 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.048    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.045ns  (logic 5.775ns (35.995%)  route 10.269ns (64.005%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.499     5.958    u2/LED_OBUF[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.082 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464     6.546    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116     6.662 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.828     7.491    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.321     7.812 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.478    12.289    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    16.045 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.045    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.038ns  (logic 5.547ns (34.586%)  route 10.491ns (65.414%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.499     5.958    u2/LED_OBUF[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.082 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464     6.546    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116     6.662 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.212     7.875    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.328     8.203 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.315    12.518    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.038 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.038    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.016ns  (logic 5.774ns (36.049%)  route 10.242ns (63.951%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.499     5.958    u2/LED_OBUF[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.082 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464     6.546    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116     6.662 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.212     7.875    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.357     8.232 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.066    12.298    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    16.016 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.016    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.777ns  (logic 5.792ns (36.715%)  route 9.984ns (63.285%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.499     5.958    u2/LED_OBUF[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.082 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464     6.546    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116     6.662 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.782     7.444    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I3_O)        0.354     7.798 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.239    12.037    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    15.777 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.777    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.372ns  (logic 5.556ns (36.144%)  route 9.816ns (63.856%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.499     5.958    u2/LED_OBUF[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.082 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464     6.546    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116     6.662 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.782     7.444    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.328     7.772 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.071    11.843    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.372 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.372    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.300ns  (logic 5.562ns (36.352%)  route 9.738ns (63.648%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.499     5.958    u2/LED_OBUF[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.082 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464     6.546    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116     6.662 f  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.828     7.491    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.328     7.819 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.946    11.765    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.300 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.300    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.991ns (62.832%)  route 2.952ns (37.168%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           2.952     4.414    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.943 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.943    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.596ns  (logic 4.959ns (65.288%)  route 2.637ns (34.712%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW_IBUF[4]_inst/O
                         net (fo=7, routed)           2.637     4.087    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.596 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.596    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.445ns  (logic 4.965ns (66.685%)  route 2.480ns (33.315%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.480     3.944    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.445 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.445    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.425ns (75.455%)  route 0.464ns (24.545%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SW_IBUF[6]_inst/O
                         net (fo=8, routed)           0.464     0.681    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.889 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.889    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.450ns (76.688%)  route 0.441ns (23.312%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[5]_inst/O
                         net (fo=8, routed)           0.441     0.675    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.890 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.890    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.542%)  route 0.463ns (24.458%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           0.463     0.690    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.427ns (75.379%)  route 0.466ns (24.621%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.466     0.687    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.893 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.427ns (74.682%)  route 0.484ns (25.318%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           0.484     0.700    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.910 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.910    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.434ns (67.533%)  route 0.689ns (32.467%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           0.689     0.921    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.123 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.123    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.429ns (65.915%)  route 0.739ns (34.085%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[4]_inst/O
                         net (fo=7, routed)           0.739     0.958    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.167 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.167    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.460ns (64.052%)  route 0.819ns (35.948%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.819     1.049    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.279 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.279    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.541ns  (logic 1.667ns (30.082%)  route 3.874ns (69.918%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.992     2.219    u2/LED_OBUF[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.045     2.264 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.147     2.411    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.048     2.459 f  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.307     2.767    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.111     2.878 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.427     4.305    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     5.541 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.541    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.544ns  (logic 1.661ns (29.961%)  route 3.883ns (70.039%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.992     2.219    u2/LED_OBUF[0]
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.045     2.264 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.147     2.411    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.048     2.459 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.273     2.732    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.111     2.843 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.471     4.314    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.544 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.544    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/dig4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.091ns  (logic 8.564ns (35.550%)  route 15.527ns (64.450%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.539     5.060    u1/CLK
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  u1/dig4_reg[2]/Q
                         net (fo=11, routed)          1.504     7.020    u1/current_out[10]
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.144 r  u1/LED_BCD1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.144    u2/LED_BCD1__7_carry__0_i_1[1]
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.722 r  u2/LED_BCD1_carry/O[2]
                         net (fo=1, routed)           0.788     8.509    u1/O[2]
    SLICE_X13Y78         LUT2 (Prop_lut2_I1_O)        0.301     8.810 r  u1/LED_BCD1__7_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.810    u2/i__carry__1_i_5_1[1]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.390 r  u2/LED_BCD1__7_carry__1/O[2]
                         net (fo=1, routed)           0.996    10.386    u2/LED_BCD1__7_carry__1_n_5
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.302    10.688 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          0.809    11.498    u2/i__carry_i_5_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          1.425    13.047    u2/i__carry__0_i_3_n_0
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.124    13.171 r  u2/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    13.171    u2/i__carry__0_i_4__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.704 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.704    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  u2/LED_BCD0_inferred__1/i__carry__1/CO[3]
                         net (fo=13, routed)          1.231    15.052    u2/LED_BCD0_inferred__1/i__carry__1_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.124    15.176 r  u2/i___14_carry__0_i_3/O
                         net (fo=2, routed)           1.016    16.191    u2/i___14_carry__0_i_3_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.315 r  u2/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.315    u2/i___14_carry__0_i_7_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.865 r  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=3, routed)           1.273    18.138    u2/LED_BCD0_inferred__1/i___14_carry__0_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124    18.262 r  u2/SEG_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.592    18.854    u2/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.124    18.978 r  u2/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.619    19.597    u2/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.150    19.747 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.797    20.544    u2/LED_BCD[1]
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.374    20.918 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.478    25.396    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    29.151 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.151    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.835ns  (logic 8.947ns (37.539%)  route 14.888ns (62.461%))
  Logic Levels:           18  (CARRY4=6 LUT2=3 LUT4=2 LUT5=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.539     5.060    u1/CLK
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  u1/dig4_reg[2]/Q
                         net (fo=11, routed)          1.504     7.020    u1/current_out[10]
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.144 r  u1/LED_BCD1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.144    u2/LED_BCD1__7_carry__0_i_1[1]
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.722 r  u2/LED_BCD1_carry/O[2]
                         net (fo=1, routed)           0.788     8.509    u1/O[2]
    SLICE_X13Y78         LUT2 (Prop_lut2_I1_O)        0.301     8.810 r  u1/LED_BCD1__7_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.810    u2/i__carry__1_i_5_1[1]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.390 r  u2/LED_BCD1__7_carry__1/O[2]
                         net (fo=1, routed)           0.996    10.386    u2/LED_BCD1__7_carry__1_n_5
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.302    10.688 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          0.809    11.498    u2/i__carry_i_5_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          1.287    12.909    u2/i__carry__0_i_3_n_0
    SLICE_X31Y75         LUT4 (Prop_lut4_I3_O)        0.124    13.033 r  u2/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.033    u2/i__carry__0_i_7_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.583 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.583    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.805 r  u2/LED_BCD1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    14.776    u2/LED_BCD1_inferred__0/i__carry__1_n_7
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.299    15.075 r  u2/i___13_carry_i_5/O
                         net (fo=1, routed)           0.000    15.075    u2/i___13_carry_i_5_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.625 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.625    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           0.995    16.859    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.302    17.161 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           0.809    17.971    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.095 r  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.711    18.805    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.124    18.929 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464    19.393    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116    19.509 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.231    20.741    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.328    21.069 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.322    25.391    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    28.895 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.895    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.825ns  (logic 8.963ns (37.620%)  route 14.862ns (62.380%))
  Logic Levels:           18  (CARRY4=6 LUT2=3 LUT4=2 LUT5=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.539     5.060    u1/CLK
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  u1/dig4_reg[2]/Q
                         net (fo=11, routed)          1.504     7.020    u1/current_out[10]
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.144 r  u1/LED_BCD1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.144    u2/LED_BCD1__7_carry__0_i_1[1]
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.722 r  u2/LED_BCD1_carry/O[2]
                         net (fo=1, routed)           0.788     8.509    u1/O[2]
    SLICE_X13Y78         LUT2 (Prop_lut2_I1_O)        0.301     8.810 r  u1/LED_BCD1__7_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.810    u2/i__carry__1_i_5_1[1]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.390 r  u2/LED_BCD1__7_carry__1/O[2]
                         net (fo=1, routed)           0.996    10.386    u2/LED_BCD1__7_carry__1_n_5
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.302    10.688 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          0.809    11.498    u2/i__carry_i_5_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          1.287    12.909    u2/i__carry__0_i_3_n_0
    SLICE_X31Y75         LUT4 (Prop_lut4_I3_O)        0.124    13.033 r  u2/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.033    u2/i__carry__0_i_7_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.583 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.583    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.805 r  u2/LED_BCD1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    14.776    u2/LED_BCD1_inferred__0/i__carry__1_n_7
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.299    15.075 r  u2/i___13_carry_i_5/O
                         net (fo=1, routed)           0.000    15.075    u2/i___13_carry_i_5_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.625 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.625    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           0.995    16.859    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.302    17.161 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           0.809    17.971    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.095 r  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.711    18.805    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.124    18.929 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464    19.393    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116    19.509 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.212    20.722    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.328    21.050 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.315    25.365    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    28.885 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.885    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.818ns  (logic 8.515ns (35.749%)  route 15.303ns (64.251%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.539     5.060    u1/CLK
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  u1/dig4_reg[2]/Q
                         net (fo=11, routed)          1.504     7.020    u1/current_out[10]
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.144 r  u1/LED_BCD1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.144    u2/LED_BCD1__7_carry__0_i_1[1]
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.722 r  u2/LED_BCD1_carry/O[2]
                         net (fo=1, routed)           0.788     8.509    u1/O[2]
    SLICE_X13Y78         LUT2 (Prop_lut2_I1_O)        0.301     8.810 r  u1/LED_BCD1__7_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.810    u2/i__carry__1_i_5_1[1]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.390 r  u2/LED_BCD1__7_carry__1/O[2]
                         net (fo=1, routed)           0.996    10.386    u2/LED_BCD1__7_carry__1_n_5
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.302    10.688 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          0.809    11.498    u2/i__carry_i_5_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          1.425    13.047    u2/i__carry__0_i_3_n_0
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.124    13.171 r  u2/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    13.171    u2/i__carry__0_i_4__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.704 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.704    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  u2/LED_BCD0_inferred__1/i__carry__1/CO[3]
                         net (fo=13, routed)          1.231    15.052    u2/LED_BCD0_inferred__1/i__carry__1_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.124    15.176 r  u2/i___14_carry__0_i_3/O
                         net (fo=2, routed)           1.016    16.191    u2/i___14_carry__0_i_3_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.315 r  u2/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.315    u2/i___14_carry__0_i_7_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.865 r  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=3, routed)           1.273    18.138    u2/LED_BCD0_inferred__1/i___14_carry__0_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124    18.262 r  u2/SEG_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.592    18.854    u2/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.124    18.978 r  u2/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.619    19.597    u2/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.150    19.747 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812    20.559    u2/LED_BCD[1]
    SLICE_X42Y74         LUT4 (Prop_lut4_I0_O)        0.340    20.899 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.239    25.138    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    28.878 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.878    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.803ns  (logic 9.190ns (38.607%)  route 14.613ns (61.393%))
  Logic Levels:           18  (CARRY4=6 LUT2=3 LUT4=2 LUT5=4 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.539     5.060    u1/CLK
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  u1/dig4_reg[2]/Q
                         net (fo=11, routed)          1.504     7.020    u1/current_out[10]
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.144 r  u1/LED_BCD1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.144    u2/LED_BCD1__7_carry__0_i_1[1]
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.722 r  u2/LED_BCD1_carry/O[2]
                         net (fo=1, routed)           0.788     8.509    u1/O[2]
    SLICE_X13Y78         LUT2 (Prop_lut2_I1_O)        0.301     8.810 r  u1/LED_BCD1__7_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.810    u2/i__carry__1_i_5_1[1]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.390 r  u2/LED_BCD1__7_carry__1/O[2]
                         net (fo=1, routed)           0.996    10.386    u2/LED_BCD1__7_carry__1_n_5
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.302    10.688 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          0.809    11.498    u2/i__carry_i_5_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          1.287    12.909    u2/i__carry__0_i_3_n_0
    SLICE_X31Y75         LUT4 (Prop_lut4_I3_O)        0.124    13.033 r  u2/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.033    u2/i__carry__0_i_7_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.583 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.583    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.805 r  u2/LED_BCD1_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.971    14.776    u2/LED_BCD1_inferred__0/i__carry__1_n_7
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.299    15.075 r  u2/i___13_carry_i_5/O
                         net (fo=1, routed)           0.000    15.075    u2/i___13_carry_i_5_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.625 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.625    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.864 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           0.995    16.859    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.302    17.161 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           0.809    17.971    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X33Y75         LUT6 (Prop_lut6_I1_O)        0.124    18.095 r  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.711    18.805    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.124    18.929 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.464    19.393    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I0_O)        0.116    19.509 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.212    20.722    u2/LED_BCD[0]
    SLICE_X42Y74         LUT4 (Prop_lut4_I1_O)        0.357    21.079 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.066    25.145    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    28.863 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.863    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.447ns  (logic 8.312ns (35.450%)  route 15.135ns (64.550%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.539     5.060    u1/CLK
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  u1/dig4_reg[2]/Q
                         net (fo=11, routed)          1.504     7.020    u1/current_out[10]
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.144 r  u1/LED_BCD1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.144    u2/LED_BCD1__7_carry__0_i_1[1]
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.722 r  u2/LED_BCD1_carry/O[2]
                         net (fo=1, routed)           0.788     8.509    u1/O[2]
    SLICE_X13Y78         LUT2 (Prop_lut2_I1_O)        0.301     8.810 r  u1/LED_BCD1__7_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.810    u2/i__carry__1_i_5_1[1]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.390 r  u2/LED_BCD1__7_carry__1/O[2]
                         net (fo=1, routed)           0.996    10.386    u2/LED_BCD1__7_carry__1_n_5
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.302    10.688 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          0.809    11.498    u2/i__carry_i_5_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          1.425    13.047    u2/i__carry__0_i_3_n_0
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.124    13.171 r  u2/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    13.171    u2/i__carry__0_i_4__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.704 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.704    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  u2/LED_BCD0_inferred__1/i__carry__1/CO[3]
                         net (fo=13, routed)          1.231    15.052    u2/LED_BCD0_inferred__1/i__carry__1_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.124    15.176 r  u2/i___14_carry__0_i_3/O
                         net (fo=2, routed)           1.016    16.191    u2/i___14_carry__0_i_3_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.315 r  u2/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.315    u2/i___14_carry__0_i_7_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.865 r  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=3, routed)           1.273    18.138    u2/LED_BCD0_inferred__1/i___14_carry__0_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124    18.262 r  u2/SEG_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.592    18.854    u2/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.124    18.978 r  u2/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.619    19.597    u2/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.150    19.747 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812    20.559    u2/LED_BCD[1]
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.348    20.907 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.071    24.978    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    28.507 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.507    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.314ns  (logic 8.318ns (35.679%)  route 14.996ns (64.321%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT4=3 LUT5=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.539     5.060    u1/CLK
    SLICE_X13Y73         FDRE                                         r  u1/dig4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  u1/dig4_reg[2]/Q
                         net (fo=11, routed)          1.504     7.020    u1/current_out[10]
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.144 r  u1/LED_BCD1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.144    u2/LED_BCD1__7_carry__0_i_1[1]
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.722 r  u2/LED_BCD1_carry/O[2]
                         net (fo=1, routed)           0.788     8.509    u1/O[2]
    SLICE_X13Y78         LUT2 (Prop_lut2_I1_O)        0.301     8.810 r  u1/LED_BCD1__7_carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.810    u2/i__carry__1_i_5_1[1]
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.390 r  u2/LED_BCD1__7_carry__1/O[2]
                         net (fo=1, routed)           0.996    10.386    u2/LED_BCD1__7_carry__1_n_5
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.302    10.688 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          0.809    11.498    u2/i__carry_i_5_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.622 r  u2/i__carry__0_i_3/O
                         net (fo=10, routed)          1.425    13.047    u2/i__carry__0_i_3_n_0
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.124    13.171 r  u2/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    13.171    u2/i__carry__0_i_4__0_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.704 r  u2/LED_BCD0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.704    u2/LED_BCD0_inferred__1/i__carry__0_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  u2/LED_BCD0_inferred__1/i__carry__1/CO[3]
                         net (fo=13, routed)          1.231    15.052    u2/LED_BCD0_inferred__1/i__carry__1_n_0
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.124    15.176 r  u2/i___14_carry__0_i_3/O
                         net (fo=2, routed)           1.016    16.191    u2/i___14_carry__0_i_3_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.315 r  u2/i___14_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.315    u2/i___14_carry__0_i_7_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.865 r  u2/LED_BCD0_inferred__1/i___14_carry__0/CO[3]
                         net (fo=3, routed)           1.273    18.138    u2/LED_BCD0_inferred__1/i___14_carry__0_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124    18.262 r  u2/SEG_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.592    18.854    u2/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I3_O)        0.124    18.978 r  u2/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.619    19.597    u2/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.150    19.747 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.797    20.544    u2/LED_BCD[1]
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.348    20.892 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.946    24.838    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    28.374 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.374    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 4.103ns (43.938%)  route 5.235ns (56.062%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.056    u2/CLK
    SLICE_X32Y73         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     5.512 f  u2/counter_reg[18]/Q
                         net (fo=12, routed)          1.205     6.716    u2/p_0_in[0]
    SLICE_X34Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.840 r  u2/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.031    10.871    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.394 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.394    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.090ns (44.837%)  route 5.032ns (55.163%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.056    u2/CLK
    SLICE_X32Y73         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  u2/counter_reg[18]/Q
                         net (fo=12, routed)          0.982     6.494    u2/p_0_in[0]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.618 r  u2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.050    10.668    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.179 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.179    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.974ns  (logic 4.315ns (48.083%)  route 4.659ns (51.917%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.535     5.056    u2/CLK
    SLICE_X32Y73         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     5.512 f  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.779     6.291    u2/p_0_in[1]
    SLICE_X34Y74         LUT2 (Prop_lut2_I1_O)        0.153     6.444 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.880    10.324    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.706    14.030 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.030    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/in_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.381ns (51.193%)  route 1.317ns (48.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.561     1.444    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  u0/in_temp_reg[2]/Q
                         net (fo=1, routed)           1.317     2.925    IN_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     4.142 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.142    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.372ns (50.117%)  route 1.365ns (49.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.561     1.444    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  u0/in_temp_reg[3]/Q
                         net (fo=1, routed)           1.365     2.974    IN_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         1.208     4.182 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.182    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.370ns (49.984%)  route 1.371ns (50.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.561     1.444    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  u0/in_temp_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.371     2.979    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.185 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.185    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 1.370ns (48.936%)  route 1.429ns (51.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.561     1.444    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  u0/in_temp_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.429     3.037    lopt
    H1                   OBUF (Prop_obuf_I_O)         1.206     4.243 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.243    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.390ns (48.278%)  route 1.489ns (51.722%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.432    u2/CLK
    SLICE_X32Y73         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.138     1.712    u2/p_0_in[1]
    SLICE_X34Y73         LUT2 (Prop_lut2_I1_O)        0.045     1.757 r  u2/AN_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.351     3.107    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.311 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.311    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.011ns  (logic 1.397ns (46.416%)  route 1.613ns (53.584%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.432    u2/CLK
    SLICE_X32Y73         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.177     1.750    u2/p_0_in[1]
    SLICE_X34Y74         LUT2 (Prop_lut2_I1_O)        0.045     1.795 r  u2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.436     3.231    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.443 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.443    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.458ns (46.583%)  route 1.672ns (53.417%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.432    u2/CLK
    SLICE_X32Y73         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.295     1.869    u2/p_0_in[1]
    SLICE_X34Y74         LUT2 (Prop_lut2_I1_O)        0.049     1.918 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.377     3.294    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.268     4.563 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.563    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.410ns (44.885%)  route 1.731ns (55.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.432    u2/CLK
    SLICE_X32Y73         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.309     1.882    u2/p_0_in[1]
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.927 r  u2/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.423     3.350    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.574 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.574    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.438ns  (logic 1.543ns (44.881%)  route 1.895ns (55.119%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.432    u2/CLK
    SLICE_X32Y73         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.177     1.750    u2/p_0_in[1]
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.048     1.798 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.291     2.089    u2/LED_BCD[1]
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.118     2.207 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.427     3.634    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.870 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.870    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.484ns  (logic 1.537ns (44.123%)  route 1.947ns (55.877%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     1.432    u2/CLK
    SLICE_X32Y73         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.177     1.750    u2/p_0_in[1]
    SLICE_X34Y74         LUT5 (Prop_lut5_I2_O)        0.048     1.798 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.299     2.097    u2/LED_BCD[1]
    SLICE_X42Y74         LUT4 (Prop_lut4_I2_O)        0.118     2.215 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.471     3.686    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.916 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.916    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            u0/in_temp_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.643ns  (logic 3.363ns (34.873%)  route 6.280ns (65.127%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  SW_IBUF[4]_inst/O
                         net (fo=7, routed)           1.428     2.879    u0/LED_OBUF[4]
    SLICE_X3Y14          LUT2 (Prop_lut2_I0_O)        0.150     3.029 r  u0/in_temp2_carry_i_15/O
                         net (fo=2, routed)           0.673     3.702    u0/in_temp2_carry_i_15_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.326     4.028 r  u0/in_temp2_carry_i_14/O
                         net (fo=2, routed)           0.999     5.027    u0/in_temp2_carry_i_14_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I2_O)        0.124     5.151 r  u0/in_temp2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.151    u0/in_temp2_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.683 r  u0/in_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.683    u0/in_temp2_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.797 r  u0/in_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    u0/in_temp2_carry__0_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.068 r  u0/in_temp2_carry__1/CO[0]
                         net (fo=2, routed)           2.798     8.866    u0/in_temp2
    SLICE_X30Y55         LUT2 (Prop_lut2_I0_O)        0.395     9.261 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.382     9.643    u0/in_temp[2]_i_1_n_0
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.435     4.776    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            u0/in_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.579ns  (logic 3.341ns (34.877%)  route 6.238ns (65.123%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  SW_IBUF[4]_inst/O
                         net (fo=7, routed)           1.428     2.879    u0/LED_OBUF[4]
    SLICE_X3Y14          LUT2 (Prop_lut2_I0_O)        0.150     3.029 r  u0/in_temp2_carry_i_15/O
                         net (fo=2, routed)           0.673     3.702    u0/in_temp2_carry_i_15_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.326     4.028 r  u0/in_temp2_carry_i_14/O
                         net (fo=2, routed)           0.999     5.027    u0/in_temp2_carry_i_14_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I2_O)        0.124     5.151 r  u0/in_temp2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.151    u0/in_temp2_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.683 r  u0/in_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.683    u0/in_temp2_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.797 r  u0/in_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    u0/in_temp2_carry__0_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.068 r  u0/in_temp2_carry__1/CO[0]
                         net (fo=2, routed)           2.798     8.866    u0/in_temp2
    SLICE_X30Y55         LUT2 (Prop_lut2_I0_O)        0.373     9.239 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.340     9.579    u0/in_temp1
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.435     4.776    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            u0/in_temp_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.579ns  (logic 3.341ns (34.877%)  route 6.238ns (65.123%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  SW_IBUF[4]_inst/O
                         net (fo=7, routed)           1.428     2.879    u0/LED_OBUF[4]
    SLICE_X3Y14          LUT2 (Prop_lut2_I0_O)        0.150     3.029 r  u0/in_temp2_carry_i_15/O
                         net (fo=2, routed)           0.673     3.702    u0/in_temp2_carry_i_15_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.326     4.028 r  u0/in_temp2_carry_i_14/O
                         net (fo=2, routed)           0.999     5.027    u0/in_temp2_carry_i_14_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I2_O)        0.124     5.151 r  u0/in_temp2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.151    u0/in_temp2_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.683 r  u0/in_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.683    u0/in_temp2_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.797 r  u0/in_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    u0/in_temp2_carry__0_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.068 r  u0/in_temp2_carry__1/CO[0]
                         net (fo=2, routed)           2.798     8.866    u0/in_temp2
    SLICE_X30Y55         LUT2 (Prop_lut2_I0_O)        0.373     9.239 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.340     9.579    u0/in_temp1
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.435     4.776    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            u0/in_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.261ns  (logic 3.363ns (36.313%)  route 5.898ns (63.687%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  SW_IBUF[4]_inst/O
                         net (fo=7, routed)           1.428     2.879    u0/LED_OBUF[4]
    SLICE_X3Y14          LUT2 (Prop_lut2_I0_O)        0.150     3.029 r  u0/in_temp2_carry_i_15/O
                         net (fo=2, routed)           0.673     3.702    u0/in_temp2_carry_i_15_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.326     4.028 r  u0/in_temp2_carry_i_14/O
                         net (fo=2, routed)           0.999     5.027    u0/in_temp2_carry_i_14_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I2_O)        0.124     5.151 r  u0/in_temp2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.151    u0/in_temp2_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.683 r  u0/in_temp2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.683    u0/in_temp2_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.797 r  u0/in_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.797    u0/in_temp2_carry__0_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.068 r  u0/in_temp2_carry__1/CO[0]
                         net (fo=2, routed)           2.798     8.866    u0/in_temp2
    SLICE_X30Y55         LUT2 (Prop_lut2_I0_O)        0.395     9.261 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.000     9.261    u0/in_temp[2]_i_1_n_0
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.435     4.776    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.270ns (14.696%)  route 1.567ns (85.304%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.567     1.794    u0/LED_OBUF[7]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.043     1.837 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.000     1.837    u0/in_temp[2]_i_1_n_0
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.957    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.270ns (13.800%)  route 1.686ns (86.200%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.567     1.794    u0/LED_OBUF[7]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.043     1.837 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.119     1.956    u0/in_temp[2]_i_1_n_0
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.957    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.958ns  (logic 0.272ns (13.889%)  route 1.686ns (86.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.567     1.794    u0/LED_OBUF[7]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.119     1.958    u0/in_temp1
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.957    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.958ns  (logic 0.272ns (13.889%)  route 1.686ns (86.111%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.567     1.794    u0/LED_OBUF[7]
    SLICE_X30Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.119     1.958    u0/in_temp1
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.829     1.957    u0/CLK
    SLICE_X30Y55         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/C





