// Seed: 2987473708
module module_0 (
    output wor id_0,
    output tri id_1,
    output tri id_2,
    input wand id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply1 id_6
);
  parameter id_8 = 1;
  assign module_1._id_8 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd21,
    parameter id_12 = 32'd20,
    parameter id_14 = 32'd9,
    parameter id_17 = 32'd63,
    parameter id_7  = 32'd0,
    parameter id_8  = 32'd32
) (
    output wire id_0,
    input tri1 _id_1,
    input tri0 id_2[id_7 : ""],
    output tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri _id_7,
    input supply0 _id_8,
    output wor id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wor _id_12
);
  assign id_6 = 1;
  supply0 [-1 : id_12] _id_14, id_15, id_16, _id_17;
  logic id_18;
  ;
  assign id_15 = {1 + $realtime};
  genvar id_19;
  assign id_10 = ~-1;
  wire [id_8 : id_14  &  id_14] id_20;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_5,
      id_3,
      id_4,
      id_4
  );
  wire [id_17 : id_1] id_21;
  assign (highz1, supply0) id_18 = -1;
  initial $unsigned(26);
  ;
  union {logic id_22;} id_23;
  ;
  assign id_19 = 1;
  wire id_24, id_25, id_26, id_27;
endmodule
