-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity lenet_hls_fc_f5_Pipeline_F5_Output_Loop_p_ZL10f5_weights_138_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 8; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 120
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of lenet_hls_fc_f5_Pipeline_F5_Output_Loop_p_ZL10f5_weights_138_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "11111101", 1 => "11011011", 2 => "11000111", 3 => "00110001", 
    4 => "11100000", 5 => "11110101", 6 => "00111000", 7 => "11111000", 
    8 => "11001001", 9 => "11000110", 10 => "10111111", 11 => "00010110", 
    12 => "11101101", 13 => "00010001", 14 => "11011100", 15 => "11111111", 
    16 => "11100111", 17 => "11111111", 18 => "11010100", 19 => "11101101", 
    20 => "11111110", 21 => "11101100", 22 => "00101010", 23 => "00101011", 
    24 => "00100111", 25 => "00110101", 26 => "11100110", 27 => "11011001", 
    28 => "11110010", 29 => "00000000", 30 => "00100101", 31 => "01010010", 
    32 => "11100001", 33 => "00110001", 34 => "11110010", 35 => "01001110", 
    36 => "11101011", 37 => "00001100", 38 => "11101111", 39 => "10111101", 
    40 => "11100011", 41 => "00000011", 42 => "11011101", 43 => "00001100", 
    44 => "11110110", 45 => "11011111", 46 => "11011000", 47 => "00110001", 
    48 => "11111110", 49 => "00111001", 50 => "00110101", 51 => "00101110", 
    52 => "00010010", 53 => "00110010", 54 => "00100100", 55 => "11110010", 
    56 => "11101100", 57 => "00010110", 58 => "10111111", 59 => "11010000", 
    60 => "11001101", 61 => "11110001", 62 => "11011111", 63 => "00000111", 
    64 => "11110110", 65 => "00100000", 66 => "11010100", 67 => "00100010", 
    68 => "11011011", 69 => "00110111", 70 => "11010111", 71 => "10011100", 
    72 => "00000111", 73 => "11011101", 74 => "00010001", 75 => "11001001", 
    76 => "11000000", 77 => "00000000", 78 => "00000000", 79 => "00000000", 
    80 => "00000000", 81 => "00000000", 82 => "00000000", 83 => "00000000", 
    84 => "00000000", 85 => "00000000", 86 => "00000000", 87 => "00000000", 
    88 => "00000000", 89 => "00000000", 90 => "00000000", 91 => "00000000", 
    92 => "00000000", 93 => "00000000", 94 => "00000000", 95 => "00000000", 
    96 => "00000000", 97 => "00000000", 98 => "00000000", 99 => "00000000", 
    100 => "00000000", 101 => "00000000", 102 => "00000000", 103 => "00000000", 
    104 => "00000000", 105 => "00000000", 106 => "00000000", 107 => "00000000", 
    108 => "00000000", 109 => "00000000", 110 => "00000000", 111 => "00000000", 
    112 => "00000000", 113 => "00000000", 114 => "00000000", 115 => "00000000", 
    116 => "00000000", 117 => "00000000", 118 => "00000000", 119 => "00000000");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

