#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon May 30 11:55:38 2016
# Process ID: 8544
# Log file: D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/vivado.log
# Journal file: D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.xpr
open_bd_design {D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/basic_dmt_bd.bd}
generate_target all [get_files D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/bd/basic_dmt_bd/basic_dmt_bd.bd]
create_ip_run [get_files D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_0.xci]
launch_runs basic_dmt_0_synth_1
wait_on_run basic_dmt_0_synth_1
synth_design -rtl -name rtl_1
place_ports clk H18
place_ports clk H16
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports {diffsig[0]} W14
set_property IOSTANDARD LVCMOS33 [get_ports [list {diffsig[0]}]]
place_ports {inp_recv_im[0]} U9 {inp_recv_im[6]} Y12 {inp_recv_im[7]} V10 {inp_recv_im[8]} V11 {inp_recv_im[2]} W11 {inp_recv_im[5]} Y13 {inp_recv_im[3]} U5 {inp_recv_im[4]} T5 {inp_recv_im[1]} Y11
set_property IOSTANDARD LVCMOS33 [get_ports [list {inp_recv_im[8]} {inp_recv_im[7]} {inp_recv_im[6]} {inp_recv_im[5]} {inp_recv_im[4]} {inp_recv_im[3]} {inp_recv_im[2]} {inp_recv_im[1]} {inp_recv_im[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {inp_recv_re[8]} {inp_recv_re[7]} {inp_recv_re[6]} {inp_recv_re[5]} {inp_recv_re[4]} {inp_recv_re[3]} {inp_recv_re[2]} {inp_recv_re[1]} {inp_recv_re[0]}]]
place_ports {inp_recv_re[8]} V13 {inp_recv_re[1]} W13 {inp_recv_re[5]} T11 {inp_recv_re[7]} T12 {inp_recv_re[2]} U13 {inp_recv_re[4]} T10 {inp_recv_re[6]} U12 {inp_recv_re[0]} V12 {inp_recv_re[3]} R19
set_property IOSTANDARD LVCMOS33 [get_ports [list {inp_trans[0]}]]
place_ports {inp_trans[0]} N15
set_property IOSTANDARD LVCMOS33 [get_ports [list {out_recv[0]}]]
place_ports {out_recv[0]} T15
set_property IOSTANDARD LVCMOS33 [get_ports [list {out_trans_im[8]} {out_trans_im[7]} {out_trans_im[6]} {out_trans_im[5]} {out_trans_im[4]} {out_trans_im[3]} {out_trans_im[2]} {out_trans_im[1]} {out_trans_im[0]}]]
place_ports {out_trans_im[1]} T16 {out_trans_im[4]} Y16 {out_trans_im[3]} Y17 {out_trans_im[8]} U17 {out_trans_im[7]} T14 {out_trans_im[5]} R14 {out_trans_im[0]} V15 {out_trans_im[2]} Y14 {out_trans_im[6]} P14
set_property IOSTANDARD LVCMOS33 [get_ports [list {out_trans_re[8]} {out_trans_re[7]} {out_trans_re[6]} {out_trans_re[5]} {out_trans_re[4]} {out_trans_re[3]} {out_trans_re[2]} {out_trans_re[1]} {out_trans_re[0]}]]
place_ports {out_trans_re[2]} B19 {out_trans_re[8]} M15 {out_trans_re[0]} E17 {out_trans_re[1]} A20 {out_trans_re[3]} B20 {out_trans_re[7]} L14 {out_trans_re[4]} C20 {out_trans_re[5]} G14 {out_trans_re[6]} L15
file mkdir D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/constrs_1/new
close [ open D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/constrs_1/new/own.xdc w ]
add_files -fileset constrs_1 D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/constrs_1/new/own.xdc
set_property target_constrs_file D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/constrs_1/new/own.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1
wait_on_run impl_1
close_design
open_run impl_1
generate_target Simulation [get_files D:/MA_1/Basic_DMT/netlistFinishDMT2/ip_catalog/basic_dmt.srcs/sources_1/ip/basic_dmt_0/basic_dmt_0.xci]
launch_simulation -mode post-implementation -type functional
source basic_dmt_tb.tcl
close_sim
