<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
  <meta http-equiv="X-UA-Compatible" content="IE=9"/>
  <meta name="generator" content="Doxygen 1.8.16"/>
  <title>Harmony 3 : Wireless: sdhc_registers_t Struct Reference</title>
  <link href="tabs.css" rel="stylesheet" type="text/css"/>
  <script type="text/javascript" src="jquery.js"></script>
  <script type="text/javascript" src="dynsections.js"></script>
  <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
  <link href="customstylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
 <div id="titlearea">
 <table cellspacing="0" cellpadding="0">
 <tbody>
   <tr style="height: 56px;vertical-align: text-bottom;">
    <td style="padding: 0.2em 0.5em 0.1em 0.5em;">
	  <a id="projectlogo"><img alt="Logo" src="Microchip_logo.png"/> </a> </td>
     <td style="padding-right: 1em;">
       <span id="projectname"/> <class="stringliteral">Harmony 3 : Wireless </span>
     </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structsdhc__registers__t-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">sdhc_registers_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SDHC register API structure.  
 <a href="structsdhc__registers__t.html#details">More...</a></p>

<p><code>#include &lt;sdhc.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a87419073e66b5f42049eb95a84d00379"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a87419073e66b5f42049eb95a84d00379">SDHC_SSAR</a></td></tr>
<tr class="separator:a87419073e66b5f42049eb95a84d00379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5f526351422457688f72bb0fdf7c9d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a6b5f526351422457688f72bb0fdf7c9d">SDHC_BSR</a></td></tr>
<tr class="separator:a6b5f526351422457688f72bb0fdf7c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2152780d6728fdcd5ded128de5d7786"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#aa2152780d6728fdcd5ded128de5d7786">SDHC_BCR</a></td></tr>
<tr class="separator:aa2152780d6728fdcd5ded128de5d7786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e92ae46ea3d7cc5b91222a295d5d47"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a28e92ae46ea3d7cc5b91222a295d5d47">SDHC_ARG1R</a></td></tr>
<tr class="separator:a28e92ae46ea3d7cc5b91222a295d5d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e85e3c95b93121c580b39c498b018d6"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a1e85e3c95b93121c580b39c498b018d6">SDHC_TMR</a></td></tr>
<tr class="separator:a1e85e3c95b93121c580b39c498b018d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f402efcc1b23dd62a4d8e79cf41b35d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a5f402efcc1b23dd62a4d8e79cf41b35d">SDHC_CR</a></td></tr>
<tr class="separator:a5f402efcc1b23dd62a4d8e79cf41b35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47414a0b3b9a9e29a15d8c00e6f5a299"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a47414a0b3b9a9e29a15d8c00e6f5a299">SDHC_RR</a> [4]</td></tr>
<tr class="separator:a47414a0b3b9a9e29a15d8c00e6f5a299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d1e7b94d4444ff4dc52a945420be90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a51d1e7b94d4444ff4dc52a945420be90">SDHC_BDPR</a></td></tr>
<tr class="separator:a51d1e7b94d4444ff4dc52a945420be90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae902cc8ee9c39a43f5b9105a969b7cad"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ae902cc8ee9c39a43f5b9105a969b7cad">SDHC_PSR</a></td></tr>
<tr class="separator:ae902cc8ee9c39a43f5b9105a969b7cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993fda2be05ed7c14f2d73103ee449da"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a993fda2be05ed7c14f2d73103ee449da">SDHC_HC1R</a></td></tr>
<tr class="separator:a993fda2be05ed7c14f2d73103ee449da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a01f1a1834add71d9c91ebd841a37aa"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a3a01f1a1834add71d9c91ebd841a37aa">SDHC_PCR</a></td></tr>
<tr class="separator:a3a01f1a1834add71d9c91ebd841a37aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54aac362419d1bea401249a756a8f4ad"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a54aac362419d1bea401249a756a8f4ad">SDHC_BGCR</a></td></tr>
<tr class="separator:a54aac362419d1bea401249a756a8f4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6765fcda00408a0e0124538cfad47234"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a6765fcda00408a0e0124538cfad47234">SDHC_WCR</a></td></tr>
<tr class="separator:a6765fcda00408a0e0124538cfad47234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc342683cdc7dd2c5ca903ed36eca4e4"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#abc342683cdc7dd2c5ca903ed36eca4e4">SDHC_CCR</a></td></tr>
<tr class="separator:abc342683cdc7dd2c5ca903ed36eca4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c19a30eb7ba582438731becdd112b1a"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a6c19a30eb7ba582438731becdd112b1a">SDHC_TCR</a></td></tr>
<tr class="separator:a6c19a30eb7ba582438731becdd112b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806d82d0392fc9e42f3a614d6b4840a5"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a806d82d0392fc9e42f3a614d6b4840a5">SDHC_SRR</a></td></tr>
<tr class="separator:a806d82d0392fc9e42f3a614d6b4840a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34012f46e4d4b7b2eb7d7c483261094d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a34012f46e4d4b7b2eb7d7c483261094d">SDHC_NISTR</a></td></tr>
<tr class="separator:a34012f46e4d4b7b2eb7d7c483261094d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2ef23023ca7f8f0e730065bc701477"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#abf2ef23023ca7f8f0e730065bc701477">SDHC_EISTR</a></td></tr>
<tr class="separator:abf2ef23023ca7f8f0e730065bc701477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a464f67de27cd81cddfc21cd88d2243"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a0a464f67de27cd81cddfc21cd88d2243">SDHC_NISTER</a></td></tr>
<tr class="separator:a0a464f67de27cd81cddfc21cd88d2243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77409372eacd2e4502ba872842a28d5"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ab77409372eacd2e4502ba872842a28d5">SDHC_EISTER</a></td></tr>
<tr class="separator:ab77409372eacd2e4502ba872842a28d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf161e51c9b578c88960008e8283a406"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#abf161e51c9b578c88960008e8283a406">SDHC_NISIER</a></td></tr>
<tr class="separator:abf161e51c9b578c88960008e8283a406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b9665575482bd295ea2ec2d50292ce"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a90b9665575482bd295ea2ec2d50292ce">SDHC_EISIER</a></td></tr>
<tr class="separator:a90b9665575482bd295ea2ec2d50292ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825fc7dc402a7e83512f5787d74a40a8"><td class="memItemLeft" align="right" valign="top">__I uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a825fc7dc402a7e83512f5787d74a40a8">SDHC_ACESR</a></td></tr>
<tr class="separator:a825fc7dc402a7e83512f5787d74a40a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600062c667f6216fc91452f2d64fd5a4"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a600062c667f6216fc91452f2d64fd5a4">SDHC_HC2R</a></td></tr>
<tr class="separator:a600062c667f6216fc91452f2d64fd5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4ac3adb172c620933a55d382ab22e4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a7f4ac3adb172c620933a55d382ab22e4">SDHC_CA0R</a></td></tr>
<tr class="separator:a7f4ac3adb172c620933a55d382ab22e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb5030e8a253d22a2b449b60e6ac43e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#abbb5030e8a253d22a2b449b60e6ac43e">SDHC_CA1R</a></td></tr>
<tr class="separator:abbb5030e8a253d22a2b449b60e6ac43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7297ee6f3108de013cdae02e02052c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a4a7297ee6f3108de013cdae02e02052c">SDHC_MCCAR</a></td></tr>
<tr class="separator:a4a7297ee6f3108de013cdae02e02052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17bd3e31c45a5bf7a0e948e17520398c"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a17bd3e31c45a5bf7a0e948e17520398c">Reserved1</a> [0x04]</td></tr>
<tr class="separator:a17bd3e31c45a5bf7a0e948e17520398c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37707d51ca837c446f735b0f8015ad9a"><td class="memItemLeft" align="right" valign="top">__O uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a37707d51ca837c446f735b0f8015ad9a">SDHC_FERACES</a></td></tr>
<tr class="separator:a37707d51ca837c446f735b0f8015ad9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ff0f567fb850e86ba32af1241a4443"><td class="memItemLeft" align="right" valign="top">__O uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a28ff0f567fb850e86ba32af1241a4443">SDHC_FEREIS</a></td></tr>
<tr class="separator:a28ff0f567fb850e86ba32af1241a4443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1385e9bdc13bc90228a3af2905697a6"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ab1385e9bdc13bc90228a3af2905697a6">SDHC_AESR</a></td></tr>
<tr class="separator:ab1385e9bdc13bc90228a3af2905697a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73dc34650cdcbb7c7666c9f3e14dd71"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ab73dc34650cdcbb7c7666c9f3e14dd71">Reserved2</a> [0x03]</td></tr>
<tr class="separator:ab73dc34650cdcbb7c7666c9f3e14dd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f7cb50994e317c1d72418c83d84e077"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a1f7cb50994e317c1d72418c83d84e077">SDHC_ASAR</a> [1]</td></tr>
<tr class="separator:a1f7cb50994e317c1d72418c83d84e077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5564db633e582ffde4f8689e730664bf"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a5564db633e582ffde4f8689e730664bf">Reserved3</a> [0x04]</td></tr>
<tr class="separator:a5564db633e582ffde4f8689e730664bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac780247ad71fb837f1a8746a95c787cf"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ac780247ad71fb837f1a8746a95c787cf">SDHC_PVR</a> [8]</td></tr>
<tr class="separator:ac780247ad71fb837f1a8746a95c787cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb95306593085c23fc40f419435959e"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#afeb95306593085c23fc40f419435959e">Reserved4</a> [0x8C]</td></tr>
<tr class="separator:afeb95306593085c23fc40f419435959e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e3ca183c6c6daf3d30a7528c419ca8"><td class="memItemLeft" align="right" valign="top">__I uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#aa8e3ca183c6c6daf3d30a7528c419ca8">SDHC_SISR</a></td></tr>
<tr class="separator:aa8e3ca183c6c6daf3d30a7528c419ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a916557821040ff6c1d7435f4d0d19a"><td class="memItemLeft" align="right" valign="top">__I uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a0a916557821040ff6c1d7435f4d0d19a">SDHC_HCVR</a></td></tr>
<tr class="separator:a0a916557821040ff6c1d7435f4d0d19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39aa4bd3f729c73089c2c38d03368df4"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a39aa4bd3f729c73089c2c38d03368df4">Reserved5</a> [0x104]</td></tr>
<tr class="separator:a39aa4bd3f729c73089c2c38d03368df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6275a92ca27ecc89581ed11b00682f"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a3f6275a92ca27ecc89581ed11b00682f">SDHC_MC1R</a></td></tr>
<tr class="separator:a3f6275a92ca27ecc89581ed11b00682f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb59ead26d02bd28cd9f7e643f82395"><td class="memItemLeft" align="right" valign="top">__O uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#acbb59ead26d02bd28cd9f7e643f82395">SDHC_MC2R</a></td></tr>
<tr class="separator:acbb59ead26d02bd28cd9f7e643f82395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d81d485b94512dea26139f42888407b"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a0d81d485b94512dea26139f42888407b">Reserved6</a> [0x02]</td></tr>
<tr class="separator:a0d81d485b94512dea26139f42888407b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07ccdf84494460d44900f434c182674"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ac07ccdf84494460d44900f434c182674">SDHC_ACR</a></td></tr>
<tr class="separator:ac07ccdf84494460d44900f434c182674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bfa14aaed31768019c1850aacad7912"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#a3bfa14aaed31768019c1850aacad7912">SDHC_CC2R</a></td></tr>
<tr class="separator:a3bfa14aaed31768019c1850aacad7912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb426f4e3985e21053ce3f1a0f947db2"><td class="memItemLeft" align="right" valign="top">__I uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#adb426f4e3985e21053ce3f1a0f947db2">Reserved7</a> [0x20]</td></tr>
<tr class="separator:adb426f4e3985e21053ce3f1a0f947db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c9f7cf381cfe41cb0f9f1b63335491"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#ad9c9f7cf381cfe41cb0f9f1b63335491">SDHC_CACR</a></td></tr>
<tr class="separator:ad9c9f7cf381cfe41cb0f9f1b63335491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeddf1558cac02923c9f8a5189dd1b5d"><td class="memItemLeft" align="right" valign="top">__IO uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsdhc__registers__t.html#adeddf1558cac02923c9f8a5189dd1b5d">SDHC_DBGR</a></td></tr>
<tr class="separator:adeddf1558cac02923c9f8a5189dd1b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SDHC register API structure. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a17bd3e31c45a5bf7a0e948e17520398c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17bd3e31c45a5bf7a0e948e17520398c">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t sdhc_registers_t::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab73dc34650cdcbb7c7666c9f3e14dd71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab73dc34650cdcbb7c7666c9f3e14dd71">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t sdhc_registers_t::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5564db633e582ffde4f8689e730664bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5564db633e582ffde4f8689e730664bf">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t sdhc_registers_t::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afeb95306593085c23fc40f419435959e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb95306593085c23fc40f419435959e">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t sdhc_registers_t::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39aa4bd3f729c73089c2c38d03368df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39aa4bd3f729c73089c2c38d03368df4">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t sdhc_registers_t::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d81d485b94512dea26139f42888407b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d81d485b94512dea26139f42888407b">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t sdhc_registers_t::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb426f4e3985e21053ce3f1a0f947db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb426f4e3985e21053ce3f1a0f947db2">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t sdhc_registers_t::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a825fc7dc402a7e83512f5787d74a40a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825fc7dc402a7e83512f5787d74a40a8">&#9670;&nbsp;</a></span>SDHC_ACESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint16_t sdhc_registers_t::SDHC_ACESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x3C (R/ 16) Auto CMD Error Status </p>

</div>
</div>
<a id="ac07ccdf84494460d44900f434c182674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac07ccdf84494460d44900f434c182674">&#9670;&nbsp;</a></span>SDHC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdhc_registers_t::SDHC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x208 (R/W 32) AHB Control </p>

</div>
</div>
<a id="ab1385e9bdc13bc90228a3af2905697a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1385e9bdc13bc90228a3af2905697a6">&#9670;&nbsp;</a></span>SDHC_AESR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint8_t sdhc_registers_t::SDHC_AESR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x54 (R/ 8) ADMA Error Status </p>

</div>
</div>
<a id="a28e92ae46ea3d7cc5b91222a295d5d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e92ae46ea3d7cc5b91222a295d5d47">&#9670;&nbsp;</a></span>SDHC_ARG1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdhc_registers_t::SDHC_ARG1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x08 (R/W 32) Argument 1 </p>

</div>
</div>
<a id="a1f7cb50994e317c1d72418c83d84e077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f7cb50994e317c1d72418c83d84e077">&#9670;&nbsp;</a></span>SDHC_ASAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdhc_registers_t::SDHC_ASAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x58 (R/W 32) ADMA System Address n </p>

</div>
</div>
<a id="aa2152780d6728fdcd5ded128de5d7786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2152780d6728fdcd5ded128de5d7786">&#9670;&nbsp;</a></span>SDHC_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_BCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x06 (R/W 16) Block Count </p>

</div>
</div>
<a id="a51d1e7b94d4444ff4dc52a945420be90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d1e7b94d4444ff4dc52a945420be90">&#9670;&nbsp;</a></span>SDHC_BDPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdhc_registers_t::SDHC_BDPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x20 (R/W 32) Buffer Data Port </p>

</div>
</div>
<a id="a54aac362419d1bea401249a756a8f4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54aac362419d1bea401249a756a8f4ad">&#9670;&nbsp;</a></span>SDHC_BGCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t sdhc_registers_t::SDHC_BGCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2A (R/W 8) Block Gap Control </p>

</div>
</div>
<a id="a6b5f526351422457688f72bb0fdf7c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b5f526351422457688f72bb0fdf7c9d">&#9670;&nbsp;</a></span>SDHC_BSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_BSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04 (R/W 16) Block Size </p>

</div>
</div>
<a id="a7f4ac3adb172c620933a55d382ab22e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f4ac3adb172c620933a55d382ab22e4">&#9670;&nbsp;</a></span>SDHC_CA0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t sdhc_registers_t::SDHC_CA0R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x40 (R/ 32) Capabilities 0 </p>

</div>
</div>
<a id="abbb5030e8a253d22a2b449b60e6ac43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbb5030e8a253d22a2b449b60e6ac43e">&#9670;&nbsp;</a></span>SDHC_CA1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t sdhc_registers_t::SDHC_CA1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x44 (R/ 32) Capabilities 1 </p>

</div>
</div>
<a id="ad9c9f7cf381cfe41cb0f9f1b63335491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c9f7cf381cfe41cb0f9f1b63335491">&#9670;&nbsp;</a></span>SDHC_CACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdhc_registers_t::SDHC_CACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x230 (R/W 32) Capabilities Control </p>

</div>
</div>
<a id="a3bfa14aaed31768019c1850aacad7912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bfa14aaed31768019c1850aacad7912">&#9670;&nbsp;</a></span>SDHC_CC2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdhc_registers_t::SDHC_CC2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x20C (R/W 32) Clock Control 2 </p>

</div>
</div>
<a id="abc342683cdc7dd2c5ca903ed36eca4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc342683cdc7dd2c5ca903ed36eca4e4">&#9670;&nbsp;</a></span>SDHC_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2C (R/W 16) Clock Control </p>

</div>
</div>
<a id="a5f402efcc1b23dd62a4d8e79cf41b35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f402efcc1b23dd62a4d8e79cf41b35d">&#9670;&nbsp;</a></span>SDHC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0E (R/W 16) Command </p>

</div>
</div>
<a id="adeddf1558cac02923c9f8a5189dd1b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeddf1558cac02923c9f8a5189dd1b5d">&#9670;&nbsp;</a></span>SDHC_DBGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t sdhc_registers_t::SDHC_DBGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x234 (R/W 8) Debug </p>

</div>
</div>
<a id="a90b9665575482bd295ea2ec2d50292ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b9665575482bd295ea2ec2d50292ce">&#9670;&nbsp;</a></span>SDHC_EISIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_EISIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x3A (R/W 16) Error Interrupt Signal Enable </p>

</div>
</div>
<a id="ab77409372eacd2e4502ba872842a28d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab77409372eacd2e4502ba872842a28d5">&#9670;&nbsp;</a></span>SDHC_EISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_EISTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x36 (R/W 16) Error Interrupt Status Enable </p>

</div>
</div>
<a id="abf2ef23023ca7f8f0e730065bc701477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2ef23023ca7f8f0e730065bc701477">&#9670;&nbsp;</a></span>SDHC_EISTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_EISTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x32 (R/W 16) Error Interrupt Status </p>

</div>
</div>
<a id="a37707d51ca837c446f735b0f8015ad9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37707d51ca837c446f735b0f8015ad9a">&#9670;&nbsp;</a></span>SDHC_FERACES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint16_t sdhc_registers_t::SDHC_FERACES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x50 ( /W 16) Force Event for Auto CMD Error Status </p>

</div>
</div>
<a id="a28ff0f567fb850e86ba32af1241a4443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ff0f567fb850e86ba32af1241a4443">&#9670;&nbsp;</a></span>SDHC_FEREIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint16_t sdhc_registers_t::SDHC_FEREIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x52 ( /W 16) Force Event for Error Interrupt Status </p>

</div>
</div>
<a id="a993fda2be05ed7c14f2d73103ee449da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993fda2be05ed7c14f2d73103ee449da">&#9670;&nbsp;</a></span>SDHC_HC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t sdhc_registers_t::SDHC_HC1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x28 (R/W 8) Host Control 1 </p>

</div>
</div>
<a id="a600062c667f6216fc91452f2d64fd5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600062c667f6216fc91452f2d64fd5a4">&#9670;&nbsp;</a></span>SDHC_HC2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_HC2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x3E (R/W 16) Host Control 2 </p>

</div>
</div>
<a id="a0a916557821040ff6c1d7435f4d0d19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a916557821040ff6c1d7435f4d0d19a">&#9670;&nbsp;</a></span>SDHC_HCVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint16_t sdhc_registers_t::SDHC_HCVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFE (R/ 16) Host Controller Version </p>

</div>
</div>
<a id="a3f6275a92ca27ecc89581ed11b00682f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6275a92ca27ecc89581ed11b00682f">&#9670;&nbsp;</a></span>SDHC_MC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t sdhc_registers_t::SDHC_MC1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x204 (R/W 8) MMC Control 1 </p>

</div>
</div>
<a id="acbb59ead26d02bd28cd9f7e643f82395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbb59ead26d02bd28cd9f7e643f82395">&#9670;&nbsp;</a></span>SDHC_MC2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint8_t sdhc_registers_t::SDHC_MC2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x205 ( /W 8) MMC Control 2 </p>

</div>
</div>
<a id="a4a7297ee6f3108de013cdae02e02052c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a7297ee6f3108de013cdae02e02052c">&#9670;&nbsp;</a></span>SDHC_MCCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t sdhc_registers_t::SDHC_MCCAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x48 (R/ 32) Maximum Current Capabilities </p>

</div>
</div>
<a id="abf161e51c9b578c88960008e8283a406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf161e51c9b578c88960008e8283a406">&#9670;&nbsp;</a></span>SDHC_NISIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_NISIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x38 (R/W 16) Normal Interrupt Signal Enable </p>

</div>
</div>
<a id="a0a464f67de27cd81cddfc21cd88d2243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a464f67de27cd81cddfc21cd88d2243">&#9670;&nbsp;</a></span>SDHC_NISTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_NISTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x34 (R/W 16) Normal Interrupt Status Enable </p>

</div>
</div>
<a id="a34012f46e4d4b7b2eb7d7c483261094d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34012f46e4d4b7b2eb7d7c483261094d">&#9670;&nbsp;</a></span>SDHC_NISTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_NISTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x30 (R/W 16) Normal Interrupt Status </p>

</div>
</div>
<a id="a3a01f1a1834add71d9c91ebd841a37aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a01f1a1834add71d9c91ebd841a37aa">&#9670;&nbsp;</a></span>SDHC_PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t sdhc_registers_t::SDHC_PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x29 (R/W 8) Power Control </p>

</div>
</div>
<a id="ae902cc8ee9c39a43f5b9105a969b7cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae902cc8ee9c39a43f5b9105a969b7cad">&#9670;&nbsp;</a></span>SDHC_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t sdhc_registers_t::SDHC_PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x24 (R/ 32) Present State </p>

</div>
</div>
<a id="ac780247ad71fb837f1a8746a95c787cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac780247ad71fb837f1a8746a95c787cf">&#9670;&nbsp;</a></span>SDHC_PVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_PVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x60 (R/W 16) Preset Value n </p>

</div>
</div>
<a id="a47414a0b3b9a9e29a15d8c00e6f5a299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47414a0b3b9a9e29a15d8c00e6f5a299">&#9670;&nbsp;</a></span>SDHC_RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t sdhc_registers_t::SDHC_RR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x10 (R/ 32) Response </p>

</div>
</div>
<a id="aa8e3ca183c6c6daf3d30a7528c419ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e3ca183c6c6daf3d30a7528c419ca8">&#9670;&nbsp;</a></span>SDHC_SISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint16_t sdhc_registers_t::SDHC_SISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xFC (R/ 16) Slot Interrupt Status </p>

</div>
</div>
<a id="a806d82d0392fc9e42f3a614d6b4840a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806d82d0392fc9e42f3a614d6b4840a5">&#9670;&nbsp;</a></span>SDHC_SRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t sdhc_registers_t::SDHC_SRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2F (R/W 8) Software Reset </p>

</div>
</div>
<a id="a87419073e66b5f42049eb95a84d00379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87419073e66b5f42049eb95a84d00379">&#9670;&nbsp;</a></span>SDHC_SSAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t sdhc_registers_t::SDHC_SSAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00 (R/W 32) SDMA System Address / Argument 2 </p>

</div>
</div>
<a id="a6c19a30eb7ba582438731becdd112b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c19a30eb7ba582438731becdd112b1a">&#9670;&nbsp;</a></span>SDHC_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t sdhc_registers_t::SDHC_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2E (R/W 8) Timeout Control </p>

</div>
</div>
<a id="a1e85e3c95b93121c580b39c498b018d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e85e3c95b93121c580b39c498b018d6">&#9670;&nbsp;</a></span>SDHC_TMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t sdhc_registers_t::SDHC_TMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C (R/W 16) Transfer Mode </p>

</div>
</div>
<a id="a6765fcda00408a0e0124538cfad47234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6765fcda00408a0e0124538cfad47234">&#9670;&nbsp;</a></span>SDHC_WCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t sdhc_registers_t::SDHC_WCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x2B (R/W 8) Wakeup Control </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>ap_scan/firmware/src/packs/ATSAME54P20A_DFP/component/sdhc.h</li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.3.1-->
<!-- start footer part -->
<hr class="footer"/><address class="footer">
  <span class="stringliteral"> © 2019 Microchip Technology Inc. </span>
</body>
</html>
