Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Dec  3 15:50:28 2019
| Host         : fitz-Computer running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -hierarchical -file ../vivado_build/reports/lowrisc_ibex_kc705.utilization.rpt
| Design       : top_fpga
| Device       : 7k325tffg900-2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                                      Instance                                      |                           Module                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top_fpga                                                                           |                                                     (top) |       4003 |       3903 |      24 |   76 | 3687 |     36 |      0 |            1 |
|   (top_fpga)                                                                       |                                                     (top) |         68 |         68 |       0 |    0 |    6 |      0 |      0 |            0 |
|   clkgen                                                                           |                                         clkgen_xil7series |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|     (clkgen)                                                                       |                                         clkgen_xil7series |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|     u_mmcm                                                                         |                                                      mmcm |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       inst                                                                         |                                          mmcmmmcm_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|   dbg_hub                                                                          |                                                dbg_hub_CV |        457 |        433 |      24 |    0 |  722 |      0 |      0 |            0 |
|     (dbg_hub)                                                                      |                                                dbg_hub_CV |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     inst                                                                           |                              dbg_hub_CVxsdbm_v3_0_0_xsdbm |        457 |        433 |      24 |    0 |  722 |      0 |      0 |            0 |
|       BSCANID.u_xsdbm_id                                                           |                           dbg_hub_CVxsdbm_v3_0_0_xsdbm_id |        457 |        433 |      24 |    0 |  722 |      0 |      0 |            0 |
|         (BSCANID.u_xsdbm_id)                                                       |                           dbg_hub_CVxsdbm_v3_0_0_xsdbm_id |         34 |         34 |       0 |    0 |   34 |      0 |      0 |            0 |
|         CORE_XSDB.UUT_MASTER                                                       |                          dbg_hub_CVxsdbm_v3_0_0_icon2xsdb |        255 |        231 |      24 |    0 |  536 |      0 |      0 |            0 |
|           U_ICON_INTERFACE                                                         |                                 dbg_hub_CVxsdbm_v3_0_0_if |        153 |        129 |      24 |    0 |  446 |      0 |      0 |            0 |
|             (U_ICON_INTERFACE)                                                     |                                 dbg_hub_CVxsdbm_v3_0_0_if |          6 |          6 |       0 |    0 |   15 |      0 |      0 |            0 |
|             U_CMD1                                                                 |                            dbg_hub_CVxsdbm_v3_0_0_ctl_reg |          2 |          2 |       0 |    0 |   10 |      0 |      0 |            0 |
|             U_CMD2                                                                 |                           dbg_hub_CVxsdbm_v3_0_0_stat_reg |          5 |          5 |       0 |    0 |   22 |      0 |      0 |            0 |
|             U_CMD3                                                                 |           dbg_hub_CVxsdbm_v3_0_0_stat_reg__parameterized0 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |            0 |
|             U_CMD4                                                                 |            dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized0 |         10 |         10 |       0 |    0 |   62 |      0 |      0 |            0 |
|             U_CMD5                                                                 |            dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized1 |          9 |          9 |       0 |    0 |   42 |      0 |      0 |            0 |
|             U_CMD6_RD                                                              |                              dbg_hub_CVxsdbm_v3_0_0_rdreg |         61 |         49 |      12 |    0 |  132 |      0 |      0 |            0 |
|               (U_CMD6_RD)                                                          |                              dbg_hub_CVxsdbm_v3_0_0_rdreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |            0 |
|               U_RD_FIFO                                                            |                             dbg_hub_CVxsdbm_v3_0_0_rdfifo |         59 |         47 |      12 |    0 |  112 |      0 |      0 |            0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |          dbg_hub_CVfifo_generator_v13_1_4__parameterized0 |         59 |         47 |      12 |    0 |  112 |      0 |      0 |            0 |
|                   inst_fifo_gen                                                    |    dbg_hub_CVfifo_generator_v13_1_4_synth__parameterized0 |         59 |         47 |      12 |    0 |  112 |      0 |      0 |            0 |
|                     gconvfifo.rf                                                   |              dbg_hub_CVfifo_generator_top__parameterized0 |         59 |         47 |      12 |    0 |  112 |      0 |      0 |            0 |
|                       grf.rf                                                       |          dbg_hub_CVfifo_generator_ramfifo__parameterized0 |         59 |         47 |      12 |    0 |  112 |      0 |      0 |            0 |
|                         (grf.rf)                                                   |          dbg_hub_CVfifo_generator_ramfifo__parameterized0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                   dbg_hub_CVclk_x_pntrs_7 |          9 |          9 |       0 |    0 |   32 |      0 |      0 |            0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                   dbg_hub_CVclk_x_pntrs_7 |          7 |          7 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |              dbg_hub_CVsynchronizer_ff__parameterized0_18 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |              dbg_hub_CVsynchronizer_ff__parameterized0_19 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |              dbg_hub_CVsynchronizer_ff__parameterized0_20 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |              dbg_hub_CVsynchronizer_ff__parameterized0_21 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                   |                        dbg_hub_CVrd_logic__parameterized0 |         15 |         15 |       0 |    0 |   18 |      0 |      0 |            0 |
|                           gr1.gr1_int.rfwft                                        |                                         dbg_hub_CVrd_fwft |          8 |          8 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           gras.rsts                                                |                           dbg_hub_CVrd_status_flags_as_16 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           rpntr                                                    |                                  dbg_hub_CVrd_bin_cntr_17 |          7 |          7 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                   |                        dbg_hub_CVwr_logic__parameterized0 |          7 |          7 |       0 |    0 |   14 |      0 |      0 |            0 |
|                           gwas.wsts                                                |                           dbg_hub_CVwr_status_flags_as_14 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           wpntr                                                    |                                  dbg_hub_CVwr_bin_cntr_15 |          6 |          6 |       0 |    0 |   12 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.mem                                      |                          dbg_hub_CVmemory__parameterized0 |         23 |         11 |      12 |    0 |   32 |      0 |      0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                  |                          dbg_hub_CVmemory__parameterized0 |         11 |         11 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           gdm.dm_gen.dm                                            |                                         dbg_hub_CVdmem_13 |         12 |          0 |      12 |    0 |   16 |      0 |      0 |            0 |
|                         rstblk                                                     |                             dbg_hub_CVreset_blk_ramfifo_8 |          4 |          4 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           (rstblk)                                                 |                             dbg_hub_CVreset_blk_ramfifo_8 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                               dbg_hub_CVsynchronizer_ff_9 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                              dbg_hub_CVsynchronizer_ff_10 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                              dbg_hub_CVsynchronizer_ff_11 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                              dbg_hub_CVsynchronizer_ff_12 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             U_CMD6_WR                                                              |                              dbg_hub_CVxsdbm_v3_0_0_wrreg |         42 |         30 |      12 |    0 |  108 |      0 |      0 |            0 |
|               (U_CMD6_WR)                                                          |                              dbg_hub_CVxsdbm_v3_0_0_wrreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |            0 |
|               U_WR_FIFO                                                            |                             dbg_hub_CVxsdbm_v3_0_0_wrfifo |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |                          dbg_hub_CVfifo_generator_v13_1_4 |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                   inst_fifo_gen                                                    |                    dbg_hub_CVfifo_generator_v13_1_4_synth |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                     gconvfifo.rf                                                   |                              dbg_hub_CVfifo_generator_top |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                       grf.rf                                                       |                          dbg_hub_CVfifo_generator_ramfifo |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                         (grf.rf)                                                   |                          dbg_hub_CVfifo_generator_ramfifo |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                     dbg_hub_CVclk_x_pntrs |         12 |         12 |       0 |    0 |   32 |      0 |      0 |            0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                     dbg_hub_CVclk_x_pntrs |         10 |         10 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |                 dbg_hub_CVsynchronizer_ff__parameterized0 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |               dbg_hub_CVsynchronizer_ff__parameterized0_4 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |               dbg_hub_CVsynchronizer_ff__parameterized0_5 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |               dbg_hub_CVsynchronizer_ff__parameterized0_6 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                        dbg_hub_CVrd_logic |          6 |          6 |       0 |    0 |   10 |      0 |      0 |            0 |
|                           gras.rsts                                                |                              dbg_hub_CVrd_status_flags_as |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           rpntr                                                    |                                     dbg_hub_CVrd_bin_cntr |          6 |          6 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                        dbg_hub_CVwr_logic |          5 |          5 |       0 |    0 |   14 |      0 |      0 |            0 |
|                           gwas.wsts                                                |                              dbg_hub_CVwr_status_flags_as |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           wpntr                                                    |                                     dbg_hub_CVwr_bin_cntr |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.mem                                      |                                          dbg_hub_CVmemory |         12 |          0 |      12 |    0 |   16 |      0 |      0 |            0 |
|                           gdm.dm_gen.dm                                            |                                            dbg_hub_CVdmem |         12 |          0 |      12 |    0 |   16 |      0 |      0 |            0 |
|                         rstblk                                                     |                               dbg_hub_CVreset_blk_ramfifo |          4 |          4 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           (rstblk)                                                 |                               dbg_hub_CVreset_blk_ramfifo |          0 |          0 |       0 |    0 |   12 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                 dbg_hub_CVsynchronizer_ff |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                               dbg_hub_CVsynchronizer_ff_1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                               dbg_hub_CVsynchronizer_ff_2 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                               dbg_hub_CVsynchronizer_ff_3 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             U_CMD7_CTL                                                             |            dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized2 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |            0 |
|             U_CMD7_STAT                                                            |         dbg_hub_CVxsdbm_v3_0_0_stat_reg__parameterized0_0 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |            0 |
|             U_STATIC_STATUS                                                        |                   dbg_hub_CVxsdbm_v3_0_0_if_static_status |          8 |          8 |       0 |    0 |    7 |      0 |      0 |            0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |                           dbg_hub_CVxsdbm_v3_0_0_addr_ctl |         17 |         17 |       0 |    0 |   19 |      0 |      0 |            0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |                    dbg_hub_CVxsdbm_v3_0_0_burst_wdlen_ctl |         22 |         22 |       0 |    0 |   20 |      0 |      0 |            0 |
|           U_XSDB_BUS_CONTROLLER                                                    |                            dbg_hub_CVxsdbm_v3_0_0_bus_ctl |         63 |         63 |       0 |    0 |   34 |      0 |      0 |            0 |
|             (U_XSDB_BUS_CONTROLLER)                                                |                            dbg_hub_CVxsdbm_v3_0_0_bus_ctl |         10 |         10 |       0 |    0 |   23 |      0 |      0 |            0 |
|             U_RD_ABORT_FLAG                                                        |        dbg_hub_CVxsdbm_v3_0_0_bus_ctl_flg__parameterized0 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             U_RD_REQ_FLAG                                                          |                        dbg_hub_CVxsdbm_v3_0_0_bus_ctl_flg |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |
|             U_TIMER                                                                |                        dbg_hub_CVxsdbm_v3_0_0_bus_ctl_cnt |         47 |         47 |       0 |    0 |    8 |      0 |      0 |            0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |                     dbg_hub_CVxsdbm_v3_0_0_bus_mstr2sl_if |          0 |          0 |       0 |    0 |   17 |      0 |      0 |            0 |
|         CORE_XSDB.U_ICON                                                           |                               dbg_hub_CVxsdbm_v3_0_0_icon |         22 |         22 |       0 |    0 |   28 |      0 |      0 |            0 |
|           (CORE_XSDB.U_ICON)                                                       |                               dbg_hub_CVxsdbm_v3_0_0_icon |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|           U_CMD                                                                    |                         dbg_hub_CVxsdbm_v3_0_0_cmd_decode |         13 |         13 |       0 |    0 |   10 |      0 |      0 |            0 |
|           U_STAT                                                                   |                               dbg_hub_CVxsdbm_v3_0_0_stat |          5 |          5 |       0 |    0 |    7 |      0 |      0 |            0 |
|           U_SYNC                                                                   |                               dbg_hub_CVxsdbm_v3_0_0_sync |          3 |          3 |       0 |    0 |    8 |      0 |      0 |            0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |                              dbg_hub_CVltlib_v1_0_0_bscan |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |                       dbg_hub_CVxsdbm_v3_0_0_bscan_switch |        146 |        146 |       0 |    0 |  124 |      0 |      0 |            0 |
|   u_core                                                                           |                                                 ibex_core |       2884 |       2884 |       0 |    0 | 1914 |      0 |      0 |            1 |
|     (u_core)                                                                       |                                                 ibex_core |          7 |          7 |       0 |    0 |    1 |      0 |      0 |            0 |
|     core_clock_gate_i                                                              |                                         prim_clock_gating |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     cs_registers_i                                                                 |                                         ibex_cs_registers |        738 |        738 |       0 |    0 |  426 |      0 |      0 |            0 |
|     ex_block_i                                                                     |                                             ibex_ex_block |        742 |        742 |       0 |    0 |  140 |      0 |      0 |            1 |
|       (ex_block_i)                                                                 |                                             ibex_ex_block |         32 |         32 |       0 |    0 |    0 |      0 |      0 |            0 |
|       alu_i                                                                        |                                                  ibex_alu |        268 |        268 |       0 |    0 |    0 |      0 |      0 |            0 |
|       gen_multdiv_fast.multdiv_i                                                   |                                         ibex_multdiv_fast |        442 |        442 |       0 |    0 |  140 |      0 |      0 |            1 |
|     id_stage_i                                                                     |                                             ibex_id_stage |        926 |        926 |       0 |    0 | 1002 |      0 |      0 |            0 |
|       (id_stage_i)                                                                 |                                             ibex_id_stage |        126 |        126 |       0 |    0 |    3 |      0 |      0 |            0 |
|       controller_i                                                                 |                                           ibex_controller |         97 |         97 |       0 |    0 |    7 |      0 |      0 |            0 |
|       decoder_i                                                                    |                                              ibex_decoder |         96 |         96 |       0 |    0 |    0 |      0 |      0 |            0 |
|       registers_i                                                                  |                                        ibex_register_file |        607 |        607 |       0 |    0 |  992 |      0 |      0 |            0 |
|     if_stage_i                                                                     |                                             ibex_if_stage |        344 |        344 |       0 |    0 |  279 |      0 |      0 |            0 |
|       (if_stage_i)                                                                 |                                             ibex_if_stage |         52 |         52 |       0 |    0 |   83 |      0 |      0 |            0 |
|       compressed_decoder_i                                                         |                                   ibex_compressed_decoder |        111 |        111 |       0 |    0 |    0 |      0 |      0 |            0 |
|       prefetch_buffer_i                                                            |                                      ibex_prefetch_buffer |        181 |        181 |       0 |    0 |  196 |      0 |      0 |            0 |
|         (prefetch_buffer_i)                                                        |                                      ibex_prefetch_buffer |         73 |         73 |       0 |    0 |   66 |      0 |      0 |            0 |
|         fifo_i                                                                     |                                           ibex_fetch_fifo |        108 |        108 |       0 |    0 |  130 |      0 |      0 |            0 |
|     load_store_unit_i                                                              |                                      ibex_load_store_unit |        127 |        127 |       0 |    0 |   66 |      0 |      0 |            0 |
|   u_ila_0                                                                          |                                                u_ila_0_CV |        592 |        516 |       0 |   76 | 1044 |     20 |      0 |            0 |
|     (u_ila_0)                                                                      |                                                u_ila_0_CV |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     inst                                                                           |                                  u_ila_0_CVila_v6_2_5_ila |        592 |        516 |       0 |   76 | 1044 |     20 |      0 |            0 |
|       (inst)                                                                       |                                  u_ila_0_CVila_v6_2_5_ila |          1 |          1 |       0 |    0 |    6 |      0 |      0 |            0 |
|       ila_core_inst                                                                |                             u_ila_0_CVila_v6_2_5_ila_core |        591 |        515 |       0 |   76 | 1038 |     20 |      0 |            0 |
|         (ila_core_inst)                                                            |                             u_ila_0_CVila_v6_2_5_ila_core |          8 |          4 |       0 |    4 |   23 |      0 |      0 |            0 |
|         ila_trace_memory_inst                                                      |                     u_ila_0_CVila_v6_2_5_ila_trace_memory |          5 |          5 |       0 |    0 |    2 |     20 |      0 |            0 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |                              u_ila_0_CVblk_mem_gen_v8_3_6 |          5 |          5 |       0 |    0 |    2 |     20 |      0 |            0 |
|             inst_blk_mem_gen                                                       |                        u_ila_0_CVblk_mem_gen_v8_3_6_synth |          5 |          5 |       0 |    0 |    2 |     20 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |                                 u_ila_0_CVblk_mem_gen_top |          5 |          5 |       0 |    0 |    2 |     20 |      0 |            0 |
|                 valid.cstr                                                         |                        u_ila_0_CVblk_mem_gen_generic_cstr |          5 |          5 |       0 |    0 |    2 |     20 |      0 |            0 |
|                   (valid.cstr)                                                     |                        u_ila_0_CVblk_mem_gen_generic_cstr |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|                   has_mux_b.B                                                      |                 u_ila_0_CVblk_mem_gen_mux__parameterized0 |          3 |          3 |       0 |    0 |    2 |      0 |      0 |            0 |
|                   ramloop[0].ram.r                                                 |                          u_ila_0_CVblk_mem_gen_prim_width |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |                        u_ila_0_CVblk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                   ramloop[1].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                   ramloop[2].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                   ramloop[3].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                   ramloop[4].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                   ramloop[5].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                   ramloop[6].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                   ramloop[7].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                   ramloop[8].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                   ramloop[9].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized8 |          0 |          0 |       0 |    0 |    0 |      2 |      0 |            0 |
|         u_ila_cap_ctrl                                                             |                  u_ila_0_CVila_v6_2_5_ila_cap_ctrl_legacy |         88 |         29 |       0 |   59 |  184 |      0 |      0 |            0 |
|           (u_ila_cap_ctrl)                                                         |                  u_ila_0_CVila_v6_2_5_ila_cap_ctrl_legacy |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|           U_CDONE                                                                  |            u_ila_0_CVltlib_v1_0_0_cfglut6__parameterized0 |          4 |          2 |       0 |    2 |    1 |      0 |      0 |            0 |
|           U_NS0                                                                    |                            u_ila_0_CVltlib_v1_0_0_cfglut7 |          5 |          1 |       0 |    4 |    1 |      0 |      0 |            0 |
|           U_NS1                                                                    |                         u_ila_0_CVltlib_v1_0_0_cfglut7_24 |          5 |          1 |       0 |    4 |    1 |      0 |      0 |            0 |
|           u_cap_addrgen                                                            |                      u_ila_0_CVila_v6_2_5_ila_cap_addrgen |         73 |         24 |       0 |   49 |  178 |      0 |      0 |            0 |
|             (u_cap_addrgen)                                                        |                      u_ila_0_CVila_v6_2_5_ila_cap_addrgen |         18 |         17 |       0 |    1 |  107 |      0 |      0 |            0 |
|             U_CMPRESET                                                             |                            u_ila_0_CVltlib_v1_0_0_cfglut6 |          3 |          1 |       0 |    2 |    0 |      0 |      0 |            0 |
|             u_cap_sample_counter                                                   |               u_ila_0_CVila_v6_2_5_ila_cap_sample_counter |         22 |          5 |       0 |   17 |   35 |      0 |      0 |            0 |
|               (u_cap_sample_counter)                                               |               u_ila_0_CVila_v6_2_5_ila_cap_sample_counter |          1 |          1 |       0 |    0 |   18 |      0 |      0 |            0 |
|               U_SCE                                                                |                         u_ila_0_CVltlib_v1_0_0_cfglut4_33 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               U_SCMPCE                                                             |                         u_ila_0_CVltlib_v1_0_0_cfglut5_34 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               U_SCRST                                                              |                         u_ila_0_CVltlib_v1_0_0_cfglut6_35 |          5 |          3 |       0 |    2 |    0 |      0 |      0 |            0 |
|               u_scnt_cmp                                                           |                   u_ila_0_CVltlib_v1_0_0_match_nodelay_36 |         14 |          1 |       0 |   13 |   17 |      0 |      0 |            0 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |              u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay_37 |         14 |          1 |       0 |   13 |   17 |      0 |      0 |            0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)        |              u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay_37 |          0 |          0 |       0 |    0 |   17 |      0 |      0 |            0 |
|                   DUT                                                              |       u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_38 |         14 |          1 |       0 |   13 |    0 |      0 |      0 |            0 |
|                     (DUT)                                                          |       u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_38 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0_39 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0_40 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized1_41 |          5 |          1 |       0 |    4 |    0 |      0 |      0 |            0 |
|             u_cap_window_counter                                                   |               u_ila_0_CVila_v6_2_5_ila_cap_window_counter |         30 |          1 |       0 |   29 |   36 |      0 |      0 |            0 |
|               (u_cap_window_counter)                                               |               u_ila_0_CVila_v6_2_5_ila_cap_window_counter |          1 |          1 |       0 |    0 |   19 |      0 |      0 |            0 |
|               U_WCE                                                                |                            u_ila_0_CVltlib_v1_0_0_cfglut4 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               U_WHCMPCE                                                            |                            u_ila_0_CVltlib_v1_0_0_cfglut5 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               U_WLCMPCE                                                            |                         u_ila_0_CVltlib_v1_0_0_cfglut5_25 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               u_wcnt_hcmp                                                          |                      u_ila_0_CVltlib_v1_0_0_match_nodelay |         13 |          0 |       0 |   13 |    0 |      0 |      0 |            0 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |              u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay_28 |         13 |          0 |       0 |   13 |    0 |      0 |      0 |            0 |
|                   DUT                                                              |       u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_29 |         13 |          0 |       0 |   13 |    0 |      0 |      0 |            0 |
|                     (DUT)                                                          |       u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_29 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0_30 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0_31 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized1_32 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|               u_wcnt_lcmp                                                          |                   u_ila_0_CVltlib_v1_0_0_match_nodelay_26 |         13 |          0 |       0 |   13 |   17 |      0 |      0 |            0 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |                 u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay |         13 |          0 |       0 |   13 |   17 |      0 |      0 |            0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)        |                 u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay |          0 |          0 |       0 |    0 |   17 |      0 |      0 |            0 |
|                   DUT                                                              |          u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0 |         13 |          0 |       0 |   13 |    0 |      0 |      0 |            0 |
|                     (DUT)                                                          |          u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0_27 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized1 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|         u_ila_regs                                                                 |                         u_ila_0_CVila_v6_2_5_ila_register |        440 |        439 |       0 |    1 |  750 |      0 |      0 |            0 |
|           (u_ila_regs)                                                             |                         u_ila_0_CVila_v6_2_5_ila_register |         93 |         92 |       0 |    1 |  139 |      0 |      0 |            0 |
|           MU_SRL[0].mu_srl_reg                                                     |                            u_ila_0_CVxsdbs_v1_0_2_reg_p2s |         30 |         30 |       0 |    0 |   43 |      0 |      0 |            0 |
|           TC_SRL[0].tc_srl_reg                                                     |            u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized0 |         29 |         29 |       0 |    0 |   43 |      0 |      0 |            0 |
|           U_XSDB_SLAVE                                                             |                              u_ila_0_CVxsdbs_v1_0_2_xsdbs |         76 |         76 |       0 |    0 |  213 |      0 |      0 |            0 |
|           reg_15                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized26 |         18 |         18 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_22 |         18 |         18 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_16                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized27 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_21 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_17                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized28 |          4 |          4 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_20 |          4 |          4 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_18                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized29 |         17 |         17 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_19 |         17 |         17 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_19                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized30 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_18 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_1a                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized31 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |         u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized1_17 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_6                                                                    |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized11 |          4 |          4 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_16 |          4 |          4 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_7                                                                    |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized12 |         18 |         18 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |            u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized0 |         18 |         18 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_8                                                                    |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized13 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                        u_ila_0_CVxsdbs_v1_0_2_reg_stat_15 |          4 |          4 |       0 |    0 |    4 |      0 |      0 |            0 |
|           reg_80                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized32 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |         u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized1_14 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_81                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized33 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_13 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_82                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized34 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |            u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized1 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_83                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized35 |         19 |         19 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_12 |         19 |         19 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_84                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized36 |         48 |         48 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_11 |         48 |         48 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_85                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized37 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_10 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_887                                                                  |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized39 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                         u_ila_0_CVxsdbs_v1_0_2_reg_stat_9 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_88d                                                                  |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized41 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                         u_ila_0_CVxsdbs_v1_0_2_reg_stat_8 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |            0 |
|           reg_890                                                                  |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized44 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|             (reg_890)                                                              |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized44 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                        u_ila_0_CVxsdbs_v1_0_2_reg_stat_23 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|           reg_9                                                                    |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized14 |         12 |         12 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                         u_ila_0_CVxsdbs_v1_0_2_reg_stat_7 |         12 |         12 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_a                                                                    |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized15 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                         u_ila_0_CVxsdbs_v1_0_2_reg_stat_6 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_srl_fff                                                              |            u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized1 |         38 |         38 |       0 |    0 |   43 |      0 |      0 |            0 |
|           reg_stream_ffd                                                           |                         u_ila_0_CVxsdbs_v1_0_2_reg_stream |         18 |         18 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                            u_ila_0_CVxsdbs_v1_0_2_reg_ctl |         18 |         18 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_stream_ffe                                                           |         u_ila_0_CVxsdbs_v1_0_2_reg_stream__parameterized0 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                           u_ila_0_CVxsdbs_v1_0_2_reg_stat |          0 |          0 |       0 |    0 |    5 |      0 |      0 |            0 |
|         u_ila_reset_ctrl                                                           |                       u_ila_0_CVila_v6_2_5_ila_reset_ctrl |         12 |         12 |       0 |    0 |   34 |      0 |      0 |            0 |
|           (u_ila_reset_ctrl)                                                       |                       u_ila_0_CVila_v6_2_5_ila_reset_ctrl |          1 |          1 |       0 |    0 |    8 |      0 |      0 |            0 |
|           arm_detection_inst                                                       |              u_ila_0_CVltlib_v1_0_0_rising_edge_detection |          2 |          2 |       0 |    0 |    3 |      0 |      0 |            0 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |                    u_ila_0_CVltlib_v1_0_0_async_edge_xfer |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |                  u_ila_0_CVltlib_v1_0_0_async_edge_xfer_2 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |            0 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |                  u_ila_0_CVltlib_v1_0_0_async_edge_xfer_3 |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |                  u_ila_0_CVltlib_v1_0_0_async_edge_xfer_4 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |            0 |
|           halt_detection_inst                                                      |            u_ila_0_CVltlib_v1_0_0_rising_edge_detection_5 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |            0 |
|         u_trig                                                                     |                          u_ila_0_CVila_v6_2_5_ila_trigger |         11 |          1 |       0 |   10 |   14 |      0 |      0 |            0 |
|           (u_trig)                                                                 |                          u_ila_0_CVila_v6_2_5_ila_trigger |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |                              u_ila_0_CVltlib_v1_0_0_match |          6 |          1 |       0 |    5 |    3 |      0 |      0 |            0 |
|             (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                       |                              u_ila_0_CVltlib_v1_0_0_match |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |                         u_ila_0_CVltlib_v1_0_0_allx_typeA |          5 |          0 |       0 |    5 |    2 |      0 |      0 |            0 |
|               (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)            |                         u_ila_0_CVltlib_v1_0_0_allx_typeA |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               DUT                                                                  |                        u_ila_0_CVltlib_v1_0_0_all_typeA_0 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |            0 |
|                 (DUT)                                                              |                        u_ila_0_CVltlib_v1_0_0_all_typeA_0 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                  u_ila_0_CVltlib_v1_0_0_all_typeA_slice_1 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |            0 |
|           U_TM                                                                     |                       u_ila_0_CVila_v6_2_5_ila_trig_match |          5 |          0 |       0 |    5 |   10 |      0 |      0 |            0 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |              u_ila_0_CVltlib_v1_0_0_match__parameterized0 |          5 |          0 |       0 |    5 |   10 |      0 |      0 |            0 |
|               (N_DDR_MODE.G_NMU[0].U_M)                                            |              u_ila_0_CVltlib_v1_0_0_match__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |         u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized0 |          5 |          0 |       0 |    5 |    9 |      0 |      0 |            0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)          |         u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized0 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|                 DUT                                                                |                          u_ila_0_CVltlib_v1_0_0_all_typeA |          5 |          0 |       0 |    5 |    1 |      0 |      0 |            0 |
|                   (DUT)                                                            |                          u_ila_0_CVltlib_v1_0_0_all_typeA |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |                    u_ila_0_CVltlib_v1_0_0_all_typeA_slice |          4 |          0 |       0 |    4 |    1 |      0 |      0 |            0 |
|         xsdb_memory_read_inst                                                      |                      u_ila_0_CVltlib_v1_0_0_generic_memrd |         27 |         25 |       0 |    2 |   31 |      0 |      0 |            0 |
|   u_ram                                                                            |                                                    ram_1p |          1 |          1 |       0 |    0 |    1 |     16 |      0 |            0 |
+------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


