\hypertarget{struct_a_d_c___common___type_def}{}\doxysection{ADC\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___common___type_def}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___common___type_def_acba4bbe6492af6df7ce51940580d59fd}{CDR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00291}{291}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

ADC common control register, Address offset\+: ADC1/3 base address + 0x308 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00295}{295}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}\label{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CDR@{CDR}}
\index{CDR@{CDR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CDR}{CDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CDR}

ADC common regular data register for dual Address offset\+: ADC1/3 base address + 0x30C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00296}{296}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_acba4bbe6492af6df7ce51940580d59fd}\label{struct_a_d_c___common___type_def_acba4bbe6492af6df7ce51940580d59fd}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CDR2@{CDR2}}
\index{CDR2@{CDR2}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CDR2}{CDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CDR2}

ADC common regular data register for 32-\/bit dual mode Address offset\+: ADC1/3 base address + 0x310 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00297}{297}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

ADC Common status register, Address offset\+: ADC1/3 base address + 0x300 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00293}{293}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_a0e5030971ec1bfd3101f83f546493c83}\label{struct_a_d_c___common___type_def_a0e5030971ec1bfd3101f83f546493c83}} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED}

Reserved, ADC1/3 base address + 0x304 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00294}{294}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
