--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (0.573 - 0.706)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y0.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X85Y0.G4       net (fanout=1)        0.557   ftop/clkN210/locked_d
    SLICE_X85Y0.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (1.197ns logic, 0.557ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y0.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X85Y0.BX       net (fanout=2)        0.519   ftop/clkN210/unlock2
    SLICE_X85Y0.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.695ns logic, 0.519ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y0.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X85Y0.BX       net (fanout=2)        0.415   ftop/clkN210/unlock2
    SLICE_X85Y0.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.481ns logic, 0.415ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.151ns (0.716 - 0.565)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y0.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X85Y0.G4       net (fanout=1)        0.446   ftop/clkN210/locked_d
    SLICE_X85Y0.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (0.883ns logic, 0.446ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X86Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X86Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X86Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X88Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X88Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X88Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X85Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X85Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X85Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X85Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X85Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X85Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 262695 paths analyzed, 4967 endpoints analyzed, 1512 failing endpoints
 1512 timing errors detected. (1502 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  14.763ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.571ns (Levels of Logic = 18)
  Clock Path Skew:      -0.192ns (0.753 - 0.945)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y126.G3    net (fanout=3)        1.062   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y98.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y98.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X104Y94.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpReqF/N12
    SLICE_X104Y94.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     14.571ns (6.970ns logic, 7.601ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.580ns (Levels of Logic = 18)
  Clock Path Skew:      -0.159ns (0.786 - 0.945)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y126.G3    net (fanout=3)        1.062   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y99.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y99.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N76
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<60>_SW0
    SLICE_X104Y98.SR     net (fanout=1)        0.971   ftop/gbe0/dcp_dcp_dcpReqF/N44
    SLICE_X104Y98.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    -------------------------------------------------  ---------------------------
    Total                                     14.580ns (6.970ns logic, 7.610ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.558ns (Levels of Logic = 18)
  Clock Path Skew:      -0.169ns (0.776 - 0.945)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y126.G3    net (fanout=3)        1.062   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X107Y104.F1    net (fanout=69)       1.527   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X107Y104.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N136
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<10>_SW0
    SLICE_X106Y97.SR     net (fanout=1)        0.954   ftop/gbe0/dcp_dcp_dcpReqF/N136
    SLICE_X106Y97.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     14.558ns (6.971ns logic, 7.587ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.543ns (Levels of Logic = 18)
  Clock Path Skew:      -0.152ns (0.625 - 0.777)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y126.G3    net (fanout=3)        1.062   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X107Y100.G1    net (fanout=69)       1.525   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X107Y100.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N130
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X104Y111.SR    net (fanout=1)        0.942   ftop/gbe0/dcp_dcp_dcpReqF/N32
    SLICE_X104Y111.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     14.543ns (6.970ns logic, 7.573ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.461ns (Levels of Logic = 18)
  Clock Path Skew:      -0.192ns (0.753 - 0.945)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X103Y126.G2    net (fanout=3)        1.027   ftop/gbe0/rxHdr_sV<67>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y98.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y98.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X104Y94.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpReqF/N12
    SLICE_X104Y94.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     14.461ns (6.895ns logic, 7.566ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.470ns (Levels of Logic = 18)
  Clock Path Skew:      -0.159ns (0.786 - 0.945)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X103Y126.G2    net (fanout=3)        1.027   ftop/gbe0/rxHdr_sV<67>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y99.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y99.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N76
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<60>_SW0
    SLICE_X104Y98.SR     net (fanout=1)        0.971   ftop/gbe0/dcp_dcp_dcpReqF/N44
    SLICE_X104Y98.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    -------------------------------------------------  ---------------------------
    Total                                     14.470ns (6.895ns logic, 7.575ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.448ns (Levels of Logic = 18)
  Clock Path Skew:      -0.169ns (0.776 - 0.945)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X103Y126.G2    net (fanout=3)        1.027   ftop/gbe0/rxHdr_sV<67>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X107Y104.F1    net (fanout=69)       1.527   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X107Y104.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N136
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<10>_SW0
    SLICE_X106Y97.SR     net (fanout=1)        0.954   ftop/gbe0/dcp_dcp_dcpReqF/N136
    SLICE_X106Y97.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     14.448ns (6.896ns logic, 7.552ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.433ns (Levels of Logic = 18)
  Clock Path Skew:      -0.152ns (0.625 - 0.777)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X103Y126.G2    net (fanout=3)        1.027   ftop/gbe0/rxHdr_sV<67>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X107Y100.G1    net (fanout=69)       1.525   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X107Y100.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N130
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<66>_SW0
    SLICE_X104Y111.SR    net (fanout=1)        0.942   ftop/gbe0/dcp_dcp_dcpReqF/N32
    SLICE_X104Y111.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    -------------------------------------------------  ---------------------------
    Total                                     14.433ns (6.895ns logic, 7.538ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_62 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.368ns (Levels of Logic = 18)
  Clock Path Skew:      -0.169ns (0.776 - 0.945)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y126.G3    net (fanout=3)        1.062   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X111Y99.G3     net (fanout=69)       1.144   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X111Y99.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N56
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<62>_SW0
    SLICE_X107Y97.SR     net (fanout=1)        1.148   ftop/gbe0/dcp_dcp_dcpReqF/N40
    SLICE_X107Y97.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<62>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_62
    -------------------------------------------------  ---------------------------
    Total                                     14.368ns (6.970ns logic, 7.398ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.457ns (Levels of Logic = 18)
  Clock Path Skew:      -0.047ns (0.753 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y132.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X103Y126.F1    net (fanout=3)        0.931   ftop/gbe0/rxHdr_sV<64>
    SLICE_X103Y126.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y98.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y98.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X104Y94.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpReqF/N12
    SLICE_X104Y94.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     14.457ns (6.987ns logic, 7.470ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.358ns (Levels of Logic = 17)
  Clock Path Skew:      -0.142ns (0.753 - 0.895)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_7 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y126.XQ    Tcko                  0.521   ftop/gbe0/macAddress<7>
                                                       ftop/gbe0/macAddress_7
    SLICE_X103Y127.G3    net (fanout=3)        1.054   ftop/gbe0/macAddress<7>
    SLICE_X103Y127.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y98.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y98.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X104Y94.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpReqF/N12
    SLICE_X104Y94.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     14.358ns (6.765ns logic, 7.593ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.352ns (Levels of Logic = 18)
  Clock Path Skew:      -0.136ns (0.809 - 0.945)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y136.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X103Y126.G3    net (fanout=3)        1.062   ftop/gbe0/rxHdr_sV<66>
    SLICE_X103Y126.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X107Y104.G1    net (fanout=69)       1.531   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X107Y104.Y     Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N136
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<73>_SW0
    SLICE_X106Y103.SR    net (fanout=1)        0.745   ftop/gbe0/dcp_dcp_dcpReqF/N16
    SLICE_X106Y103.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<73>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_73
    -------------------------------------------------  ---------------------------
    Total                                     14.352ns (6.970ns logic, 7.382ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.466ns (Levels of Logic = 18)
  Clock Path Skew:      -0.014ns (0.786 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y132.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X103Y126.F1    net (fanout=3)        0.931   ftop/gbe0/rxHdr_sV<64>
    SLICE_X103Y126.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y99.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y99.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N76
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<60>_SW0
    SLICE_X104Y98.SR     net (fanout=1)        0.971   ftop/gbe0/dcp_dcp_dcpReqF/N44
    SLICE_X104Y98.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    -------------------------------------------------  ---------------------------
    Total                                     14.466ns (6.987ns logic, 7.479ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.367ns (Levels of Logic = 17)
  Clock Path Skew:      -0.109ns (0.786 - 0.895)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_7 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y126.XQ    Tcko                  0.521   ftop/gbe0/macAddress<7>
                                                       ftop/gbe0/macAddress_7
    SLICE_X103Y127.G3    net (fanout=3)        1.054   ftop/gbe0/macAddress<7>
    SLICE_X103Y127.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y99.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y99.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N76
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<60>_SW0
    SLICE_X104Y98.SR     net (fanout=1)        0.971   ftop/gbe0/dcp_dcp_dcpReqF/N44
    SLICE_X104Y98.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    -------------------------------------------------  ---------------------------
    Total                                     14.367ns (6.765ns logic, 7.602ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_72 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.253ns (Levels of Logic = 16)
  Clock Path Skew:      -0.215ns (0.753 - 0.968)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_72 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y136.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_72
    SLICE_X103Y128.F3    net (fanout=3)        0.987   ftop/gbe0/rxHdr_sV<72>
    SLICE_X103Y128.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y98.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y98.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X104Y94.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpReqF/N12
    SLICE_X104Y94.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     14.253ns (6.727ns logic, 7.526ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.444ns (Levels of Logic = 18)
  Clock Path Skew:      -0.024ns (0.776 - 0.800)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y132.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X103Y126.F1    net (fanout=3)        0.931   ftop/gbe0/rxHdr_sV<64>
    SLICE_X103Y126.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X103Y127.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X107Y104.F1    net (fanout=69)       1.527   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X107Y104.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N136
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<10>_SW0
    SLICE_X106Y97.SR     net (fanout=1)        0.954   ftop/gbe0/dcp_dcp_dcpReqF/N136
    SLICE_X106Y97.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     14.444ns (6.988ns logic, 7.456ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_80 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.249ns (Levels of Logic = 14)
  Clock Path Skew:      -0.218ns (0.753 - 0.971)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_80 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y134.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<81>
                                                       ftop/gbe0/rxHdr_sV_80
    SLICE_X103Y130.F1    net (fanout=3)        1.315   ftop/gbe0/rxHdr_sV<80>
    SLICE_X103Y130.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y98.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y98.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N120
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<75>_SW0
    SLICE_X104Y94.SR     net (fanout=1)        0.962   ftop/gbe0/dcp_dcp_dcpReqF/N12
    SLICE_X104Y94.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<75>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_75
    -------------------------------------------------  ---------------------------
    Total                                     14.249ns (6.395ns logic, 7.854ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.345ns (Levels of Logic = 17)
  Clock Path Skew:      -0.119ns (0.776 - 0.895)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_7 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y126.XQ    Tcko                  0.521   ftop/gbe0/macAddress<7>
                                                       ftop/gbe0/macAddress_7
    SLICE_X103Y127.G3    net (fanout=3)        1.054   ftop/gbe0/macAddress<7>
    SLICE_X103Y127.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X103Y128.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X107Y104.F1    net (fanout=69)       1.527   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X107Y104.X     Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF/N136
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<10>_SW0
    SLICE_X106Y97.SR     net (fanout=1)        0.954   ftop/gbe0/dcp_dcp_dcpReqF/N136
    SLICE_X106Y97.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<10>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     14.345ns (6.766ns logic, 7.579ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_72 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.262ns (Levels of Logic = 16)
  Clock Path Skew:      -0.182ns (0.786 - 0.968)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_72 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y136.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_72
    SLICE_X103Y128.F3    net (fanout=3)        0.987   ftop/gbe0/rxHdr_sV<72>
    SLICE_X103Y128.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X103Y129.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X103Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y99.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y99.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N76
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<60>_SW0
    SLICE_X104Y98.SR     net (fanout=1)        0.971   ftop/gbe0/dcp_dcp_dcpReqF/N44
    SLICE_X104Y98.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    -------------------------------------------------  ---------------------------
    Total                                     14.262ns (6.727ns logic, 7.535ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_80 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      14.258ns (Levels of Logic = 14)
  Clock Path Skew:      -0.185ns (0.786 - 0.971)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_80 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y134.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<81>
                                                       ftop/gbe0/rxHdr_sV_80
    SLICE_X103Y130.F1    net (fanout=3)        1.315   ftop/gbe0/rxHdr_sV<80>
    SLICE_X103Y130.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X103Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X103Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X103Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X103Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X103Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X103Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X103Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.G2    net (fanout=3)        0.912   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X107Y136.Y     Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X107Y136.F3    net (fanout=2)        0.041   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X107Y136.X     Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X106Y128.F3    net (fanout=9)        0.581   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X106Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X100Y103.G1    net (fanout=2)        2.437   ftop/gbe0/N72
    SLICE_X100Y103.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X100Y103.F3    net (fanout=7)        0.073   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X100Y103.X     Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/d0h
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X105Y99.G4     net (fanout=69)       1.533   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X105Y99.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N76
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<60>_SW0
    SLICE_X104Y98.SR     net (fanout=1)        0.971   ftop/gbe0/dcp_dcp_dcpReqF/N44
    SLICE_X104Y98.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_60
    -------------------------------------------------  ---------------------------
    Total                                     14.258ns (6.395ns logic, 7.863ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 0)
  Clock Path Skew:      6.215ns (6.923 - 0.708)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y188.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y191.BY     net (fanout=1)        0.292   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y191.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (1.287ns logic, 0.292ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 0)
  Clock Path Skew:      6.214ns (6.951 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y190.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X100Y192.BY    net (fanout=1)        0.292   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X100Y192.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (1.287ns logic, 0.292ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.639ns (Levels of Logic = 0)
  Clock Path Skew:      6.220ns (6.961 - 0.741)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y188.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X103Y196.BX    net (fanout=1)        0.427   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X103Y196.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (1.212ns logic, 0.427ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 0)
  Clock Path Skew:      6.215ns (6.949 - 0.734)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y188.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X101Y194.BX    net (fanout=1)        0.438   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X101Y194.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (1.212ns logic, 0.438ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.847ns (Levels of Logic = 0)
  Clock Path Skew:      6.216ns (6.923 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y186.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y191.BX     net (fanout=1)        0.595   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y191.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.847ns (1.252ns logic, 0.595ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.970ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 0)
  Clock Path Skew:      6.215ns (6.949 - 0.734)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y189.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X101Y194.BY    net (fanout=1)        3.973   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X101Y194.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (1.272ns logic, 3.973ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 0)
  Clock Path Skew:      6.221ns (6.949 - 0.728)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y186.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X100Y195.BX    net (fanout=1)        4.109   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X100Y195.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (1.252ns logic, 4.109ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.356ns (Levels of Logic = 0)
  Clock Path Skew:      6.211ns (6.949 - 0.738)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y186.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X100Y195.BY    net (fanout=1)        4.069   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X100Y195.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (1.287ns logic, 4.069ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 0)
  Clock Path Skew:      6.218ns (6.961 - 0.743)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y191.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X103Y196.BY    net (fanout=1)        4.115   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X103Y196.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (1.272ns logic, 4.115ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.415ns (Levels of Logic = 0)
  Clock Path Skew:      6.214ns (6.951 - 0.737)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y191.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X100Y192.BX    net (fanout=1)        4.163   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X100Y192.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (1.252ns logic, 4.163ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.374 - 0.302)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y89.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X100Y91.BY     net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X100Y91.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.374 - 0.302)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y89.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X100Y91.BY     net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X100Y91.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.387 - 0.313)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y93.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19
    SLICE_X92Y94.BY      net (fanout=2)        0.315   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<19>
    SLICE_X92Y94.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<19>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.347ns logic, 0.315ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.067 - 0.031)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y90.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17
    SLICE_X96Y93.BY      net (fanout=2)        0.336   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
    SLICE_X96Y93.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<17>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.289ns logic, 0.336ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.387 - 0.313)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y93.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_19
    SLICE_X92Y94.BY      net (fanout=2)        0.315   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<19>
    SLICE_X92Y94.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<19>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.348ns logic, 0.315ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.067 - 0.031)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y90.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_17
    SLICE_X96Y93.BY      net (fanout=2)        0.336   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<17>
    SLICE_X96Y93.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<17>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (0.290ns logic, 0.336ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem37.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.138 - 0.118)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_36 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem37.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y103.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_36
    SLICE_X92Y103.BY     net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<36>
    SLICE_X92Y103.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<36>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem37.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem37.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.138 - 0.118)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_36 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem37.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y103.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_36
    SLICE_X92Y103.BY     net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<36>
    SLICE_X92Y103.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<36>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem37.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.290ns logic, 0.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y89.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    SLICE_X96Y89.BY      net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
    SLICE_X96Y89.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<22>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.013 - 0.011)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y89.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_22
    SLICE_X96Y89.BY      net (fanout=2)        0.345   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<22>
    SLICE_X96Y89.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<22>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.290ns logic, 0.345ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X90Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X90Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X90Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X90Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X110Y162.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X110Y162.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X92Y156.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X92Y156.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X88Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X88Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X88Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X88Y193.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X106Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X106Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_11/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_11/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_10/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_10/SR
  Location pin: SLICE_X112Y68.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 33 failing endpoints
 33 timing errors detected. (33 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.795ns.
--------------------------------------------------------------------------------
Slack (setup path):     -1.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.652ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (0.595 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y153.CE    net (fanout=18)       1.854   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y153.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      9.652ns (3.110ns logic, 6.542ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.151ns (0.595 - 0.746)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y184.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y176.G3    net (fanout=20)       1.054   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y153.CE    net (fanout=18)       1.854   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y153.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      9.444ns (3.113ns logic, 6.331ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.424ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (0.595 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y176.G4    net (fanout=3)        0.962   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y153.CE    net (fanout=18)       1.854   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y153.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      9.424ns (3.185ns logic, 6.239ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.391ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.594 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y149.CE    net (fanout=18)       1.593   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y149.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      9.391ns (3.110ns logic, 6.281ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.391ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.594 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y149.CE    net (fanout=18)       1.593   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y149.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      9.391ns (3.110ns logic, 6.281ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.366ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.607 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y151.CE    net (fanout=18)       1.568   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y151.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      9.366ns (3.110ns logic, 6.256ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.366ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.607 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y151.CE    net (fanout=18)       1.568   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y151.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      9.366ns (3.110ns logic, 6.256ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.318ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.607 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y150.CE    net (fanout=18)       1.520   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y150.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      9.318ns (3.110ns logic, 6.208ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.318ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.607 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y150.CE    net (fanout=18)       1.520   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y150.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      9.318ns (3.110ns logic, 6.208ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.252ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (0.595 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y153.CE    net (fanout=18)       1.454   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y153.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      9.252ns (3.110ns logic, 6.142ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.252ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (0.595 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y153.CE    net (fanout=18)       1.454   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y153.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      9.252ns (3.110ns logic, 6.142ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 4)
  Clock Path Skew:      -0.128ns (0.610 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y153.CE    net (fanout=18)       1.427   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y153.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (3.110ns logic, 6.115ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 4)
  Clock Path Skew:      -0.128ns (0.610 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y153.CE    net (fanout=18)       1.427   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y153.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (3.110ns logic, 6.115ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.183ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (0.594 - 0.746)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y184.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y176.G3    net (fanout=20)       1.054   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y149.CE    net (fanout=18)       1.593   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y149.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      9.183ns (3.113ns logic, 6.070ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.183ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (0.594 - 0.746)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y184.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y176.G3    net (fanout=20)       1.054   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y149.CE    net (fanout=18)       1.593   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y149.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      9.183ns (3.113ns logic, 6.070ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.163ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.594 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y176.G4    net (fanout=3)        0.962   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y149.CE    net (fanout=18)       1.593   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y149.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      9.163ns (3.185ns logic, 5.978ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.163ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.594 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y176.G4    net (fanout=3)        0.962   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y149.CE    net (fanout=18)       1.593   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y149.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      9.163ns (3.185ns logic, 5.978ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.615 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y148.CE    net (fanout=18)       1.378   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y148.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      9.176ns (3.110ns logic, 6.066ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.615 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y149.CE    net (fanout=18)       1.378   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y149.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      9.176ns (3.110ns logic, 6.066ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.615 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y176.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y176.G1    net (fanout=4)        1.265   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y176.F1    net (fanout=1)        0.373   ftop/gbe0/gmac/N161
    SLICE_X112Y176.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X110Y152.G4    net (fanout=4)        1.478   ftop/gbe0/gmac/N31
    SLICE_X110Y152.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X112Y175.F4    net (fanout=34)       1.572   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y149.CE    net (fanout=18)       1.378   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y149.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      9.176ns (3.110ns logic, 6.066ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.452 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y155.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X110Y155.BX    net (fanout=2)        0.302   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X110Y155.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.020 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y161.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X115Y160.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X115Y160.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y157.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X111Y156.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X111Y156.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.042 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_3 to ftop/gbe0/gmac/rxRS_rxPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y159.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    SLICE_X109Y158.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxData<3>
    SLICE_X109Y158.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.049 - 0.042)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y138.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X113Y139.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X113Y139.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.479ns logic, 0.319ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.008 - 0.006)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y152.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X113Y152.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X113Y152.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.055 - 0.047)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y164.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X110Y165.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X110Y165.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.045 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y143.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X112Y140.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X112Y140.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.004 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y154.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X107Y152.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X107Y152.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.023 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y156.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X110Y154.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X110Y154.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.413 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y159.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    SLICE_X106Y159.BX    net (fanout=2)        0.324   ftop/gbe0/gmac/rxRS_rxPipe<5>
    SLICE_X106Y159.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.519ns logic, 0.324ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.402 - 0.345)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/rxRS_rxPipe_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y152.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    SLICE_X106Y151.BX    net (fanout=5)        0.386   ftop/gbe0/gmac/rxRS_rxPipe<25>
    SLICE_X106Y151.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.498ns logic, 0.386ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.007 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y154.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X108Y152.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X108Y152.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.519ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.008 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y154.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X110Y153.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X110Y153.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.519ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.434 - 0.384)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y155.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X108Y155.BY    net (fanout=2)        0.343   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X108Y155.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.556ns logic, 0.343ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.452 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y155.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X110Y155.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X110Y155.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.042 - 0.036)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_2 to ftop/gbe0/gmac/rxRS_rxPipe_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y159.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    SLICE_X109Y158.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxData<2>
    SLICE_X109Y158.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_2
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.023 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y156.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X110Y154.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X110Y154.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_6 to ftop/gbe0/gmac/rxRS_rxPipe_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y157.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    SLICE_X111Y156.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<6>
    SLICE_X111Y156.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.452 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/rxRS_rxPipe_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y158.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    SLICE_X111Y155.BX    net (fanout=2)        0.492   ftop/gbe0/gmac/rxRS_rxPipe<3>
    SLICE_X111Y155.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.458ns logic, 0.492ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X112Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X112Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X112Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X112Y160.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X112Y161.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X112Y161.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X112Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X112Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X112Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X112Y158.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X112Y163.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X112Y163.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X112Y163.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X112Y163.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X112Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X112Y159.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y165.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 120826638 paths analyzed, 46407 endpoints analyzed, 6801 failing endpoints
 6801 timing errors detected. (6801 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.317ns.
--------------------------------------------------------------------------------
Slack (setup path):     -14.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.015ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y41.F3      net (fanout=8)        0.396   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y41.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X2Y3.A4       net (fanout=1)        1.281   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     26.015ns (12.189ns logic, 13.826ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.050ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X60Y44.G4      net (fanout=4)        0.856   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y41.F3      net (fanout=8)        0.396   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y41.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X2Y3.A4       net (fanout=1)        1.281   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     26.050ns (12.264ns logic, 13.786ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.987ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y41.F3      net (fanout=8)        0.377   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y41.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<6>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<6>11
    DSP48A_X2Y3.A6       net (fanout=1)        1.233   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<6>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.987ns (12.228ns logic, 13.759ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      26.022ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X60Y44.G4      net (fanout=4)        0.856   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y41.F3      net (fanout=8)        0.377   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y41.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<6>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<6>11
    DSP48A_X2Y3.A6       net (fanout=1)        1.233   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<6>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     26.022ns (12.303ns logic, 13.719ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.963ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y42.F3      net (fanout=8)        0.152   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y42.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y3.A3       net (fanout=1)        1.473   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.963ns (12.189ns logic, 13.774ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.955ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y40.F3      net (fanout=8)        0.377   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y40.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11
    DSP48A_X2Y3.A5       net (fanout=1)        1.240   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.955ns (12.189ns logic, 13.766ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.998ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X60Y44.G4      net (fanout=4)        0.856   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y42.F3      net (fanout=8)        0.152   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y42.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y3.A3       net (fanout=1)        1.473   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.998ns (12.264ns logic, 13.734ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.990ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X60Y44.G4      net (fanout=4)        0.856   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y40.F3      net (fanout=8)        0.377   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y40.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11
    DSP48A_X2Y3.A5       net (fanout=1)        1.240   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.990ns (12.264ns logic, 13.726ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.875ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X58Y40.G4      net (fanout=9)        0.600   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X58Y40.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
    SLICE_X58Y40.F2      net (fanout=1)        0.315   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2/O
    SLICE_X58Y40.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11
    DSP48A_X2Y3.A2       net (fanout=1)        1.461   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.875ns (12.283ns logic, 13.592ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.910ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X60Y44.G4      net (fanout=4)        0.856   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X58Y40.G4      net (fanout=9)        0.600   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X58Y40.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
    SLICE_X58Y40.F2      net (fanout=1)        0.315   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2/O
    SLICE_X58Y40.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11
    DSP48A_X2Y3.A2       net (fanout=1)        1.461   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.910ns (12.358ns logic, 13.552ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.697ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y41.F3      net (fanout=8)        0.396   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y41.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X2Y3.A4       net (fanout=1)        1.281   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X2Y3.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X47Y46.BX      net (fanout=249)      1.985   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X47Y46.X       Tbxx                  0.627   ftop/edp0/N795
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X41Y20.G1      net (fanout=2)        1.791   ftop/edp0/N795
    SLICE_X41Y20.Y       Tilo                  0.561   ftop/edp0/Sh4806
                                                       ftop/edp0/Sh4002
    SLICE_X37Y27.F3      net (fanout=7)        1.435   ftop/edp0/Sh4002
    SLICE_X37Y27.X       Tif5x                 0.791   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X35Y22.F3      net (fanout=9)        0.518   ftop/edp0/Sh4814
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_G
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.697ns (12.113ns logic, 13.584ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.732ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X60Y44.G4      net (fanout=4)        0.856   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y41.F3      net (fanout=8)        0.396   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y41.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X2Y3.A4       net (fanout=1)        1.281   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X2Y3.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X47Y46.BX      net (fanout=249)      1.985   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X47Y46.X       Tbxx                  0.627   ftop/edp0/N795
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X41Y20.G1      net (fanout=2)        1.791   ftop/edp0/N795
    SLICE_X41Y20.Y       Tilo                  0.561   ftop/edp0/Sh4806
                                                       ftop/edp0/Sh4002
    SLICE_X37Y27.F3      net (fanout=7)        1.435   ftop/edp0/Sh4002
    SLICE_X37Y27.X       Tif5x                 0.791   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X35Y22.F3      net (fanout=9)        0.518   ftop/edp0/Sh4814
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_G
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.732ns (12.188ns logic, 13.544ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.669ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y41.F3      net (fanout=8)        0.377   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y41.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<6>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<6>11
    DSP48A_X2Y3.A6       net (fanout=1)        1.233   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<6>
    DSP48A_X2Y3.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X47Y46.BX      net (fanout=249)      1.985   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X47Y46.X       Tbxx                  0.627   ftop/edp0/N795
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X41Y20.G1      net (fanout=2)        1.791   ftop/edp0/N795
    SLICE_X41Y20.Y       Tilo                  0.561   ftop/edp0/Sh4806
                                                       ftop/edp0/Sh4002
    SLICE_X37Y27.F3      net (fanout=7)        1.435   ftop/edp0/Sh4002
    SLICE_X37Y27.X       Tif5x                 0.791   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X35Y22.F3      net (fanout=9)        0.518   ftop/edp0/Sh4814
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_G
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.669ns (12.152ns logic, 13.517ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.704ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X60Y44.G4      net (fanout=4)        0.856   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X62Y41.F3      net (fanout=8)        0.377   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X62Y41.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<6>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<6>11
    DSP48A_X2Y3.A6       net (fanout=1)        1.233   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<6>
    DSP48A_X2Y3.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X47Y46.BX      net (fanout=249)      1.985   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X47Y46.X       Tbxx                  0.627   ftop/edp0/N795
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X41Y20.G1      net (fanout=2)        1.791   ftop/edp0/N795
    SLICE_X41Y20.Y       Tilo                  0.561   ftop/edp0/Sh4806
                                                       ftop/edp0/Sh4002
    SLICE_X37Y27.F3      net (fanout=7)        1.435   ftop/edp0/Sh4002
    SLICE_X37Y27.X       Tif5x                 0.791   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X35Y22.F3      net (fanout=9)        0.518   ftop/edp0/Sh4814
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_G
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.704ns (12.227ns logic, 13.477ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.645ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y42.F3      net (fanout=8)        0.152   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y42.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y3.A3       net (fanout=1)        1.473   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y3.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X47Y46.BX      net (fanout=249)      1.985   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X47Y46.X       Tbxx                  0.627   ftop/edp0/N795
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X41Y20.G1      net (fanout=2)        1.791   ftop/edp0/N795
    SLICE_X41Y20.Y       Tilo                  0.561   ftop/edp0/Sh4806
                                                       ftop/edp0/Sh4002
    SLICE_X37Y27.F3      net (fanout=7)        1.435   ftop/edp0/Sh4002
    SLICE_X37Y27.X       Tif5x                 0.791   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X35Y22.F3      net (fanout=9)        0.518   ftop/edp0/Sh4814
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_G
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.645ns (12.113ns logic, 13.532ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.637ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y40.F3      net (fanout=8)        0.377   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y40.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11
    DSP48A_X2Y3.A5       net (fanout=1)        1.240   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
    DSP48A_X2Y3.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X47Y46.BX      net (fanout=249)      1.985   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X47Y46.X       Tbxx                  0.627   ftop/edp0/N795
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X41Y20.G1      net (fanout=2)        1.791   ftop/edp0/N795
    SLICE_X41Y20.Y       Tilo                  0.561   ftop/edp0/Sh4806
                                                       ftop/edp0/Sh4002
    SLICE_X37Y27.F3      net (fanout=7)        1.435   ftop/edp0/Sh4002
    SLICE_X37Y27.X       Tif5x                 0.791   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X35Y22.F3      net (fanout=9)        0.518   ftop/edp0/Sh4814
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_G
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.637ns (12.113ns logic, 13.524ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.680ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X60Y44.G4      net (fanout=4)        0.856   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y42.F3      net (fanout=8)        0.152   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y42.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X2Y3.A3       net (fanout=1)        1.473   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X2Y3.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X47Y46.BX      net (fanout=249)      1.985   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X47Y46.X       Tbxx                  0.627   ftop/edp0/N795
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X41Y20.G1      net (fanout=2)        1.791   ftop/edp0/N795
    SLICE_X41Y20.Y       Tilo                  0.561   ftop/edp0/Sh4806
                                                       ftop/edp0/Sh4002
    SLICE_X37Y27.F3      net (fanout=7)        1.435   ftop/edp0/Sh4002
    SLICE_X37Y27.X       Tif5x                 0.791   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X35Y22.F3      net (fanout=9)        0.518   ftop/edp0/Sh4814
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_G
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.680ns (12.188ns logic, 13.492ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.672ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X60Y44.G4      net (fanout=4)        0.856   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y40.F3      net (fanout=8)        0.377   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y40.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11
    DSP48A_X2Y3.A5       net (fanout=1)        1.240   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
    DSP48A_X2Y3.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X47Y46.BX      net (fanout=249)      1.985   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X47Y46.X       Tbxx                  0.627   ftop/edp0/N795
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X41Y20.G1      net (fanout=2)        1.791   ftop/edp0/N795
    SLICE_X41Y20.Y       Tilo                  0.561   ftop/edp0/Sh4806
                                                       ftop/edp0/Sh4002
    SLICE_X37Y27.F3      net (fanout=7)        1.435   ftop/edp0/Sh4002
    SLICE_X37Y27.X       Tif5x                 0.791   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X35Y22.F3      net (fanout=9)        0.518   ftop/edp0/Sh4814
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_G
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.672ns (12.188ns logic, 13.484ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_254 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.625ns (Levels of Logic = 12)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.256ns (0.536 - 0.792)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_254
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y42.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X58Y41.G2      net (fanout=3)        0.869   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X58Y41.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas2
    SLICE_X63Y42.G4      net (fanout=9)        0.570   ftop/edp0/edp_dgdpTx_delta_deq_whas2
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y41.F3      net (fanout=8)        0.396   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y41.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X2Y3.A4       net (fanout=1)        1.281   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X30Y29.G2      net (fanout=4)        1.906   ftop/edp0/Sh4058
    SLICE_X30Y29.X       Tif5x                 0.853   ftop/edp0/Sh4862
                                                       ftop/edp0/Sh486230_F
                                                       ftop/edp0/Sh486230
    SLICE_X35Y22.G2      net (fanout=4)        0.870   ftop/edp0/Sh4862
    SLICE_X35Y22.X       Tif5x                 0.791   ftop/edp0/Sh5662
                                                       ftop/edp0/Sh566228_F
                                                       ftop/edp0/Sh566228
    SLICE_X28Y26.G1      net (fanout=6)        1.238   ftop/edp0/Sh5662
    SLICE_X28Y26.Y       Tilo                  0.616   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654_SW0
    SLICE_X28Y26.F3      net (fanout=1)        0.336   ftop/edp0/Sh6654_SW0/O
    SLICE_X28Y26.X       Tilo                  0.601   ftop/edp0/Sh6654
                                                       ftop/edp0/Sh6654
    SLICE_X72Y24.G2      net (fanout=3)        2.497   ftop/edp0/Sh6654
    SLICE_X72Y24.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0
    SLICE_X72Y24.F2      net (fanout=1)        0.278   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7804<4>_SW0/O
    SLICE_X72Y24.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<254>
                                                       ftop/edp0/edp_dgdpTx_vec_254_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_254
    -------------------------------------------------  ---------------------------
    Total                                     25.625ns (12.189ns logic, 13.436ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -13.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_678 (FF)
  Requirement:          12.000ns
  Data Path Delay:      25.577ns (Levels of Logic = 10)
  Clock Path Skew:      -0.302ns (0.536 - 0.838)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_0 to ftop/edp0/edp_dgdpTx_vec_678
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y41.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<0>
                                                       ftop/edp0/edp_dgdpTx_num_full_0
    SLICE_X60Y44.G1      net (fanout=5)        0.896   ftop/edp0/edp_dgdpTx_num_full<0>
    SLICE_X60Y44.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_delta_deq_whas15_2
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.G1      net (fanout=9)        0.933   ftop/edp0/edp_dgdpTx_delta_deq_whas7
    SLICE_X63Y42.Y       Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>1
    SLICE_X63Y41.F3      net (fanout=8)        0.396   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_cy<0>
    SLICE_X63Y41.X       Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X2Y3.A4       net (fanout=1)        1.281   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X2Y3.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X42Y49.F4      net (fanout=225)      1.896   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X42Y49.X       Tilo                  0.601   ftop/edp0/N16311
                                                       ftop/edp0/Sh4058_SW0
    SLICE_X44Y27.F2      net (fanout=1)        1.299   ftop/edp0/N16311
    SLICE_X44Y27.X       Tilo                  0.601   ftop/edp0/Sh4058
                                                       ftop/edp0/Sh4058
    SLICE_X39Y25.F2      net (fanout=4)        1.645   ftop/edp0/Sh4058
    SLICE_X39Y25.X       Tif5x                 0.791   ftop/edp0/Sh4870
                                                       ftop/edp0/Sh487031_G
                                                       ftop/edp0/Sh487031
    SLICE_X39Y27.F2      net (fanout=4)        0.343   ftop/edp0/Sh4870
    SLICE_X39Y27.X       Tif5x                 0.791   ftop/edp0/Sh5702
                                                       ftop/edp0/Sh570228_G
                                                       ftop/edp0/Sh570228
    SLICE_X58Y17.G3      net (fanout=7)        3.441   ftop/edp0/Sh5702
    SLICE_X58Y17.X       Tif5x                 0.853   ftop/edp0/Sh6566
                                                       ftop/edp0/Sh6566_F
                                                       ftop/edp0/Sh6566
    SLICE_X75Y17.G3      net (fanout=3)        1.395   ftop/edp0/Sh6566
    SLICE_X75Y17.Y       Tilo                  0.561   ftop/edp0/N1397
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7762<8>_SW0
    SLICE_X74Y18.SR      net (fanout=1)        0.567   ftop/edp0/N1397
    SLICE_X74Y18.CLK     Tsrck                 0.433   ftop/edp0/edp_dgdpTx_vec<678>
                                                       ftop/edp0/edp_dgdpTx_vec_678
    -------------------------------------------------  ---------------------------
    Total                                     25.577ns (11.485ns logic, 14.092ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_11 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.533 - 0.417)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_11 to ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y142.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<11>
                                                       ftop/cp/wci_reqF_1_q_0_11
    SLICE_X58Y143.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<11>
    SLICE_X58Y143.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_11 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.533 - 0.417)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_11 to ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y142.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<11>
                                                       ftop/cp/wci_reqF_1_q_0_11
    SLICE_X58Y143.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<11>
    SLICE_X58Y143.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.615 - 0.499)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X84Y29.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X84Y29.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.287ns logic, 0.329ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_5 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.615 - 0.499)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_5 to ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y28.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<5>
                                                       ftop/cp/wci_reqF_2_q_0_5
    SLICE_X84Y29.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_7_MData<5>
    SLICE_X84Y29.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.288ns logic, 0.329ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_15 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.959 - 0.829)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_15 to ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y187.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_4_q_0_15
    SLICE_X52Y186.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_10_MData<15>
    SLICE_X52Y186.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.287ns logic, 0.344ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_15 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.959 - 0.829)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_15 to ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y187.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_4_q_0_15
    SLICE_X52Y186.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_10_MData<15>
    SLICE_X52Y186.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.288ns logic, 0.344ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_14 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.459 - 0.389)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_14 to ftop/edp0/wci_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_14
    SLICE_X66Y92.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<14>
    SLICE_X66Y92.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<14>
                                                       ftop/edp0/wci_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_14 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.459 - 0.389)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_14 to ftop/edp0/wci_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y93.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_5_q_0_14
    SLICE_X66Y92.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<14>
    SLICE_X66Y92.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<14>
                                                       ftop/edp0/wci_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.410 - 0.353)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y150.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X70Y150.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<21>
    SLICE_X70Y150.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_21 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.410 - 0.353)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_21 to ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y150.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<21>
                                                       ftop/cp/wci_reqF_1_q_0_21
    SLICE_X70Y150.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<21>
    SLICE_X70Y150.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_12 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.967 - 0.820)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_12 to ftop/edp0/wci_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y102.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_12
    SLICE_X62Y104.BY     net (fanout=2)        0.398   ftop/cp_wci_Vm_13_MData<12>
    SLICE_X62Y104.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<12>
                                                       ftop/edp0/wci_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.289ns logic, 0.398ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_12 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.967 - 0.820)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_12 to ftop/edp0/wci_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y102.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<13>
                                                       ftop/cp/wci_reqF_5_q_0_12
    SLICE_X62Y104.BY     net (fanout=2)        0.398   ftop/cp_wci_Vm_13_MData<12>
    SLICE_X62Y104.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<12>
                                                       ftop/edp0/wci_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.290ns logic, 0.398ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_17 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.456 - 0.391)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_17 to ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y153.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<17>
                                                       ftop/cp/wci_reqF_1_q_0_17
    SLICE_X58Y150.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<17>
    SLICE_X58Y150.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_17 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.456 - 0.391)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_17 to ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y153.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<17>
                                                       ftop/cp/wci_reqF_1_q_0_17
    SLICE_X58Y150.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<17>
    SLICE_X58Y150.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_29 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.364 - 0.325)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_29 to ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y192.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_29
    SLICE_X34Y195.BY     net (fanout=2)        0.316   ftop/cp_wci_Vm_10_MData<29>
    SLICE_X34Y195.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.266ns logic, 0.316ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_29 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.364 - 0.325)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_29 to ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y192.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<29>
                                                       ftop/cp/wci_reqF_4_q_0_29
    SLICE_X34Y195.BY     net (fanout=2)        0.316   ftop/cp_wci_Vm_10_MData<29>
    SLICE_X34Y195.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.267ns logic, 0.316ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.415 - 0.346)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y89.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_27
    SLICE_X68Y89.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X68Y89.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (0.415 - 0.346)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y89.XQ      Tcko                  0.417   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_27
    SLICE_X68Y89.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X68Y89.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_4 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.559 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_4 to ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y134.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_4
    SLICE_X44Y134.BY     net (fanout=2)        0.345   ftop/cp_wci_Vm_6_MData<4>
    SLICE_X44Y134.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_4 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.559 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_4 to ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y134.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<5>
                                                       ftop/cp/wci_reqF_1_q_0_4
    SLICE_X44Y134.BY     net (fanout=2)        0.345   ftop/cp_wci_Vm_6_MData<4>
    SLICE_X44Y134.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<4>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.290ns logic, 0.345ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_1/SR
  Location pin: SLICE_X92Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_1/SR
  Location pin: SLICE_X92Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_0/SR
  Location pin: SLICE_X92Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_0/SR
  Location pin: SLICE_X92Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_11/SR
  Location pin: SLICE_X4Y190.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_11/SR
  Location pin: SLICE_X4Y190.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_10/SR
  Location pin: SLICE_X4Y190.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<11>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_10/SR
  Location pin: SLICE_X4Y190.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_13/SR
  Location pin: SLICE_X6Y188.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_13/SR
  Location pin: SLICE_X6Y188.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_12/SR
  Location pin: SLICE_X6Y188.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<13>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_12/SR
  Location pin: SLICE_X6Y188.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X94Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X94Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_15/SR
  Location pin: SLICE_X8Y182.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_15/SR
  Location pin: SLICE_X8Y182.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_14/SR
  Location pin: SLICE_X8Y182.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<15>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_14/SR
  Location pin: SLICE_X8Y182.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     26.317ns|            0|         6801|            2|    120826638|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     26.317ns|          N/A|         6801|            0|    120826638|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    9.795|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   14.763|         |    3.587|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   26.317|         |         |         |
sys0_clkp      |   26.317|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   26.317|         |         |         |
sys0_clkp      |   26.317|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8346  Score: 25461634  (Setup/Max: 25434533, Hold: 27101)

Constraints cover 121091857 paths, 0 nets, and 100568 connections

Design statistics:
   Minimum period:  26.317ns{1}   (Maximum frequency:  37.998MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 27 11:52:53 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 826 MB



