Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ed522b9555174f268cea29d4b18a23b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testCPU_behav xil_defaultlib.testCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port A [C:/Users/dell/Microprocessor/microprocessor.srcs/sources_1/new/8bitscter.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CarryIn [C:/Users/dell/multiplier/multiplier.srcs/sources_1/new/FA16.v:32]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 1024 for port Mreg [C:/Users/dell/Microprocessor/microprocessor.srcs/sources_1/new/CPU.v:74]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 1024 for port Rreg [C:/Users/dell/Microprocessor/microprocessor.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sky [C:/Users/dell/Microprocessor/microprocessor.srcs/sources_1/new/RMblock.v:46]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port add [C:/Users/dell/Microprocessor/microprocessor.srcs/sources_1/new/RMblock.v:50]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port add [C:/Users/dell/Microprocessor/microprocessor.srcs/sources_1/new/opblock.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sky [C:/Users/dell/Microprocessor/microprocessor.srcs/sources_1/new/opblock.v:43]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port A [C:/Users/dell/Microprocessor/microprocessor.srcs/sources_1/new/opblock.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.FA16
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.dff8
Compiling module xil_defaultlib.cter
Compiling module xil_defaultlib.muxx
Compiling module xil_defaultlib.muxx4
Compiling module xil_defaultlib.muxx8
Compiling module xil_defaultlib.muxx16
Compiling module xil_defaultlib.muxx32
Compiling module xil_defaultlib.Dcode
Compiling module xil_defaultlib.dmux
Compiling module xil_defaultlib.reg2_8
Compiling module xil_defaultlib.RAM2_8
Compiling module xil_defaultlib.RAM4_8
Compiling module xil_defaultlib.RAM8_8
Compiling module xil_defaultlib.RAM16_8
Compiling module xil_defaultlib.RAM32_8
Compiling module xil_defaultlib.RAM64_8
Compiling module xil_defaultlib.RAM128_8
Compiling module xil_defaultlib.Mblock
Compiling module xil_defaultlib.RMblock
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testCPU_behav
