Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 76ff53e001c24a7a9f9277d85c020c54 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_for_FIFO_behav xil_defaultlib.Testbench_for_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.ram [\ram(addr_width=5,data_width=32)...]
Compiling architecture rtl of entity xil_defaultlib.md4_core [md4_core_default]
Compiling architecture rtl of entity xil_defaultlib.top_md4_core [top_md4_core_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_32x512
Compiling module xil_defaultlib.fifo_32x512_1
Compiling architecture sample_arch of entity xil_defaultlib.xillydemo [xillydemo_default]
Compiling architecture rtl of entity xil_defaultlib.testbench_for_fifo
Built simulation snapshot Testbench_for_FIFO_behav
