Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 27 21:07:21 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file noip_top_timing_summary_routed.rpt -rpx noip_top_timing_summary_routed.rpx
| Design       : noip_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: sw0 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[11]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[12]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[13]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[14]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[15]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[16]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[17]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[18]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[19]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[20]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[9]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[9]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5795 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.938   -51493.578                   4118                15009        0.061        0.000                      0                15009        3.000        0.000                       0                  5801  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock                    {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_50MHz_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clk_5MHz_clk_wiz_0_1   {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1   {0.000 5.000}        10.000          100.000         
sysclk                   {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_50MHz_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clk_5MHz_clk_wiz_0     {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_24MHz_clk_wiz_0_1       37.737        0.000                      0                   45        0.275        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_25MHz_clk_wiz_0_1       30.110        0.000                      0                  165        0.176        0.000                      0                  165       19.500        0.000                       0                   116  
  clk_50MHz_clk_wiz_0_1      -14.936   -51486.195                   4118                13991        0.155        0.000                      0                13991        9.500        0.000                       0                  5555  
  clk_5MHz_clk_wiz_0_1       181.437        0.000                      0                  808        0.233        0.000                      0                  808       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                     7.845        0.000                       0                     3  
sysclk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_24MHz_clk_wiz_0         37.734        0.000                      0                   45        0.275        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_25MHz_clk_wiz_0         30.108        0.000                      0                  165        0.176        0.000                      0                  165       19.500        0.000                       0                   116  
  clk_50MHz_clk_wiz_0        -14.938   -51493.578                   4118                13991        0.155        0.000                      0                13991        9.500        0.000                       0                  5555  
  clk_5MHz_clk_wiz_0         181.433        0.000                      0                  808        0.233        0.000                      0                  808       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_24MHz_clk_wiz_0    clk_24MHz_clk_wiz_0_1       37.734        0.000                      0                   45        0.168        0.000                      0                   45  
clk_25MHz_clk_wiz_0    clk_25MHz_clk_wiz_0_1       30.108        0.000                      0                  165        0.070        0.000                      0                  165  
clk_5MHz_clk_wiz_0_1   clk_50MHz_clk_wiz_0_1       12.249        0.000                      0                   54        0.755        0.000                      0                   54  
clk_50MHz_clk_wiz_0    clk_50MHz_clk_wiz_0_1      -14.938   -51493.578                   4118                13991        0.061        0.000                      0                13991  
clk_5MHz_clk_wiz_0     clk_50MHz_clk_wiz_0_1       12.244        0.000                      0                   54        0.751        0.000                      0                   54  
clk_5MHz_clk_wiz_0     clk_5MHz_clk_wiz_0_1       181.433        0.000                      0                  808        0.091        0.000                      0                  808  
clk_24MHz_clk_wiz_0_1  clk_24MHz_clk_wiz_0         37.734        0.000                      0                   45        0.168        0.000                      0                   45  
clk_25MHz_clk_wiz_0_1  clk_25MHz_clk_wiz_0         30.108        0.000                      0                  165        0.070        0.000                      0                  165  
clk_50MHz_clk_wiz_0_1  clk_50MHz_clk_wiz_0        -14.938   -51493.578                   4118                13991        0.061        0.000                      0                13991  
clk_5MHz_clk_wiz_0_1   clk_50MHz_clk_wiz_0         12.249        0.000                      0                   54        0.755        0.000                      0                   54  
clk_5MHz_clk_wiz_0     clk_50MHz_clk_wiz_0         12.244        0.000                      0                   54        0.751        0.000                      0                   54  
clk_5MHz_clk_wiz_0_1   clk_5MHz_clk_wiz_0         181.433        0.000                      0                  808        0.091        0.000                      0                  808  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.737ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.963ns (24.836%)  route 2.914ns (75.164%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.963    clks/bounce_count[20]_i_4_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.124     3.087 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     3.087    clks/bounce_count_0[15]
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.104    40.747    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.077    40.824    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 37.737    

Slack (MET) :             37.756ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.985ns (25.260%)  route 2.914ns (74.740%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.963    clks/bounce_count[20]_i_4_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.146     3.109 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.109    clks/bounce_count_0[17]
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.104    40.747    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.118    40.865    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.865    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 37.756    

Slack (MET) :             37.827ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.963ns (25.753%)  route 2.776ns (74.247%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.168     2.825    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.949 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.949    clks/bounce_count_0[13]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.104    40.747    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.029    40.776    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.776    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 37.827    

Slack (MET) :             37.845ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.991ns (26.305%)  route 2.776ns (73.695%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.168     2.825    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.152     2.977 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.977    clks/bounce_count_0[19]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.104    40.747    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.075    40.822    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.822    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 37.845    

Slack (MET) :             37.864ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.963ns (26.000%)  route 2.741ns (74.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.132     2.789    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.913 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.913    clks/bounce_count_0[16]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.104    40.747    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.031    40.778    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.778    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 37.864    

Slack (MET) :             37.882ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.989ns (26.516%)  route 2.741ns (73.484%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.132     2.789    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.150     2.939 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.939    clks/bounce_count_0[18]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.104    40.747    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.075    40.822    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.822    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 37.882    

Slack (MET) :             38.002ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.963ns (26.827%)  route 2.627ns (73.173%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.018     2.675    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124     2.799 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.799    clks/bounce_count_0[10]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.104    40.772    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.029    40.801    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.801    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 38.002    

Slack (MET) :             38.002ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.963ns (26.812%)  route 2.629ns (73.188%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.677    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124     2.801 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.801    clks/bounce_count_0[11]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.104    40.772    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.031    40.803    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.803    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 38.002    

Slack (MET) :             38.018ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.991ns (27.379%)  route 2.629ns (72.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.677    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     2.829 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.829    clks/bounce_count_0[9]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.104    40.772    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.075    40.847    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.847    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 38.018    

Slack (MET) :             38.020ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.991ns (27.394%)  route 2.627ns (72.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.018     2.675    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     2.827 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.827    clks/bounce_count_0[12]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.104    40.772    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.075    40.847    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         40.847    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                 38.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.614    -0.565    clks/CLK
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.243    clks/bounce_count[0]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045    -0.198 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    clks/bounce_count_0[0]
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.882    -0.803    clks/CLK
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091    -0.474    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.257    init_count_reg[6]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.146 r  init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    init_count_reg[4]_i_1_n_5
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.258    init_count_reg[10]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.147 r  init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.147    init_count_reg[8]_i_1_n_5
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.229    init_count_reg_n_0_[0]
    SLICE_X110Y60        LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.184    init_count[0]_i_8_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.114 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.114    init_count_reg[0]_i_2_n_7
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.369%)  route 0.144ns (33.631%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.257    init_count_reg[6]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.113 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    init_count_reg[4]_i_1_n_4
    SLICE_X110Y61        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.258    init_count_reg[10]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.114 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    init_count_reg[8]_i_1_n_4
    SLICE_X110Y62        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[1]/Q
                         net (fo=1, routed)           0.180    -0.222    init_count_reg_n_0_[1]
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.112 r  init_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.112    init_count_reg[0]_i_2_n_6
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.189    -0.214    init_count_reg[8]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.099 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.099    init_count_reg[8]_i_1_n_7
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 init_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.251ns (55.355%)  route 0.202ns (44.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[5]/Q
                         net (fo=3, routed)           0.202    -0.199    init_count_reg[5]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.089 r  init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.089    init_count_reg[4]_i_1_n_6
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.260%)  route 0.199ns (43.740%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.199    -0.203    init_count_reg[4]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.088 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    init_count_reg[4]_i_1_n_7
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y60    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y62    init_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y62    init_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y60    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y60    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y60    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    init_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    init_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    init_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    init_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    init_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.110ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 0.828ns (8.739%)  route 8.647ns (91.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          5.556     8.630    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.801    38.728    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.204    
                         clock uncertainty           -0.104    39.100    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.740    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 30.110    

Slack (MET) :             30.468ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.828ns (9.070%)  route 8.301ns (90.930%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 38.740 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          5.211     8.284    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.813    38.740    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.216    
                         clock uncertainty           -0.104    39.112    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.752    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 30.468    

Slack (MET) :             30.776ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.828ns (9.536%)  route 7.854ns (90.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.997     7.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.675    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.078    
                         clock uncertainty           -0.104    38.974    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.614    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 30.776    

Slack (MET) :             30.839ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.828ns (9.452%)  route 7.932ns (90.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 38.743 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          4.842     7.916    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.816    38.743    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.219    
                         clock uncertainty           -0.104    39.115    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.755    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 30.839    

Slack (MET) :             30.994ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.828ns (9.775%)  route 7.643ns (90.225%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          4.553     7.626    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.104    38.980    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.620    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.620    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 30.994    

Slack (MET) :             31.289ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 0.828ns (10.120%)  route 7.354ns (89.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.496     7.337    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.104    38.986    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.626    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.626    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 31.289    

Slack (MET) :             31.290ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 0.828ns (10.117%)  route 7.356ns (89.883%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.617 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.499     7.340    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.690    38.617    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.093    
                         clock uncertainty           -0.104    38.989    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.629    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 31.290    

Slack (MET) :             31.553ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 0.828ns (10.465%)  route 7.084ns (89.535%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          3.994     7.067    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.104    38.980    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.620    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.620    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 31.553    

Slack (MET) :             31.622ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 0.828ns (10.391%)  route 7.141ns (89.609%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 38.734 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.283     7.124    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.807    38.734    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.210    
                         clock uncertainty           -0.104    39.106    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.746    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 31.622    

Slack (MET) :             31.690ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 0.828ns (10.560%)  route 7.013ns (89.440%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          3.923     6.996    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.747    38.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.104    39.046    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.686    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 31.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.070    -0.518    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.341    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.066    -0.522    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.339    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.070    -0.531    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.443%)  route 0.144ns (50.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.144    -0.312    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.070    -0.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.811%)  route 0.130ns (41.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga/hcounter_reg[9]/Q
                         net (fo=8, routed)           0.130    -0.309    vga/hcount[9]
    SLICE_X91Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  vga/p_1_out_i_2/O
                         net (fo=2, routed)           0.000    -0.264    vga/D[10]
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.865    -0.820    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.252    -0.568    
    SLICE_X91Y72         FDRE (Hold_fdre_C_D)         0.091    -0.477    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.583    -0.596    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.278    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.832    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.070    -0.526    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.694%)  route 0.188ns (50.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.575    -0.604    vga/CLK
    SLICE_X88Y71         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.188    -0.274    vga/vcount[0]
    SLICE_X89Y70         LUT5 (Prop_lut5_I3_O)        0.045    -0.229 r  vga/p_0_out_i_9/O
                         net (fo=2, routed)           0.000    -0.229    vga/vcounter_reg[10]_1[4]
    SLICE_X89Y70         FDRE                                         r  vga/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.844    -0.841    vga/CLK
    SLICE_X89Y70         FDRE                                         r  vga/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.091    -0.498    vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga/hcounter_reg[7]/Q
                         net (fo=9, routed)           0.182    -0.257    vga/hcount[7]
    SLICE_X91Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.212 r  vga/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.212    vga/D[8]
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.866    -0.819    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X91Y71         FDRE (Hold_fdre_C_D)         0.092    -0.489    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.517%)  route 0.222ns (51.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.222    -0.195    vga/hcount[0]
    SLICE_X92Y71         LUT2 (Prop_lut2_I0_O)        0.045    -0.150 r  vga/p_1_out_i_11/O
                         net (fo=2, routed)           0.000    -0.150    vga/D[1]
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.866    -0.819    vga/CLK
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[1]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X92Y71         FDRE (Hold_fdre_C_D)         0.121    -0.460    vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.745%)  route 0.265ns (65.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=7, routed)           0.265    -0.192    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.066    -0.517    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y27     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y17     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y22     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y22     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y20     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y20     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y70     vga/vcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y70     vga/vcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y70     vga/vcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y70     vga/vcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y89     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y89     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :         4118  Failing Endpoints,  Worst Slack      -14.936ns,  Total Violation   -51486.197ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.936ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.667ns  (logic 12.979ns (37.440%)  route 21.688ns (62.560%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          1.126    33.707    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X88Y35         FDRE                                         r  disp/SAD_vector_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.555    18.482    disp/clk_50MHz
    SLICE_X88Y35         FDRE                                         r  disp/SAD_vector_reg[5][18]/C
                         clock pessimism              0.462    18.944    
                         clock uncertainty           -0.092    18.852    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.081    18.771    disp/SAD_vector_reg[5][18]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                         -33.707    
  -------------------------------------------------------------------
                         slack                                -14.936    

Slack (VIOLATED) :        -14.784ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.567ns  (logic 12.979ns (37.547%)  route 21.588ns (62.453%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.890    32.447    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X90Y32         LUT5 (Prop_lut5_I3_O)        0.124    32.571 r  disp/SAD_vector[1][8]_i_1/O
                         net (fo=20, routed)          1.037    33.608    disp/SAD_vector[1][8]_i_1_n_0
    SLICE_X93Y30         FDRE                                         r  disp/SAD_vector_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.608    18.535    disp/clk_50MHz
    SLICE_X93Y30         FDRE                                         r  disp/SAD_vector_reg[7][8]/C
                         clock pessimism              0.462    18.997    
                         clock uncertainty           -0.092    18.905    
    SLICE_X93Y30         FDRE (Setup_fdre_C_D)       -0.081    18.824    disp/SAD_vector_reg[7][8]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                         -33.608    
  -------------------------------------------------------------------
                         slack                                -14.784    

Slack (VIOLATED) :        -14.771ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 12.979ns (37.604%)  route 21.536ns (62.396%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.172    33.555    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X89Y30         FDRE                                         r  disp/SAD_vector_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X89Y30         FDRE                                         r  disp/SAD_vector_reg[5][9]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.092    18.846    
    SLICE_X89Y30         FDRE (Setup_fdre_C_D)       -0.061    18.785    disp/SAD_vector_reg[5][9]
  -------------------------------------------------------------------
                         required time                         18.785    
                         arrival time                         -33.555    
  -------------------------------------------------------------------
                         slack                                -14.771    

Slack (VIOLATED) :        -14.770ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[18][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 12.979ns (37.604%)  route 21.536ns (62.396%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          0.974    33.555    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X87Y37         FDRE                                         r  disp/SAD_vector_reg[18][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.556    18.483    disp/clk_50MHz
    SLICE_X87Y37         FDRE                                         r  disp/SAD_vector_reg[18][18]/C
                         clock pessimism              0.462    18.945    
                         clock uncertainty           -0.092    18.853    
    SLICE_X87Y37         FDRE (Setup_fdre_C_D)       -0.067    18.786    disp/SAD_vector_reg[18][18]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -33.555    
  -------------------------------------------------------------------
                         slack                                -14.770    

Slack (VIOLATED) :        -14.761ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[19][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.463ns  (logic 12.979ns (37.660%)  route 21.484ns (62.340%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.809    32.366    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I3_O)        0.124    32.490 r  disp/SAD_vector[1][1]_i_1/O
                         net (fo=20, routed)          1.014    33.504    disp/SAD_vector[1][1]_i_1_n_0
    SLICE_X85Y31         FDRE                                         r  disp/SAD_vector_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X85Y31         FDRE                                         r  disp/SAD_vector_reg[19][1]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.092    18.846    
    SLICE_X85Y31         FDRE (Setup_fdre_C_D)       -0.103    18.743    disp/SAD_vector_reg[19][1]
  -------------------------------------------------------------------
                         required time                         18.743    
                         arrival time                         -33.504    
  -------------------------------------------------------------------
                         slack                                -14.761    

Slack (VIOLATED) :        -14.724ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.454ns  (logic 12.979ns (37.670%)  route 21.475ns (62.330%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          0.914    33.495    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X88Y36         FDRE                                         r  disp/SAD_vector_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.555    18.482    disp/clk_50MHz
    SLICE_X88Y36         FDRE                                         r  disp/SAD_vector_reg[2][18]/C
                         clock pessimism              0.462    18.944    
                         clock uncertainty           -0.092    18.852    
    SLICE_X88Y36         FDRE (Setup_fdre_C_D)       -0.081    18.771    disp/SAD_vector_reg[2][18]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                         -33.495    
  -------------------------------------------------------------------
                         slack                                -14.724    

Slack (VIOLATED) :        -14.713ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[12][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.463ns  (logic 12.979ns (37.661%)  route 21.484ns (62.339%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.120    33.503    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X88Y32         FDRE                                         r  disp/SAD_vector_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.552    18.479    disp/clk_50MHz
    SLICE_X88Y32         FDRE                                         r  disp/SAD_vector_reg[12][9]/C
                         clock pessimism              0.462    18.941    
                         clock uncertainty           -0.092    18.849    
    SLICE_X88Y32         FDRE (Setup_fdre_C_D)       -0.058    18.791    disp/SAD_vector_reg[12][9]
  -------------------------------------------------------------------
                         required time                         18.791    
                         arrival time                         -33.503    
  -------------------------------------------------------------------
                         slack                                -14.713    

Slack (VIOLATED) :        -14.708ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[17][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.467ns  (logic 12.979ns (37.657%)  route 21.488ns (62.343%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.708    32.264    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X85Y27         LUT5 (Prop_lut5_I3_O)        0.124    32.388 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.119    33.507    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X86Y28         FDRE                                         r  disp/SAD_vector_reg[17][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.548    18.475    disp/clk_50MHz
    SLICE_X86Y28         FDRE                                         r  disp/SAD_vector_reg[17][10]/C
                         clock pessimism              0.462    18.937    
                         clock uncertainty           -0.092    18.845    
    SLICE_X86Y28         FDRE (Setup_fdre_C_D)       -0.045    18.800    disp/SAD_vector_reg[17][10]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                         -33.507    
  -------------------------------------------------------------------
                         slack                                -14.708    

Slack (VIOLATED) :        -14.702ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.450ns  (logic 12.979ns (37.675%)  route 21.471ns (62.325%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.106    33.490    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X87Y32         FDRE                                         r  disp/SAD_vector_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.552    18.479    disp/clk_50MHz
    SLICE_X87Y32         FDRE                                         r  disp/SAD_vector_reg[2][9]/C
                         clock pessimism              0.462    18.941    
                         clock uncertainty           -0.092    18.849    
    SLICE_X87Y32         FDRE (Setup_fdre_C_D)       -0.061    18.788    disp/SAD_vector_reg[2][9]
  -------------------------------------------------------------------
                         required time                         18.788    
                         arrival time                         -33.490    
  -------------------------------------------------------------------
                         slack                                -14.702    

Slack (VIOLATED) :        -14.692ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[13][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.439ns  (logic 12.979ns (37.686%)  route 21.460ns (62.314%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.096    33.480    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X88Y29         FDRE                                         r  disp/SAD_vector_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X88Y29         FDRE                                         r  disp/SAD_vector_reg[13][9]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.092    18.846    
    SLICE_X88Y29         FDRE (Setup_fdre_C_D)       -0.058    18.788    disp/SAD_vector_reg[13][9]
  -------------------------------------------------------------------
                         required time                         18.788    
                         arrival time                         -33.480    
  -------------------------------------------------------------------
                         slack                                -14.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 disp/scnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/scnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.613    -0.566    disp/clk_50MHz
    SLICE_X7Y28          FDRE                                         r  disp/scnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  disp/scnt_reg[8]/Q
                         net (fo=5, routed)           0.110    -0.314    disp/scnt[8]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.048    -0.266 r  disp/scnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.266    disp/scnt[9]_i_3_n_0
    SLICE_X6Y28          FDRE                                         r  disp/scnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.880    -0.805    disp/clk_50MHz
    SLICE_X6Y28          FDRE                                         r  disp/scnt_reg[9]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.131    -0.422    disp/scnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.590    -0.589    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.312    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X13Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.858    -0.827    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.070    -0.506    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.697%)  route 0.148ns (44.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.585    -0.594    disp/clk_50MHz
    SLICE_X11Y20         FDCE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  disp/current_state_reg[2]/Q
                         net (fo=84, routed)          0.148    -0.305    disp/Q[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    disp/pipe[0]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_50MHz
    SLICE_X10Y20         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.120    -0.461    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/rcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.643%)  route 0.157ns (45.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.591    -0.588    disp/clk_50MHz
    SLICE_X15Y12         FDRE                                         r  disp/rcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  disp/rcnt_reg[6]/Q
                         net (fo=14, routed)          0.157    -0.290    disp/rcnt_reg_n_0_[6]
    SLICE_X14Y12         LUT5 (Prop_lut5_I3_O)        0.048    -0.242 r  disp/rcnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.242    disp/rcnt[9]_i_3_n_0
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.859    -0.826    disp/clk_50MHz
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[9]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.131    -0.444    disp/rcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/rcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.591    -0.588    disp/clk_50MHz
    SLICE_X15Y12         FDRE                                         r  disp/rcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  disp/rcnt_reg[6]/Q
                         net (fo=14, routed)          0.157    -0.290    disp/rcnt_reg_n_0_[6]
    SLICE_X14Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.245 r  disp/rcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    disp/rcnt[8]_i_1_n_0
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.859    -0.826    disp/clk_50MHz
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[8]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.120    -0.455    disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 disp/row_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/row_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.653%)  route 0.181ns (49.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.589    -0.590    disp/clk_50MHz
    SLICE_X15Y16         FDRE                                         r  disp/row_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  disp/row_count_reg[1]/Q
                         net (fo=26, routed)          0.181    -0.267    disp/row_count_reg_n_0_[1]
    SLICE_X16Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  disp/row_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    disp/row_count[5]_i_1_n_0
    SLICE_X16Y16         FDRE                                         r  disp/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.856    -0.829    disp/clk_50MHz
    SLICE_X16Y16         FDRE                                         r  disp/row_count_reg[5]/C
                         clock pessimism              0.273    -0.556    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.121    -0.435    disp/row_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/ccnt_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.750%)  route 0.160ns (46.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.586    -0.593    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  disp/ccnt_reg[0]_rep__1/Q
                         net (fo=130, routed)         0.160    -0.292    disp/ccnt_reg[0]_rep__1_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  disp/ccnt[1]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    -0.247    disp/ccnt[1]_rep_i_1__1_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__1/C
                         clock pessimism              0.252    -0.580    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.120    -0.460    disp/ccnt_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/row_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/row_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.588    -0.591    disp/clk_50MHz
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  disp/row_count_reg[8]/Q
                         net (fo=14, routed)          0.088    -0.354    disp/row_count_reg_n_0_[8]
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.098    -0.256 r  disp/row_count[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.256    disp/row_count[9]_i_3_n_0
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.855    -0.830    disp/clk_50MHz
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[9]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.121    -0.470    disp/row_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.831%)  route 0.108ns (34.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.589    -0.590    disp/clk_50MHz
    SLICE_X10Y16         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  disp/col_count_reg[5]/Q
                         net (fo=27, routed)          0.108    -0.317    disp/col_count[5]
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  disp/col_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    disp/col_count[7]_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  disp/col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.856    -0.829    disp/clk_50MHz
    SLICE_X11Y16         FDRE                                         r  disp/col_count_reg[7]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X11Y16         FDRE (Hold_fdre_C_D)         0.091    -0.486    disp/col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/ccnt_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.136%)  route 0.164ns (46.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.586    -0.593    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  disp/ccnt_reg[0]_rep__1/Q
                         net (fo=130, routed)         0.164    -0.288    disp/ccnt_reg[0]_rep__1_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  disp/ccnt[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    -0.243    disp/ccnt[1]_rep_i_1__2_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__2/C
                         clock pessimism              0.252    -0.580    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121    -0.459    disp/ccnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y27     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y20     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y17     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y22     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y2      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y58     disp/SAD_vector_reg[1][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y14     disp/temp_reg[3][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y27     disp/temp_reg[3][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y70     disp/SAD_vector_reg[1][45]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y37     disp/temp_reg[4][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y22     disp/temp_reg[4][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y22     disp/temp_reg[4][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y42     disp/min_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y22     disp/temp_reg[4][34]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y22     disp/temp_reg[4][38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      disp/result_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      disp/result_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      disp/result_data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      disp/result_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y58     disp/temp_reg[1][58]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y58     disp/temp_reg[1][58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y35     disp/temp_reg[1][59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y28     disp/temp_reg[1][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y16     disp/row_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y16     disp/row_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      181.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             181.437ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 7.256ns (40.862%)  route 10.501ns (59.138%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.543    16.030    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.154 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/O
                         net (fo=1, routed)           0.732    16.887    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.516   198.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.138   198.767    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.324    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.324    
                         arrival time                         -16.887    
  -------------------------------------------------------------------
                         slack                                181.437    

Slack (MET) :             181.528ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.663ns  (logic 7.256ns (41.080%)  route 10.407ns (58.920%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.225    15.712    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.836 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.957    16.793    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.513   198.439    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.138   198.764    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -16.793    
  -------------------------------------------------------------------
                         slack                                181.528    

Slack (MET) :             181.753ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.589ns  (logic 7.256ns (41.254%)  route 10.333ns (58.746%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          7.418    15.905    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X91Y32         LUT6 (Prop_lut6_I1_O)        0.124    16.029 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.689    16.718    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.650   198.576    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.052    
                         clock uncertainty           -0.138   198.914    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -16.718    
  -------------------------------------------------------------------
                         slack                                181.753    

Slack (MET) :             181.979ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.217ns  (logic 7.256ns (42.145%)  route 9.961ns (57.855%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.394    15.881    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    16.005 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.341    16.346    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.518   198.444    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.138   198.769    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.326    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.326    
                         arrival time                         -16.346    
  -------------------------------------------------------------------
                         slack                                181.979    

Slack (MET) :             182.092ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.188ns  (logic 7.256ns (42.215%)  route 9.932ns (57.785%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 198.514 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[13]
                         net (fo=27, routed)          7.156    15.643    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.767 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.551    16.317    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.588   198.514    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.990    
                         clock uncertainty           -0.138   198.852    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.409    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.409    
                         arrival time                         -16.317    
  -------------------------------------------------------------------
                         slack                                182.092    

Slack (MET) :             182.116ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.137ns  (logic 7.256ns (42.341%)  route 9.881ns (57.659%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[13]
                         net (fo=27, routed)          7.105    15.592    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    15.716 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.551    16.267    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.575   198.501    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.138   198.826    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.383    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                         -16.267    
  -------------------------------------------------------------------
                         slack                                182.116    

Slack (MET) :             182.340ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.010ns  (logic 7.256ns (42.656%)  route 9.754ns (57.344%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          6.679    15.166    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X92Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.290 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.850    16.140    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.138   198.922    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.479    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.479    
                         arrival time                         -16.140    
  -------------------------------------------------------------------
                         slack                                182.340    

Slack (MET) :             182.361ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.986ns  (logic 7.256ns (42.717%)  route 9.730ns (57.283%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          6.654    15.141    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X92Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.265 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.850    16.115    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.655   198.581    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.138   198.919    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.476    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.476    
                         arrival time                         -16.115    
  -------------------------------------------------------------------
                         slack                                182.361    

Slack (MET) :             182.415ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 7.132ns (42.427%)  route 9.678ns (57.573%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[11]
                         net (fo=27, routed)          7.452    15.940    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.656   198.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.138   198.920    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.354    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                182.415    

Slack (MET) :             182.429ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 7.256ns (42.886%)  route 9.663ns (57.114%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          7.095    15.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.706 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.343    16.049    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.656   198.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.138   198.920    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                182.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.098    -0.340    fifo_buffer/pixel[7]
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.099    -0.241 r  fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    fifo_buffer/pixel0[8]
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.879    -0.806    fifo_buffer/clk_5MHz
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.092    -0.474    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.611    -0.568    fifo_buffer/clk_5MHz
    SLICE_X4Y26          FDRE                                         r  fifo_buffer/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  fifo_buffer/pixel_reg[1]/Q
                         net (fo=12, routed)          0.129    -0.275    fifo_buffer/pixel[1]
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  fifo_buffer/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    fifo_buffer/pixel0[4]
    SLICE_X5Y26          FDRE                                         r  fifo_buffer/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.877    -0.808    fifo_buffer/clk_5MHz
    SLICE_X5Y26          FDRE                                         r  fifo_buffer/pixel_reg[4]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.091    -0.464    fifo_buffer/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.221%)  route 0.116ns (33.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.438 f  fifo_buffer/state_reg[0]/Q
                         net (fo=13, routed)          0.116    -0.322    fifo_buffer/state[0]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.099    -0.223 r  fifo_buffer/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.223    fifo_buffer/image_sel_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/C
                         clock pessimism              0.238    -0.566    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091    -0.475    fifo_buffer/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fifo_buffer/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.168    -0.255    fifo_buffer/fifo_rrst
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.210    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.238    -0.565    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.474    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.584    -0.595    fifo_buffer/clk_5MHz
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  fifo_buffer/wen_l_reg/Q
                         net (fo=28, routed)          0.168    -0.285    fifo_buffer/wen_l
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  fifo_buffer/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.240    fifo_buffer/wen_l_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.851    -0.834    fifo_buffer/clk_5MHz
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/C
                         clock pessimism              0.239    -0.595    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.091    -0.504    fifo_buffer/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.266%)  route 0.234ns (55.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.234    -0.190    fifo_buffer/image_sel
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.145 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    fifo_buffer/next_state[1]
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.273    -0.531    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.121    -0.410    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.585    -0.594    fifo_buffer/clk_5MHz
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  fifo_buffer/num_lines_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.254    fifo_buffer/num_lines_reg_n_0_[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.852    -0.833    fifo_buffer/clk_5MHz
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.120    -0.474    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.175    -0.226    fifo_buffer/buffer_ready
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.181 r  fifo_buffer/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.181    fifo_buffer/buffer_ready_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.120    -0.446    fifo_buffer/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.175    -0.225    fifo_buffer/fifo_oe
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.180 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.180    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.239    -0.565    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.120    -0.445    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.587    -0.592    fifo_buffer/clk_5MHz
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  fifo_buffer/num_lines_reg[12]/Q
                         net (fo=6, routed)           0.120    -0.330    fifo_buffer/num_lines_reg_n_0_[12]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  fifo_buffer/num_lines0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.222    fifo_buffer/num_lines0[12]
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.854    -0.831    fifo_buffer/clk_5MHz
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.487    fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y12     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y2      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y3      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y6      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y6      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y7      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y9      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y7      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y26      fifo_buffer/pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y26      fifo_buffer/pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y26      fifo_buffer/pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y26      fifo_buffer/pixel_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y28      fifo_buffer/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y32      fifo_buffer/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y32      fifo_buffer/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y28      fifo_buffer/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y29      fifo_buffer/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y29      fifo_buffer/trigger_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y28      fifo_buffer/wen_l_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y28      fifo_buffer/wen_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y29      fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y29      fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.963ns (24.836%)  route 2.914ns (75.164%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.963    clks/bounce_count[20]_i_4_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.124     3.087 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     3.087    clks/bounce_count_0[15]
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.077    40.821    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.753ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.985ns (25.260%)  route 2.914ns (74.740%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.963    clks/bounce_count[20]_i_4_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.146     3.109 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.109    clks/bounce_count_0[17]
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.118    40.862    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 37.753    

Slack (MET) :             37.824ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.963ns (25.753%)  route 2.776ns (74.247%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.168     2.825    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.949 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.949    clks/bounce_count_0[13]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.029    40.773    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.773    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 37.824    

Slack (MET) :             37.842ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.991ns (26.305%)  route 2.776ns (73.695%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.168     2.825    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.152     2.977 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.977    clks/bounce_count_0[19]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.075    40.819    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.819    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 37.842    

Slack (MET) :             37.862ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.963ns (26.000%)  route 2.741ns (74.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.132     2.789    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.913 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.913    clks/bounce_count_0[16]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.031    40.775    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.775    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 37.862    

Slack (MET) :             37.880ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.989ns (26.516%)  route 2.741ns (73.484%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.132     2.789    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.150     2.939 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.939    clks/bounce_count_0[18]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.075    40.819    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.819    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 37.880    

Slack (MET) :             37.999ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.963ns (26.827%)  route 2.627ns (73.173%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.018     2.675    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124     2.799 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.799    clks/bounce_count_0[10]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.029    40.798    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 37.999    

Slack (MET) :             37.999ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.963ns (26.812%)  route 2.629ns (73.188%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.677    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124     2.801 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.801    clks/bounce_count_0[11]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.031    40.800    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 37.999    

Slack (MET) :             38.015ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.991ns (27.379%)  route 2.629ns (72.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.677    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     2.829 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.829    clks/bounce_count_0[9]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.075    40.844    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.844    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 38.015    

Slack (MET) :             38.017ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.991ns (27.394%)  route 2.627ns (72.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.018     2.675    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     2.827 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.827    clks/bounce_count_0[12]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.075    40.844    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         40.844    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                 38.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.614    -0.565    clks/CLK
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.243    clks/bounce_count[0]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045    -0.198 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    clks/bounce_count_0[0]
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.882    -0.803    clks/CLK
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.238    -0.565    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091    -0.474    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.257    init_count_reg[6]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.146 r  init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    init_count_reg[4]_i_1_n_5
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.258    init_count_reg[10]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.147 r  init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.147    init_count_reg[8]_i_1_n_5
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.229    init_count_reg_n_0_[0]
    SLICE_X110Y60        LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.184    init_count[0]_i_8_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.114 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.114    init_count_reg[0]_i_2_n_7
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.369%)  route 0.144ns (33.631%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.257    init_count_reg[6]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.113 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    init_count_reg[4]_i_1_n_4
    SLICE_X110Y61        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.258    init_count_reg[10]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.114 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    init_count_reg[8]_i_1_n_4
    SLICE_X110Y62        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[1]/Q
                         net (fo=1, routed)           0.180    -0.222    init_count_reg_n_0_[1]
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.112 r  init_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.112    init_count_reg[0]_i_2_n_6
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.189    -0.214    init_count_reg[8]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.099 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.099    init_count_reg[8]_i_1_n_7
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.235    -0.544    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.439    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 init_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.251ns (55.355%)  route 0.202ns (44.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[5]/Q
                         net (fo=3, routed)           0.202    -0.199    init_count_reg[5]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.089 r  init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.089    init_count_reg[4]_i_1_n_6
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.260%)  route 0.199ns (43.740%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.199    -0.203    init_count_reg[4]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.088 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    init_count_reg[4]_i_1_n_7
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.438    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y60    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y62    init_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y62    init_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y60    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y60    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y60    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    init_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X110Y61    init_count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y62    init_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y60    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    init_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    init_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X110Y61    init_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.108ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 0.828ns (8.739%)  route 8.647ns (91.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          5.556     8.630    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.801    38.728    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.204    
                         clock uncertainty           -0.106    39.098    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.738    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.738    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 30.108    

Slack (MET) :             30.465ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.828ns (9.070%)  route 8.301ns (90.930%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 38.740 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          5.211     8.284    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.813    38.740    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.216    
                         clock uncertainty           -0.106    39.110    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.750    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 30.465    

Slack (MET) :             30.774ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.828ns (9.536%)  route 7.854ns (90.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.997     7.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.675    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.078    
                         clock uncertainty           -0.106    38.972    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.612    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 30.774    

Slack (MET) :             30.837ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.828ns (9.452%)  route 7.932ns (90.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 38.743 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          4.842     7.916    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.816    38.743    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.219    
                         clock uncertainty           -0.106    39.113    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.753    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 30.837    

Slack (MET) :             30.991ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.828ns (9.775%)  route 7.643ns (90.225%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          4.553     7.626    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.106    38.978    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.618    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 30.991    

Slack (MET) :             31.287ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 0.828ns (10.120%)  route 7.354ns (89.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.496     7.337    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.106    38.984    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.624    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 31.287    

Slack (MET) :             31.287ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 0.828ns (10.117%)  route 7.356ns (89.883%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.617 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.499     7.340    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.690    38.617    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.093    
                         clock uncertainty           -0.106    38.987    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.627    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 31.287    

Slack (MET) :             31.550ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 0.828ns (10.465%)  route 7.084ns (89.535%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          3.994     7.067    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.106    38.978    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.618    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 31.550    

Slack (MET) :             31.619ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 0.828ns (10.391%)  route 7.141ns (89.609%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 38.734 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.283     7.124    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.807    38.734    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.210    
                         clock uncertainty           -0.106    39.104    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.744    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 31.619    

Slack (MET) :             31.687ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 0.828ns (10.560%)  route 7.013ns (89.440%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          3.923     6.996    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.747    38.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.106    39.044    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.684    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 31.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.070    -0.518    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.341    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.066    -0.522    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.339    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.070    -0.531    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.443%)  route 0.144ns (50.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.144    -0.312    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.070    -0.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.811%)  route 0.130ns (41.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga/hcounter_reg[9]/Q
                         net (fo=8, routed)           0.130    -0.309    vga/hcount[9]
    SLICE_X91Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  vga/p_1_out_i_2/O
                         net (fo=2, routed)           0.000    -0.264    vga/D[10]
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.865    -0.820    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.252    -0.568    
    SLICE_X91Y72         FDRE (Hold_fdre_C_D)         0.091    -0.477    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.583    -0.596    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.278    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.832    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.070    -0.526    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.694%)  route 0.188ns (50.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.575    -0.604    vga/CLK
    SLICE_X88Y71         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.188    -0.274    vga/vcount[0]
    SLICE_X89Y70         LUT5 (Prop_lut5_I3_O)        0.045    -0.229 r  vga/p_0_out_i_9/O
                         net (fo=2, routed)           0.000    -0.229    vga/vcounter_reg[10]_1[4]
    SLICE_X89Y70         FDRE                                         r  vga/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.844    -0.841    vga/CLK
    SLICE_X89Y70         FDRE                                         r  vga/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.091    -0.498    vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga/hcounter_reg[7]/Q
                         net (fo=9, routed)           0.182    -0.257    vga/hcount[7]
    SLICE_X91Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.212 r  vga/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.212    vga/D[8]
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.866    -0.819    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X91Y71         FDRE (Hold_fdre_C_D)         0.092    -0.489    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.517%)  route 0.222ns (51.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.222    -0.195    vga/hcount[0]
    SLICE_X92Y71         LUT2 (Prop_lut2_I0_O)        0.045    -0.150 r  vga/p_1_out_i_11/O
                         net (fo=2, routed)           0.000    -0.150    vga/D[1]
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.866    -0.819    vga/CLK
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[1]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X92Y71         FDRE (Hold_fdre_C_D)         0.121    -0.460    vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.745%)  route 0.265ns (65.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=7, routed)           0.265    -0.192    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.066    -0.517    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y27     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y17     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y22     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y22     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y20     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y20     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y70     vga/vcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y70     vga/vcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y70     vga/vcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y70     vga/vcounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y87     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y89     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y89     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0

Setup :         4118  Failing Endpoints,  Worst Slack      -14.938ns,  Total Violation   -51493.578ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.938ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.667ns  (logic 12.979ns (37.440%)  route 21.688ns (62.560%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          1.126    33.707    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X88Y35         FDRE                                         r  disp/SAD_vector_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.555    18.482    disp/clk_50MHz
    SLICE_X88Y35         FDRE                                         r  disp/SAD_vector_reg[5][18]/C
                         clock pessimism              0.462    18.944    
                         clock uncertainty           -0.094    18.850    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.081    18.769    disp/SAD_vector_reg[5][18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -33.707    
  -------------------------------------------------------------------
                         slack                                -14.938    

Slack (VIOLATED) :        -14.786ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.567ns  (logic 12.979ns (37.547%)  route 21.588ns (62.453%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.890    32.447    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X90Y32         LUT5 (Prop_lut5_I3_O)        0.124    32.571 r  disp/SAD_vector[1][8]_i_1/O
                         net (fo=20, routed)          1.037    33.608    disp/SAD_vector[1][8]_i_1_n_0
    SLICE_X93Y30         FDRE                                         r  disp/SAD_vector_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.608    18.535    disp/clk_50MHz
    SLICE_X93Y30         FDRE                                         r  disp/SAD_vector_reg[7][8]/C
                         clock pessimism              0.462    18.997    
                         clock uncertainty           -0.094    18.903    
    SLICE_X93Y30         FDRE (Setup_fdre_C_D)       -0.081    18.822    disp/SAD_vector_reg[7][8]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                         -33.608    
  -------------------------------------------------------------------
                         slack                                -14.786    

Slack (VIOLATED) :        -14.773ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 12.979ns (37.604%)  route 21.536ns (62.396%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.172    33.555    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X89Y30         FDRE                                         r  disp/SAD_vector_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X89Y30         FDRE                                         r  disp/SAD_vector_reg[5][9]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X89Y30         FDRE (Setup_fdre_C_D)       -0.061    18.783    disp/SAD_vector_reg[5][9]
  -------------------------------------------------------------------
                         required time                         18.783    
                         arrival time                         -33.555    
  -------------------------------------------------------------------
                         slack                                -14.773    

Slack (VIOLATED) :        -14.771ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[18][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 12.979ns (37.604%)  route 21.536ns (62.396%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          0.974    33.555    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X87Y37         FDRE                                         r  disp/SAD_vector_reg[18][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.556    18.483    disp/clk_50MHz
    SLICE_X87Y37         FDRE                                         r  disp/SAD_vector_reg[18][18]/C
                         clock pessimism              0.462    18.945    
                         clock uncertainty           -0.094    18.851    
    SLICE_X87Y37         FDRE (Setup_fdre_C_D)       -0.067    18.784    disp/SAD_vector_reg[18][18]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                         -33.555    
  -------------------------------------------------------------------
                         slack                                -14.771    

Slack (VIOLATED) :        -14.763ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[19][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.463ns  (logic 12.979ns (37.660%)  route 21.484ns (62.340%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.809    32.366    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I3_O)        0.124    32.490 r  disp/SAD_vector[1][1]_i_1/O
                         net (fo=20, routed)          1.014    33.504    disp/SAD_vector[1][1]_i_1_n_0
    SLICE_X85Y31         FDRE                                         r  disp/SAD_vector_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X85Y31         FDRE                                         r  disp/SAD_vector_reg[19][1]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X85Y31         FDRE (Setup_fdre_C_D)       -0.103    18.741    disp/SAD_vector_reg[19][1]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -33.504    
  -------------------------------------------------------------------
                         slack                                -14.763    

Slack (VIOLATED) :        -14.726ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.454ns  (logic 12.979ns (37.670%)  route 21.475ns (62.330%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          0.914    33.495    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X88Y36         FDRE                                         r  disp/SAD_vector_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.555    18.482    disp/clk_50MHz
    SLICE_X88Y36         FDRE                                         r  disp/SAD_vector_reg[2][18]/C
                         clock pessimism              0.462    18.944    
                         clock uncertainty           -0.094    18.850    
    SLICE_X88Y36         FDRE (Setup_fdre_C_D)       -0.081    18.769    disp/SAD_vector_reg[2][18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -33.495    
  -------------------------------------------------------------------
                         slack                                -14.726    

Slack (VIOLATED) :        -14.714ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[12][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.463ns  (logic 12.979ns (37.661%)  route 21.484ns (62.339%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.120    33.503    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X88Y32         FDRE                                         r  disp/SAD_vector_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.552    18.479    disp/clk_50MHz
    SLICE_X88Y32         FDRE                                         r  disp/SAD_vector_reg[12][9]/C
                         clock pessimism              0.462    18.941    
                         clock uncertainty           -0.094    18.847    
    SLICE_X88Y32         FDRE (Setup_fdre_C_D)       -0.058    18.789    disp/SAD_vector_reg[12][9]
  -------------------------------------------------------------------
                         required time                         18.789    
                         arrival time                         -33.503    
  -------------------------------------------------------------------
                         slack                                -14.714    

Slack (VIOLATED) :        -14.709ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[17][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.467ns  (logic 12.979ns (37.657%)  route 21.488ns (62.343%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.708    32.264    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X85Y27         LUT5 (Prop_lut5_I3_O)        0.124    32.388 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.119    33.507    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X86Y28         FDRE                                         r  disp/SAD_vector_reg[17][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.548    18.475    disp/clk_50MHz
    SLICE_X86Y28         FDRE                                         r  disp/SAD_vector_reg[17][10]/C
                         clock pessimism              0.462    18.937    
                         clock uncertainty           -0.094    18.843    
    SLICE_X86Y28         FDRE (Setup_fdre_C_D)       -0.045    18.798    disp/SAD_vector_reg[17][10]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -33.507    
  -------------------------------------------------------------------
                         slack                                -14.709    

Slack (VIOLATED) :        -14.704ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.450ns  (logic 12.979ns (37.675%)  route 21.471ns (62.325%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.106    33.490    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X87Y32         FDRE                                         r  disp/SAD_vector_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.552    18.479    disp/clk_50MHz
    SLICE_X87Y32         FDRE                                         r  disp/SAD_vector_reg[2][9]/C
                         clock pessimism              0.462    18.941    
                         clock uncertainty           -0.094    18.847    
    SLICE_X87Y32         FDRE (Setup_fdre_C_D)       -0.061    18.786    disp/SAD_vector_reg[2][9]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -33.490    
  -------------------------------------------------------------------
                         slack                                -14.704    

Slack (VIOLATED) :        -14.694ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[13][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.439ns  (logic 12.979ns (37.686%)  route 21.460ns (62.314%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.096    33.480    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X88Y29         FDRE                                         r  disp/SAD_vector_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X88Y29         FDRE                                         r  disp/SAD_vector_reg[13][9]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X88Y29         FDRE (Setup_fdre_C_D)       -0.058    18.786    disp/SAD_vector_reg[13][9]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -33.480    
  -------------------------------------------------------------------
                         slack                                -14.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 disp/scnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/scnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.613    -0.566    disp/clk_50MHz
    SLICE_X7Y28          FDRE                                         r  disp/scnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  disp/scnt_reg[8]/Q
                         net (fo=5, routed)           0.110    -0.314    disp/scnt[8]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.048    -0.266 r  disp/scnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.266    disp/scnt[9]_i_3_n_0
    SLICE_X6Y28          FDRE                                         r  disp/scnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.880    -0.805    disp/clk_50MHz
    SLICE_X6Y28          FDRE                                         r  disp/scnt_reg[9]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.131    -0.422    disp/scnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.590    -0.589    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.312    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X13Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.858    -0.827    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.070    -0.506    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.697%)  route 0.148ns (44.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.585    -0.594    disp/clk_50MHz
    SLICE_X11Y20         FDCE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  disp/current_state_reg[2]/Q
                         net (fo=84, routed)          0.148    -0.305    disp/Q[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    disp/pipe[0]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_50MHz
    SLICE_X10Y20         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.120    -0.461    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/rcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.643%)  route 0.157ns (45.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.591    -0.588    disp/clk_50MHz
    SLICE_X15Y12         FDRE                                         r  disp/rcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  disp/rcnt_reg[6]/Q
                         net (fo=14, routed)          0.157    -0.290    disp/rcnt_reg_n_0_[6]
    SLICE_X14Y12         LUT5 (Prop_lut5_I3_O)        0.048    -0.242 r  disp/rcnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.242    disp/rcnt[9]_i_3_n_0
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.859    -0.826    disp/clk_50MHz
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[9]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.131    -0.444    disp/rcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/rcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.591    -0.588    disp/clk_50MHz
    SLICE_X15Y12         FDRE                                         r  disp/rcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  disp/rcnt_reg[6]/Q
                         net (fo=14, routed)          0.157    -0.290    disp/rcnt_reg_n_0_[6]
    SLICE_X14Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.245 r  disp/rcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    disp/rcnt[8]_i_1_n_0
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.859    -0.826    disp/clk_50MHz
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[8]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.120    -0.455    disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 disp/row_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/row_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.653%)  route 0.181ns (49.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.589    -0.590    disp/clk_50MHz
    SLICE_X15Y16         FDRE                                         r  disp/row_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  disp/row_count_reg[1]/Q
                         net (fo=26, routed)          0.181    -0.267    disp/row_count_reg_n_0_[1]
    SLICE_X16Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  disp/row_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    disp/row_count[5]_i_1_n_0
    SLICE_X16Y16         FDRE                                         r  disp/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.856    -0.829    disp/clk_50MHz
    SLICE_X16Y16         FDRE                                         r  disp/row_count_reg[5]/C
                         clock pessimism              0.273    -0.556    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.121    -0.435    disp/row_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/ccnt_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.750%)  route 0.160ns (46.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.586    -0.593    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  disp/ccnt_reg[0]_rep__1/Q
                         net (fo=130, routed)         0.160    -0.292    disp/ccnt_reg[0]_rep__1_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  disp/ccnt[1]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    -0.247    disp/ccnt[1]_rep_i_1__1_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__1/C
                         clock pessimism              0.252    -0.580    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.120    -0.460    disp/ccnt_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/row_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/row_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.588    -0.591    disp/clk_50MHz
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  disp/row_count_reg[8]/Q
                         net (fo=14, routed)          0.088    -0.354    disp/row_count_reg_n_0_[8]
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.098    -0.256 r  disp/row_count[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.256    disp/row_count[9]_i_3_n_0
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.855    -0.830    disp/clk_50MHz
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[9]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.121    -0.470    disp/row_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.831%)  route 0.108ns (34.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.589    -0.590    disp/clk_50MHz
    SLICE_X10Y16         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  disp/col_count_reg[5]/Q
                         net (fo=27, routed)          0.108    -0.317    disp/col_count[5]
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  disp/col_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    disp/col_count[7]_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  disp/col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.856    -0.829    disp/clk_50MHz
    SLICE_X11Y16         FDRE                                         r  disp/col_count_reg[7]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X11Y16         FDRE (Hold_fdre_C_D)         0.091    -0.486    disp/col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/ccnt_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.136%)  route 0.164ns (46.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.586    -0.593    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  disp/ccnt_reg[0]_rep__1/Q
                         net (fo=130, routed)         0.164    -0.288    disp/ccnt_reg[0]_rep__1_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  disp/ccnt[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    -0.243    disp/ccnt[1]_rep_i_1__2_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__2/C
                         clock pessimism              0.252    -0.580    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121    -0.459    disp/ccnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y27     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y20     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y17     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y22     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y2      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y58     disp/SAD_vector_reg[1][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y14     disp/temp_reg[3][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y27     disp/temp_reg[3][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y70     disp/SAD_vector_reg[1][45]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y37     disp/temp_reg[4][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y22     disp/temp_reg[4][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y22     disp/temp_reg[4][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X56Y42     disp/min_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y22     disp/temp_reg[4][34]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y22     disp/temp_reg[4][38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      disp/result_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      disp/result_data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      disp/result_data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y35      disp/result_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y58     disp/temp_reg[1][58]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y58     disp/temp_reg[1][58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y35     disp/temp_reg[1][59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y28     disp/temp_reg[1][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y16     disp/row_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y16     disp/row_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      181.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             181.433ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 7.256ns (40.862%)  route 10.501ns (59.138%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.543    16.030    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.154 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/O
                         net (fo=1, routed)           0.732    16.887    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.516   198.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.142   198.762    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.319    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                         -16.887    
  -------------------------------------------------------------------
                         slack                                181.433    

Slack (MET) :             181.524ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.663ns  (logic 7.256ns (41.080%)  route 10.407ns (58.920%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.225    15.712    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.836 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.957    16.793    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.513   198.439    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.142   198.759    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.316    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                         -16.793    
  -------------------------------------------------------------------
                         slack                                181.524    

Slack (MET) :             181.749ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.589ns  (logic 7.256ns (41.254%)  route 10.333ns (58.746%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          7.418    15.905    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X91Y32         LUT6 (Prop_lut6_I1_O)        0.124    16.029 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.689    16.718    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.650   198.576    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.052    
                         clock uncertainty           -0.142   198.910    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.467    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.467    
                         arrival time                         -16.718    
  -------------------------------------------------------------------
                         slack                                181.749    

Slack (MET) :             181.975ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.217ns  (logic 7.256ns (42.145%)  route 9.961ns (57.855%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.394    15.881    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    16.005 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.341    16.346    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.518   198.444    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.142   198.764    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -16.346    
  -------------------------------------------------------------------
                         slack                                181.975    

Slack (MET) :             182.087ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.188ns  (logic 7.256ns (42.215%)  route 9.932ns (57.785%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 198.514 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[13]
                         net (fo=27, routed)          7.156    15.643    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.767 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.551    16.317    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.588   198.514    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.990    
                         clock uncertainty           -0.142   198.848    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.405    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.405    
                         arrival time                         -16.317    
  -------------------------------------------------------------------
                         slack                                182.087    

Slack (MET) :             182.112ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.137ns  (logic 7.256ns (42.341%)  route 9.881ns (57.659%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[13]
                         net (fo=27, routed)          7.105    15.592    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    15.716 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.551    16.267    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.575   198.501    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.142   198.821    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.378    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                         -16.267    
  -------------------------------------------------------------------
                         slack                                182.112    

Slack (MET) :             182.335ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.010ns  (logic 7.256ns (42.656%)  route 9.754ns (57.344%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          6.679    15.166    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X92Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.290 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.850    16.140    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -16.140    
  -------------------------------------------------------------------
                         slack                                182.335    

Slack (MET) :             182.356ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.986ns  (logic 7.256ns (42.717%)  route 9.730ns (57.283%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          6.654    15.141    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X92Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.265 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.850    16.115    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.655   198.581    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -16.115    
  -------------------------------------------------------------------
                         slack                                182.356    

Slack (MET) :             182.410ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 7.132ns (42.427%)  route 9.678ns (57.573%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[11]
                         net (fo=27, routed)          7.452    15.940    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.656   198.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.350    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                182.410    

Slack (MET) :             182.424ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 7.256ns (42.886%)  route 9.663ns (57.114%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          7.095    15.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.706 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.343    16.049    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.656   198.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.473    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.473    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                182.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.098    -0.340    fifo_buffer/pixel[7]
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.099    -0.241 r  fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    fifo_buffer/pixel0[8]
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.879    -0.806    fifo_buffer/clk_5MHz
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.092    -0.474    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.611    -0.568    fifo_buffer/clk_5MHz
    SLICE_X4Y26          FDRE                                         r  fifo_buffer/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  fifo_buffer/pixel_reg[1]/Q
                         net (fo=12, routed)          0.129    -0.275    fifo_buffer/pixel[1]
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  fifo_buffer/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    fifo_buffer/pixel0[4]
    SLICE_X5Y26          FDRE                                         r  fifo_buffer/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.877    -0.808    fifo_buffer/clk_5MHz
    SLICE_X5Y26          FDRE                                         r  fifo_buffer/pixel_reg[4]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.091    -0.464    fifo_buffer/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.221%)  route 0.116ns (33.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.438 f  fifo_buffer/state_reg[0]/Q
                         net (fo=13, routed)          0.116    -0.322    fifo_buffer/state[0]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.099    -0.223 r  fifo_buffer/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.223    fifo_buffer/image_sel_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/C
                         clock pessimism              0.238    -0.566    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091    -0.475    fifo_buffer/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fifo_buffer/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.168    -0.255    fifo_buffer/fifo_rrst
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.210    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.238    -0.565    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.474    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.584    -0.595    fifo_buffer/clk_5MHz
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  fifo_buffer/wen_l_reg/Q
                         net (fo=28, routed)          0.168    -0.285    fifo_buffer/wen_l
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  fifo_buffer/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.240    fifo_buffer/wen_l_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.851    -0.834    fifo_buffer/clk_5MHz
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/C
                         clock pessimism              0.239    -0.595    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.091    -0.504    fifo_buffer/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.266%)  route 0.234ns (55.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.234    -0.190    fifo_buffer/image_sel
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.145 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    fifo_buffer/next_state[1]
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.273    -0.531    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.121    -0.410    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.585    -0.594    fifo_buffer/clk_5MHz
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  fifo_buffer/num_lines_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.254    fifo_buffer/num_lines_reg_n_0_[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.852    -0.833    fifo_buffer/clk_5MHz
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.120    -0.474    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.175    -0.226    fifo_buffer/buffer_ready
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.181 r  fifo_buffer/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.181    fifo_buffer/buffer_ready_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.120    -0.446    fifo_buffer/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.175    -0.225    fifo_buffer/fifo_oe
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.180 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.180    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.239    -0.565    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.120    -0.445    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.587    -0.592    fifo_buffer/clk_5MHz
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  fifo_buffer/num_lines_reg[12]/Q
                         net (fo=6, routed)           0.120    -0.330    fifo_buffer/num_lines_reg_n_0_[12]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  fifo_buffer/num_lines0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.222    fifo_buffer/num_lines0[12]
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.854    -0.831    fifo_buffer/clk_5MHz
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.487    fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y12     fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y9      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y2      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y3      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y6      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y6      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y7      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y9      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y7      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y26      fifo_buffer/pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y26      fifo_buffer/pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y26      fifo_buffer/pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y26      fifo_buffer/pixel_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y28      fifo_buffer/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y32      fifo_buffer/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y32      fifo_buffer/num_lines_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y28      fifo_buffer/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y29      fifo_buffer/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y29      fifo_buffer/trigger_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y28      fifo_buffer/wen_l_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y28      fifo_buffer/wen_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y29      fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X8Y29      fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X9Y31      fifo_buffer/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.963ns (24.836%)  route 2.914ns (75.164%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.963    clks/bounce_count[20]_i_4_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.124     3.087 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     3.087    clks/bounce_count_0[15]
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.077    40.821    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.753ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.985ns (25.260%)  route 2.914ns (74.740%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.963    clks/bounce_count[20]_i_4_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.146     3.109 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.109    clks/bounce_count_0[17]
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.118    40.862    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 37.753    

Slack (MET) :             37.824ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.963ns (25.753%)  route 2.776ns (74.247%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.168     2.825    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.949 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.949    clks/bounce_count_0[13]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.029    40.773    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.773    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 37.824    

Slack (MET) :             37.842ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.991ns (26.305%)  route 2.776ns (73.695%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.168     2.825    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.152     2.977 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.977    clks/bounce_count_0[19]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.075    40.819    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.819    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 37.842    

Slack (MET) :             37.862ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.963ns (26.000%)  route 2.741ns (74.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.132     2.789    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.913 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.913    clks/bounce_count_0[16]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.031    40.775    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.775    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 37.862    

Slack (MET) :             37.880ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.989ns (26.516%)  route 2.741ns (73.484%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.132     2.789    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.150     2.939 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.939    clks/bounce_count_0[18]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.075    40.819    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.819    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 37.880    

Slack (MET) :             37.999ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.963ns (26.827%)  route 2.627ns (73.173%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.018     2.675    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124     2.799 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.799    clks/bounce_count_0[10]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.029    40.798    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 37.999    

Slack (MET) :             37.999ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.963ns (26.812%)  route 2.629ns (73.188%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.677    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124     2.801 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.801    clks/bounce_count_0[11]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.031    40.800    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 37.999    

Slack (MET) :             38.015ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.991ns (27.379%)  route 2.629ns (72.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.677    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     2.829 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.829    clks/bounce_count_0[9]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.075    40.844    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.844    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 38.015    

Slack (MET) :             38.017ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.991ns (27.394%)  route 2.627ns (72.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.018     2.675    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     2.827 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.827    clks/bounce_count_0[12]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.075    40.844    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         40.844    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                 38.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.614    -0.565    clks/CLK
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.243    clks/bounce_count[0]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045    -0.198 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    clks/bounce_count_0[0]
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.882    -0.803    clks/CLK
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.107    -0.458    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091    -0.367    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.257    init_count_reg[6]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.146 r  init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    init_count_reg[4]_i_1_n_5
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.258    init_count_reg[10]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.147 r  init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.147    init_count_reg[8]_i_1_n_5
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.229    init_count_reg_n_0_[0]
    SLICE_X110Y60        LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.184    init_count[0]_i_8_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.114 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.114    init_count_reg[0]_i_2_n_7
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.369%)  route 0.144ns (33.631%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.257    init_count_reg[6]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.113 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    init_count_reg[4]_i_1_n_4
    SLICE_X110Y61        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.258    init_count_reg[10]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.114 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    init_count_reg[8]_i_1_n_4
    SLICE_X110Y62        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[1]/Q
                         net (fo=1, routed)           0.180    -0.222    init_count_reg_n_0_[1]
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.112 r  init_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.112    init_count_reg[0]_i_2_n_6
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.189    -0.214    init_count_reg[8]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.099 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.099    init_count_reg[8]_i_1_n_7
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 init_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.251ns (55.355%)  route 0.202ns (44.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[5]/Q
                         net (fo=3, routed)           0.202    -0.199    init_count_reg[5]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.089 r  init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.089    init_count_reg[4]_i_1_n_6
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.260%)  route 0.199ns (43.740%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.199    -0.203    init_count_reg[4]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.088 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    init_count_reg[4]_i_1_n_7
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.108ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 0.828ns (8.739%)  route 8.647ns (91.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          5.556     8.630    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.801    38.728    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.204    
                         clock uncertainty           -0.106    39.098    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.738    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.738    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 30.108    

Slack (MET) :             30.465ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.828ns (9.070%)  route 8.301ns (90.930%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 38.740 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          5.211     8.284    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.813    38.740    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.216    
                         clock uncertainty           -0.106    39.110    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.750    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 30.465    

Slack (MET) :             30.774ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.828ns (9.536%)  route 7.854ns (90.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.997     7.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.675    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.078    
                         clock uncertainty           -0.106    38.972    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.612    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 30.774    

Slack (MET) :             30.837ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.828ns (9.452%)  route 7.932ns (90.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 38.743 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          4.842     7.916    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.816    38.743    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.219    
                         clock uncertainty           -0.106    39.113    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.753    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 30.837    

Slack (MET) :             30.991ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.828ns (9.775%)  route 7.643ns (90.225%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          4.553     7.626    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.106    38.978    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.618    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 30.991    

Slack (MET) :             31.287ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 0.828ns (10.120%)  route 7.354ns (89.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.496     7.337    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.106    38.984    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.624    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 31.287    

Slack (MET) :             31.287ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 0.828ns (10.117%)  route 7.356ns (89.883%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.617 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.499     7.340    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.690    38.617    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.093    
                         clock uncertainty           -0.106    38.987    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.627    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 31.287    

Slack (MET) :             31.550ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 0.828ns (10.465%)  route 7.084ns (89.535%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          3.994     7.067    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.106    38.978    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.618    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 31.550    

Slack (MET) :             31.619ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 0.828ns (10.391%)  route 7.141ns (89.609%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 38.734 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.283     7.124    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.807    38.734    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.210    
                         clock uncertainty           -0.106    39.104    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.744    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 31.619    

Slack (MET) :             31.687ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 0.828ns (10.560%)  route 7.013ns (89.440%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          3.923     6.996    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.747    38.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.106    39.044    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.684    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 31.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.106    -0.481    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.070    -0.411    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.341    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.106    -0.481    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.066    -0.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.339    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.106    -0.494    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.070    -0.424    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.443%)  route 0.144ns (50.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.144    -0.312    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.070    -0.406    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.811%)  route 0.130ns (41.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga/hcounter_reg[9]/Q
                         net (fo=8, routed)           0.130    -0.309    vga/hcount[9]
    SLICE_X91Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  vga/p_1_out_i_2/O
                         net (fo=2, routed)           0.000    -0.264    vga/D[10]
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.865    -0.820    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.252    -0.568    
                         clock uncertainty            0.106    -0.461    
    SLICE_X91Y72         FDRE (Hold_fdre_C_D)         0.091    -0.370    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.583    -0.596    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.278    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.832    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.106    -0.489    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.070    -0.419    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.694%)  route 0.188ns (50.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.575    -0.604    vga/CLK
    SLICE_X88Y71         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.188    -0.274    vga/vcount[0]
    SLICE_X89Y70         LUT5 (Prop_lut5_I3_O)        0.045    -0.229 r  vga/p_0_out_i_9/O
                         net (fo=2, routed)           0.000    -0.229    vga/vcounter_reg[10]_1[4]
    SLICE_X89Y70         FDRE                                         r  vga/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.844    -0.841    vga/CLK
    SLICE_X89Y70         FDRE                                         r  vga/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.106    -0.482    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.091    -0.391    vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga/hcounter_reg[7]/Q
                         net (fo=9, routed)           0.182    -0.257    vga/hcount[7]
    SLICE_X91Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.212 r  vga/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.212    vga/D[8]
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.866    -0.819    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.106    -0.474    
    SLICE_X91Y71         FDRE (Hold_fdre_C_D)         0.092    -0.382    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.517%)  route 0.222ns (51.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.222    -0.195    vga/hcount[0]
    SLICE_X92Y71         LUT2 (Prop_lut2_I0_O)        0.045    -0.150 r  vga/p_1_out_i_11/O
                         net (fo=2, routed)           0.000    -0.150    vga/D[1]
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.866    -0.819    vga/CLK
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[1]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.106    -0.474    
    SLICE_X92Y71         FDRE (Hold_fdre_C_D)         0.121    -0.353    vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.745%)  route 0.265ns (65.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=7, routed)           0.265    -0.192    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.066    -0.410    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.258    18.533    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.009    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.258    18.533    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.009    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.258    18.533    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.009    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  disp/rcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X15Y8          FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.258    18.533    
    SLICE_X15Y8          FDRE (Setup_fdre_C_R)       -0.429    18.104    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.104    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.550ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.244ns (19.540%)  route 5.122ns (80.460%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.836     4.257    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.381 r  disp/rcnt[9]_i_2/O
                         net (fo=11, routed)          1.194     5.575    disp/rcnt[9]_i_2_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.258    18.622    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    18.125    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.125    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 12.550    

Slack (MET) :             12.586ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.244ns (19.241%)  route 5.222ns (80.759%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.572     4.993    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.117 r  disp/laddr0_i_19/O
                         net (fo=1, routed)           0.557     5.674    disp/laddr0_i_19_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.258    18.622    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    18.260    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                 12.586    

Slack (MET) :             12.599ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.269ns (20.323%)  route 4.975ns (79.677%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.338     4.759    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y10         LUT2 (Prop_lut2_I0_O)        0.149     4.908 r  disp/laddr0_i_20/O
                         net (fo=1, routed)           0.545     5.453    disp/laddr0_i_20_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.258    18.622    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.570    18.052    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.052    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 12.599    

Slack (MET) :             12.608ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.244ns (20.095%)  route 4.947ns (79.905%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.006     5.399    disp/rcnt[9]_i_1_n_0
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.574    18.501    disp/clk_50MHz
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[5]/C
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.258    18.531    
    SLICE_X16Y11         FDRE (Setup_fdre_C_R)       -0.524    18.007    disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.007    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.608    

Slack (MET) :             12.608ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.244ns (20.095%)  route 4.947ns (79.905%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.006     5.399    disp/rcnt[9]_i_1_n_0
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.574    18.501    disp/clk_50MHz
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.258    18.531    
    SLICE_X16Y11         FDRE (Setup_fdre_C_R)       -0.524    18.007    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.007    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.608    

Slack (MET) :             12.696ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.244ns (19.574%)  route 5.111ns (80.426%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.607     5.028    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.152 r  disp/laddr0_i_18/O
                         net (fo=1, routed)           0.411     5.564    disp/laddr0_i_18_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.258    18.622    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    18.260    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 12.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.254ns (18.523%)  route 1.117ns (81.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.215     0.806    disp/current_state[0]_i_1_n_0
    SLICE_X13Y20         FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_50MHz
    SLICE_X13Y20         FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.258    -0.019    
    SLICE_X13Y20         FDCE (Hold_fdce_C_D)         0.070     0.051    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.344ns (23.196%)  route 1.139ns (76.804%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.091     0.872    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.917 r  disp/ccnt[0]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     0.917    disp/ccnt[0]_rep_i_1__2_n_0
    SLICE_X13Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X13Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__2/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.091     0.073    disp/ccnt_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.344ns (21.829%)  route 1.232ns (78.171%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.184     0.965    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.010    disp/ccnt[2]_i_1_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121     0.103    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.344ns (21.771%)  route 1.236ns (78.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.188     0.969    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.014 r  disp/ccnt[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.014    disp/ccnt[1]_rep_i_1__0_n_0
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__0/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.092     0.074    disp/ccnt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.344ns (21.286%)  route 1.272ns (78.714%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.224     1.005    disp/ccnt[2]_i_2_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  disp/ccnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.050    disp/ccnt[2]_rep_i_1_n_0
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[2]_rep/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.121     0.103    disp/ccnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.344ns (21.259%)  route 1.274ns (78.741%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.226     1.007    disp/ccnt[2]_i_2_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.052 r  disp/ccnt[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.052    disp/ccnt[0]_rep_i_1__0_n_0
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__0/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.120     0.102    disp/ccnt_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.342ns (20.928%)  route 1.292ns (79.072%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT5 (Prop_lut5_I3_O)        0.043     1.069 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.069    disp/cdcnt[2]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.131     0.114    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.344ns (21.024%)  route 1.292ns (78.976%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.071 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.071    disp/cdcnt[0]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.121     0.104    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.344ns (21.024%)  route 1.292ns (78.976%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.071 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.071    disp/cdcnt[1]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.120     0.103    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.315ns (19.773%)  route 1.278ns (80.227%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.720     0.319    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.044     0.363 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.287     0.650    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.107     0.757 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.271     1.027    disp/next_state[1]
    SLICE_X13Y18         FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X13Y18         FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.070     0.053    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.975    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :         4118  Failing Endpoints,  Worst Slack      -14.938ns,  Total Violation   -51493.578ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.938ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.667ns  (logic 12.979ns (37.440%)  route 21.688ns (62.560%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          1.126    33.707    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X88Y35         FDRE                                         r  disp/SAD_vector_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.555    18.482    disp/clk_50MHz
    SLICE_X88Y35         FDRE                                         r  disp/SAD_vector_reg[5][18]/C
                         clock pessimism              0.462    18.944    
                         clock uncertainty           -0.094    18.850    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.081    18.769    disp/SAD_vector_reg[5][18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -33.707    
  -------------------------------------------------------------------
                         slack                                -14.938    

Slack (VIOLATED) :        -14.786ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.567ns  (logic 12.979ns (37.547%)  route 21.588ns (62.453%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.890    32.447    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X90Y32         LUT5 (Prop_lut5_I3_O)        0.124    32.571 r  disp/SAD_vector[1][8]_i_1/O
                         net (fo=20, routed)          1.037    33.608    disp/SAD_vector[1][8]_i_1_n_0
    SLICE_X93Y30         FDRE                                         r  disp/SAD_vector_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.608    18.535    disp/clk_50MHz
    SLICE_X93Y30         FDRE                                         r  disp/SAD_vector_reg[7][8]/C
                         clock pessimism              0.462    18.997    
                         clock uncertainty           -0.094    18.903    
    SLICE_X93Y30         FDRE (Setup_fdre_C_D)       -0.081    18.822    disp/SAD_vector_reg[7][8]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                         -33.608    
  -------------------------------------------------------------------
                         slack                                -14.786    

Slack (VIOLATED) :        -14.773ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 12.979ns (37.604%)  route 21.536ns (62.396%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.172    33.555    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X89Y30         FDRE                                         r  disp/SAD_vector_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X89Y30         FDRE                                         r  disp/SAD_vector_reg[5][9]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X89Y30         FDRE (Setup_fdre_C_D)       -0.061    18.783    disp/SAD_vector_reg[5][9]
  -------------------------------------------------------------------
                         required time                         18.783    
                         arrival time                         -33.555    
  -------------------------------------------------------------------
                         slack                                -14.773    

Slack (VIOLATED) :        -14.771ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[18][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 12.979ns (37.604%)  route 21.536ns (62.396%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          0.974    33.555    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X87Y37         FDRE                                         r  disp/SAD_vector_reg[18][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.556    18.483    disp/clk_50MHz
    SLICE_X87Y37         FDRE                                         r  disp/SAD_vector_reg[18][18]/C
                         clock pessimism              0.462    18.945    
                         clock uncertainty           -0.094    18.851    
    SLICE_X87Y37         FDRE (Setup_fdre_C_D)       -0.067    18.784    disp/SAD_vector_reg[18][18]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                         -33.555    
  -------------------------------------------------------------------
                         slack                                -14.771    

Slack (VIOLATED) :        -14.763ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[19][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.463ns  (logic 12.979ns (37.660%)  route 21.484ns (62.340%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.809    32.366    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I3_O)        0.124    32.490 r  disp/SAD_vector[1][1]_i_1/O
                         net (fo=20, routed)          1.014    33.504    disp/SAD_vector[1][1]_i_1_n_0
    SLICE_X85Y31         FDRE                                         r  disp/SAD_vector_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X85Y31         FDRE                                         r  disp/SAD_vector_reg[19][1]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X85Y31         FDRE (Setup_fdre_C_D)       -0.103    18.741    disp/SAD_vector_reg[19][1]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -33.504    
  -------------------------------------------------------------------
                         slack                                -14.763    

Slack (VIOLATED) :        -14.726ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.454ns  (logic 12.979ns (37.670%)  route 21.475ns (62.330%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          0.914    33.495    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X88Y36         FDRE                                         r  disp/SAD_vector_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.555    18.482    disp/clk_50MHz
    SLICE_X88Y36         FDRE                                         r  disp/SAD_vector_reg[2][18]/C
                         clock pessimism              0.462    18.944    
                         clock uncertainty           -0.094    18.850    
    SLICE_X88Y36         FDRE (Setup_fdre_C_D)       -0.081    18.769    disp/SAD_vector_reg[2][18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -33.495    
  -------------------------------------------------------------------
                         slack                                -14.726    

Slack (VIOLATED) :        -14.714ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[12][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.463ns  (logic 12.979ns (37.661%)  route 21.484ns (62.339%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.120    33.503    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X88Y32         FDRE                                         r  disp/SAD_vector_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.552    18.479    disp/clk_50MHz
    SLICE_X88Y32         FDRE                                         r  disp/SAD_vector_reg[12][9]/C
                         clock pessimism              0.462    18.941    
                         clock uncertainty           -0.094    18.847    
    SLICE_X88Y32         FDRE (Setup_fdre_C_D)       -0.058    18.789    disp/SAD_vector_reg[12][9]
  -------------------------------------------------------------------
                         required time                         18.789    
                         arrival time                         -33.503    
  -------------------------------------------------------------------
                         slack                                -14.714    

Slack (VIOLATED) :        -14.709ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[17][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.467ns  (logic 12.979ns (37.657%)  route 21.488ns (62.343%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.708    32.264    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X85Y27         LUT5 (Prop_lut5_I3_O)        0.124    32.388 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.119    33.507    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X86Y28         FDRE                                         r  disp/SAD_vector_reg[17][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.548    18.475    disp/clk_50MHz
    SLICE_X86Y28         FDRE                                         r  disp/SAD_vector_reg[17][10]/C
                         clock pessimism              0.462    18.937    
                         clock uncertainty           -0.094    18.843    
    SLICE_X86Y28         FDRE (Setup_fdre_C_D)       -0.045    18.798    disp/SAD_vector_reg[17][10]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -33.507    
  -------------------------------------------------------------------
                         slack                                -14.709    

Slack (VIOLATED) :        -14.704ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.450ns  (logic 12.979ns (37.675%)  route 21.471ns (62.325%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.106    33.490    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X87Y32         FDRE                                         r  disp/SAD_vector_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.552    18.479    disp/clk_50MHz
    SLICE_X87Y32         FDRE                                         r  disp/SAD_vector_reg[2][9]/C
                         clock pessimism              0.462    18.941    
                         clock uncertainty           -0.094    18.847    
    SLICE_X87Y32         FDRE (Setup_fdre_C_D)       -0.061    18.786    disp/SAD_vector_reg[2][9]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -33.490    
  -------------------------------------------------------------------
                         slack                                -14.704    

Slack (VIOLATED) :        -14.694ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[13][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.439ns  (logic 12.979ns (37.686%)  route 21.460ns (62.314%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.096    33.480    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X88Y29         FDRE                                         r  disp/SAD_vector_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X88Y29         FDRE                                         r  disp/SAD_vector_reg[13][9]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X88Y29         FDRE (Setup_fdre_C_D)       -0.058    18.786    disp/SAD_vector_reg[13][9]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -33.480    
  -------------------------------------------------------------------
                         slack                                -14.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 disp/scnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/scnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.613    -0.566    disp/clk_50MHz
    SLICE_X7Y28          FDRE                                         r  disp/scnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  disp/scnt_reg[8]/Q
                         net (fo=5, routed)           0.110    -0.314    disp/scnt[8]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.048    -0.266 r  disp/scnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.266    disp/scnt[9]_i_3_n_0
    SLICE_X6Y28          FDRE                                         r  disp/scnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.880    -0.805    disp/clk_50MHz
    SLICE_X6Y28          FDRE                                         r  disp/scnt_reg[9]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.094    -0.459    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.131    -0.328    disp/scnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.590    -0.589    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.312    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X13Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.858    -0.827    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.094    -0.482    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.070    -0.412    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.697%)  route 0.148ns (44.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.585    -0.594    disp/clk_50MHz
    SLICE_X11Y20         FDCE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  disp/current_state_reg[2]/Q
                         net (fo=84, routed)          0.148    -0.305    disp/Q[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    disp/pipe[0]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_50MHz
    SLICE_X10Y20         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.094    -0.487    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.120    -0.367    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/rcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.643%)  route 0.157ns (45.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.591    -0.588    disp/clk_50MHz
    SLICE_X15Y12         FDRE                                         r  disp/rcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  disp/rcnt_reg[6]/Q
                         net (fo=14, routed)          0.157    -0.290    disp/rcnt_reg_n_0_[6]
    SLICE_X14Y12         LUT5 (Prop_lut5_I3_O)        0.048    -0.242 r  disp/rcnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.242    disp/rcnt[9]_i_3_n_0
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.859    -0.826    disp/clk_50MHz
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[9]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.094    -0.481    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.131    -0.350    disp/rcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/rcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.591    -0.588    disp/clk_50MHz
    SLICE_X15Y12         FDRE                                         r  disp/rcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  disp/rcnt_reg[6]/Q
                         net (fo=14, routed)          0.157    -0.290    disp/rcnt_reg_n_0_[6]
    SLICE_X14Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.245 r  disp/rcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    disp/rcnt[8]_i_1_n_0
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.859    -0.826    disp/clk_50MHz
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[8]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.094    -0.481    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.120    -0.361    disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 disp/row_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/row_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.653%)  route 0.181ns (49.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.589    -0.590    disp/clk_50MHz
    SLICE_X15Y16         FDRE                                         r  disp/row_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  disp/row_count_reg[1]/Q
                         net (fo=26, routed)          0.181    -0.267    disp/row_count_reg_n_0_[1]
    SLICE_X16Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  disp/row_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    disp/row_count[5]_i_1_n_0
    SLICE_X16Y16         FDRE                                         r  disp/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.856    -0.829    disp/clk_50MHz
    SLICE_X16Y16         FDRE                                         r  disp/row_count_reg[5]/C
                         clock pessimism              0.273    -0.556    
                         clock uncertainty            0.094    -0.462    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.121    -0.341    disp/row_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/ccnt_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.750%)  route 0.160ns (46.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.586    -0.593    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  disp/ccnt_reg[0]_rep__1/Q
                         net (fo=130, routed)         0.160    -0.292    disp/ccnt_reg[0]_rep__1_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  disp/ccnt[1]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    -0.247    disp/ccnt[1]_rep_i_1__1_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__1/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.094    -0.486    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.120    -0.366    disp/ccnt_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 disp/row_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/row_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.588    -0.591    disp/clk_50MHz
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  disp/row_count_reg[8]/Q
                         net (fo=14, routed)          0.088    -0.354    disp/row_count_reg_n_0_[8]
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.098    -0.256 r  disp/row_count[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.256    disp/row_count[9]_i_3_n_0
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.855    -0.830    disp/clk_50MHz
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[9]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.094    -0.497    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.121    -0.376    disp/row_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.831%)  route 0.108ns (34.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.589    -0.590    disp/clk_50MHz
    SLICE_X10Y16         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  disp/col_count_reg[5]/Q
                         net (fo=27, routed)          0.108    -0.317    disp/col_count[5]
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  disp/col_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    disp/col_count[7]_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  disp/col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.856    -0.829    disp/clk_50MHz
    SLICE_X11Y16         FDRE                                         r  disp/col_count_reg[7]/C
                         clock pessimism              0.252    -0.577    
                         clock uncertainty            0.094    -0.483    
    SLICE_X11Y16         FDRE (Hold_fdre_C_D)         0.091    -0.392    disp/col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/ccnt_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.136%)  route 0.164ns (46.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.586    -0.593    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  disp/ccnt_reg[0]_rep__1/Q
                         net (fo=130, routed)         0.164    -0.288    disp/ccnt_reg[0]_rep__1_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  disp/ccnt[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    -0.243    disp/ccnt[1]_rep_i_1__2_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__2/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.094    -0.486    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121    -0.365    disp/ccnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.262    18.529    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.005    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.005    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.262    18.529    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.005    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.005    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.262    18.529    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.005    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.005    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.339ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  disp/rcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X15Y8          FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.262    18.529    
    SLICE_X15Y8          FDRE (Setup_fdre_C_R)       -0.429    18.100    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.100    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.339    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.244ns (19.540%)  route 5.122ns (80.460%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.836     4.257    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.381 r  disp/rcnt[9]_i_2/O
                         net (fo=11, routed)          1.194     5.575    disp/rcnt[9]_i_2_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.262    18.617    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    18.120    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.120    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.581ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.244ns (19.241%)  route 5.222ns (80.759%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.572     4.993    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.117 r  disp/laddr0_i_19/O
                         net (fo=1, routed)           0.557     5.674    disp/laddr0_i_19_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.262    18.617    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    18.255    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.255    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                 12.581    

Slack (MET) :             12.595ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.269ns (20.323%)  route 4.975ns (79.677%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.338     4.759    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y10         LUT2 (Prop_lut2_I0_O)        0.149     4.908 r  disp/laddr0_i_20/O
                         net (fo=1, routed)           0.545     5.453    disp/laddr0_i_20_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.262    18.617    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.570    18.047    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.047    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 12.595    

Slack (MET) :             12.604ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.244ns (20.095%)  route 4.947ns (79.905%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.006     5.399    disp/rcnt[9]_i_1_n_0
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.574    18.501    disp/clk_50MHz
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[5]/C
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.262    18.527    
    SLICE_X16Y11         FDRE (Setup_fdre_C_R)       -0.524    18.003    disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.003    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.604    

Slack (MET) :             12.604ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.244ns (20.095%)  route 4.947ns (79.905%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.006     5.399    disp/rcnt[9]_i_1_n_0
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.574    18.501    disp/clk_50MHz
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.262    18.527    
    SLICE_X16Y11         FDRE (Setup_fdre_C_R)       -0.524    18.003    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.003    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.604    

Slack (MET) :             12.692ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.244ns (19.574%)  route 5.111ns (80.426%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.607     5.028    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.152 r  disp/laddr0_i_18/O
                         net (fo=1, routed)           0.411     5.564    disp/laddr0_i_18_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.262    18.617    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    18.255    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.255    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 12.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.254ns (18.523%)  route 1.117ns (81.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.215     0.806    disp/current_state[0]_i_1_n_0
    SLICE_X13Y20         FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_50MHz
    SLICE_X13Y20         FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.262    -0.015    
    SLICE_X13Y20         FDCE (Hold_fdce_C_D)         0.070     0.055    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.344ns (23.196%)  route 1.139ns (76.804%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.091     0.872    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.917 r  disp/ccnt[0]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     0.917    disp/ccnt[0]_rep_i_1__2_n_0
    SLICE_X13Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X13Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__2/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.091     0.077    disp/ccnt_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.344ns (21.829%)  route 1.232ns (78.171%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.184     0.965    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.010    disp/ccnt[2]_i_1_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121     0.107    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.344ns (21.771%)  route 1.236ns (78.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.188     0.969    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.014 r  disp/ccnt[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.014    disp/ccnt[1]_rep_i_1__0_n_0
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__0/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.092     0.078    disp/ccnt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.344ns (21.286%)  route 1.272ns (78.714%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.224     1.005    disp/ccnt[2]_i_2_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  disp/ccnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.050    disp/ccnt[2]_rep_i_1_n_0
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[2]_rep/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.121     0.107    disp/ccnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.344ns (21.259%)  route 1.274ns (78.741%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.226     1.007    disp/ccnt[2]_i_2_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.052 r  disp/ccnt[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.052    disp/ccnt[0]_rep_i_1__0_n_0
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__0/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.120     0.106    disp/ccnt_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.342ns (20.928%)  route 1.292ns (79.072%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT5 (Prop_lut5_I3_O)        0.043     1.069 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.069    disp/cdcnt[2]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.131     0.118    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.344ns (21.024%)  route 1.292ns (78.976%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.071 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.071    disp/cdcnt[0]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.121     0.108    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.344ns (21.024%)  route 1.292ns (78.976%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.071 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.071    disp/cdcnt[1]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.120     0.107    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.315ns (19.773%)  route 1.278ns (80.227%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.720     0.319    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.044     0.363 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.287     0.650    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.107     0.757 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.271     1.027    disp/next_state[1]
    SLICE_X13Y18         FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X13Y18         FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.070     0.057    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.970    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      181.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             181.433ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 7.256ns (40.862%)  route 10.501ns (59.138%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.543    16.030    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.154 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/O
                         net (fo=1, routed)           0.732    16.887    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.516   198.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.142   198.762    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.319    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                         -16.887    
  -------------------------------------------------------------------
                         slack                                181.433    

Slack (MET) :             181.524ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.663ns  (logic 7.256ns (41.080%)  route 10.407ns (58.920%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.225    15.712    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.836 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.957    16.793    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.513   198.439    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.142   198.759    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.316    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                         -16.793    
  -------------------------------------------------------------------
                         slack                                181.524    

Slack (MET) :             181.749ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.589ns  (logic 7.256ns (41.254%)  route 10.333ns (58.746%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          7.418    15.905    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X91Y32         LUT6 (Prop_lut6_I1_O)        0.124    16.029 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.689    16.718    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.650   198.576    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.052    
                         clock uncertainty           -0.142   198.910    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.467    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.467    
                         arrival time                         -16.718    
  -------------------------------------------------------------------
                         slack                                181.749    

Slack (MET) :             181.975ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.217ns  (logic 7.256ns (42.145%)  route 9.961ns (57.855%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.394    15.881    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    16.005 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.341    16.346    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.518   198.444    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.142   198.764    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -16.346    
  -------------------------------------------------------------------
                         slack                                181.975    

Slack (MET) :             182.087ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.188ns  (logic 7.256ns (42.215%)  route 9.932ns (57.785%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 198.514 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[13]
                         net (fo=27, routed)          7.156    15.643    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.767 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.551    16.317    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.588   198.514    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.990    
                         clock uncertainty           -0.142   198.848    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.405    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.405    
                         arrival time                         -16.317    
  -------------------------------------------------------------------
                         slack                                182.087    

Slack (MET) :             182.112ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.137ns  (logic 7.256ns (42.341%)  route 9.881ns (57.659%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[13]
                         net (fo=27, routed)          7.105    15.592    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    15.716 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.551    16.267    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.575   198.501    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.142   198.821    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.378    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                         -16.267    
  -------------------------------------------------------------------
                         slack                                182.112    

Slack (MET) :             182.335ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.010ns  (logic 7.256ns (42.656%)  route 9.754ns (57.344%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          6.679    15.166    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X92Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.290 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.850    16.140    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -16.140    
  -------------------------------------------------------------------
                         slack                                182.335    

Slack (MET) :             182.356ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.986ns  (logic 7.256ns (42.717%)  route 9.730ns (57.283%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          6.654    15.141    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X92Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.265 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.850    16.115    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.655   198.581    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -16.115    
  -------------------------------------------------------------------
                         slack                                182.356    

Slack (MET) :             182.410ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 7.132ns (42.427%)  route 9.678ns (57.573%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[11]
                         net (fo=27, routed)          7.452    15.940    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.656   198.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.350    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                182.410    

Slack (MET) :             182.424ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 7.256ns (42.886%)  route 9.663ns (57.114%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          7.095    15.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.706 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.343    16.049    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.656   198.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.473    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.473    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                182.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.098    -0.340    fifo_buffer/pixel[7]
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.099    -0.241 r  fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    fifo_buffer/pixel0[8]
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.879    -0.806    fifo_buffer/clk_5MHz
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.092    -0.332    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.611    -0.568    fifo_buffer/clk_5MHz
    SLICE_X4Y26          FDRE                                         r  fifo_buffer/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  fifo_buffer/pixel_reg[1]/Q
                         net (fo=12, routed)          0.129    -0.275    fifo_buffer/pixel[1]
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  fifo_buffer/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    fifo_buffer/pixel0[4]
    SLICE_X5Y26          FDRE                                         r  fifo_buffer/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.877    -0.808    fifo_buffer/clk_5MHz
    SLICE_X5Y26          FDRE                                         r  fifo_buffer/pixel_reg[4]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.142    -0.413    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.091    -0.322    fifo_buffer/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.221%)  route 0.116ns (33.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.438 f  fifo_buffer/state_reg[0]/Q
                         net (fo=13, routed)          0.116    -0.322    fifo_buffer/state[0]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.099    -0.223 r  fifo_buffer/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.223    fifo_buffer/image_sel_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091    -0.333    fifo_buffer/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fifo_buffer/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.168    -0.255    fifo_buffer/fifo_rrst
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.210    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.142    -0.423    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.332    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.584    -0.595    fifo_buffer/clk_5MHz
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  fifo_buffer/wen_l_reg/Q
                         net (fo=28, routed)          0.168    -0.285    fifo_buffer/wen_l
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  fifo_buffer/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.240    fifo_buffer/wen_l_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.851    -0.834    fifo_buffer/clk_5MHz
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.142    -0.453    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.091    -0.362    fifo_buffer/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.266%)  route 0.234ns (55.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.234    -0.190    fifo_buffer/image_sel
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.145 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    fifo_buffer/next_state[1]
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.273    -0.531    
                         clock uncertainty            0.142    -0.389    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.121    -0.268    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.585    -0.594    fifo_buffer/clk_5MHz
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  fifo_buffer/num_lines_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.254    fifo_buffer/num_lines_reg_n_0_[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.852    -0.833    fifo_buffer/clk_5MHz
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.142    -0.452    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.120    -0.332    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.175    -0.226    fifo_buffer/buffer_ready
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.181 r  fifo_buffer/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.181    fifo_buffer/buffer_ready_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.120    -0.304    fifo_buffer/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.175    -0.225    fifo_buffer/fifo_oe
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.180 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.180    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.239    -0.565    
                         clock uncertainty            0.142    -0.423    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.120    -0.303    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.587    -0.592    fifo_buffer/clk_5MHz
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  fifo_buffer/num_lines_reg[12]/Q
                         net (fo=6, routed)           0.120    -0.330    fifo_buffer/num_lines_reg_n_0_[12]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  fifo_buffer/num_lines0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.222    fifo_buffer/num_lines0[12]
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.854    -0.831    fifo_buffer/clk_5MHz
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.142    -0.450    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.345    fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.734ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.963ns (24.836%)  route 2.914ns (75.164%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.963    clks/bounce_count[20]_i_4_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.124     3.087 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     3.087    clks/bounce_count_0[15]
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.077    40.821    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 37.734    

Slack (MET) :             37.753ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.985ns (25.260%)  route 2.914ns (74.740%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.306     2.963    clks/bounce_count[20]_i_4_n_0
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.146     3.109 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.109    clks/bounce_count_0[17]
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X2Y22          FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.118    40.862    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 37.753    

Slack (MET) :             37.824ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.963ns (25.753%)  route 2.776ns (74.247%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.168     2.825    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.949 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.949    clks/bounce_count_0[13]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.029    40.773    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.773    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 37.824    

Slack (MET) :             37.842ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.991ns (26.305%)  route 2.776ns (73.695%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.168     2.825    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.152     2.977 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.977    clks/bounce_count_0[19]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.075    40.819    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.819    
                         arrival time                          -2.977    
  -------------------------------------------------------------------
                         slack                                 37.842    

Slack (MET) :             37.862ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.963ns (26.000%)  route 2.741ns (74.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.132     2.789    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.124     2.913 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.913    clks/bounce_count_0[16]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.031    40.775    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.775    
                         arrival time                          -2.913    
  -------------------------------------------------------------------
                         slack                                 37.862    

Slack (MET) :             37.880ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.989ns (26.516%)  route 2.741ns (73.484%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 40.235 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.132     2.789    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.150     2.939 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     2.939    clks/bounce_count_0[18]
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.642    40.235    clks/CLK
    SLICE_X1Y22          FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.616    40.851    
                         clock uncertainty           -0.107    40.744    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.075    40.819    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.819    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                 37.880    

Slack (MET) :             37.999ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.963ns (26.827%)  route 2.627ns (73.173%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.018     2.675    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124     2.799 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.799    clks/bounce_count_0[10]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.029    40.798    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 37.999    

Slack (MET) :             37.999ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.963ns (26.812%)  route 2.629ns (73.188%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.677    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.124     2.801 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.801    clks/bounce_count_0[11]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.031    40.800    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 37.999    

Slack (MET) :             38.015ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.991ns (27.379%)  route 2.629ns (72.621%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.020     2.677    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     2.829 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.829    clks/bounce_count_0[9]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.075    40.844    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.844    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 38.015    

Slack (MET) :             38.017ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.991ns (27.394%)  route 2.627ns (72.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 40.237 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.821    -0.791    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.372 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.973     0.601    clks/bounce_count[9]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.296     0.897 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.636     1.533    clks/bounce_count[20]_i_6_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     1.657 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.018     2.675    clks/bounce_count[20]_i_4_n_0
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.152     2.827 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.827    clks/bounce_count_0[12]
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          1.644    40.237    clks/CLK
    SLICE_X1Y21          FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.639    40.876    
                         clock uncertainty           -0.107    40.769    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)        0.075    40.844    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         40.844    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                 38.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.614    -0.565    clks/CLK
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.180    -0.243    clks/bounce_count[0]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.045    -0.198 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    clks/bounce_count_0[0]
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.882    -0.803    clks/CLK
    SLICE_X1Y20          FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.107    -0.458    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091    -0.367    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.257    init_count_reg[6]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.146 r  init_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    init_count_reg[4]_i_1_n_5
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.258    init_count_reg[10]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.147 r  init_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.147    init_count_reg[8]_i_1_n_5
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.229    init_count_reg_n_0_[0]
    SLICE_X110Y60        LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.184    init_count[0]_i_8_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.114 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.114    init_count_reg[0]_i_2_n_7
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 init_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.369%)  route 0.144ns (33.631%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.257    init_count_reg[6]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.113 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    init_count_reg[4]_i_1_n_4
    SLICE_X110Y61        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 init_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.326%)  route 0.145ns (33.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[10]/Q
                         net (fo=4, routed)           0.145    -0.258    init_count_reg[10]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.114 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    init_count_reg[8]_i_1_n_4
    SLICE_X110Y62        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[1]/Q
                         net (fo=1, routed)           0.180    -0.222    init_count_reg_n_0_[1]
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.112 r  init_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.112    init_count_reg[0]_i_2_n_6
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y60        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y60        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.635    -0.544    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.189    -0.214    init_count_reg[8]
    SLICE_X110Y62        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.099 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.099    init_count_reg[8]_i_1_n_7
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.906    -0.779    cam_sysclk_OBUF
    SLICE_X110Y62        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.235    -0.544    
                         clock uncertainty            0.107    -0.436    
    SLICE_X110Y62        FDRE (Hold_fdre_C_D)         0.105    -0.331    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 init_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.251ns (55.355%)  route 0.202ns (44.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[5]/Q
                         net (fo=3, routed)           0.202    -0.199    init_count_reg[5]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.089 r  init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.089    init_count_reg[4]_i_1_n_6
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[5]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.256ns (56.260%)  route 0.199ns (43.740%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.636    -0.543    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.199    -0.203    init_count_reg[4]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.088 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    init_count_reg[4]_i_1_n_7
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=34, routed)          0.908    -0.777    cam_sysclk_OBUF
    SLICE_X110Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.105    -0.330    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.108ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 0.828ns (8.739%)  route 8.647ns (91.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 38.728 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          5.556     8.630    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.801    38.728    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.204    
                         clock uncertainty           -0.106    39.098    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.738    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.738    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                 30.108    

Slack (MET) :             30.465ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.828ns (9.070%)  route 8.301ns (90.930%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 38.740 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          5.211     8.284    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.813    38.740    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.216    
                         clock uncertainty           -0.106    39.110    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.750    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 30.465    

Slack (MET) :             30.774ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 0.828ns (9.536%)  route 7.854ns (90.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.997     7.838    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.675    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.078    
                         clock uncertainty           -0.106    38.972    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.612    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                 30.774    

Slack (MET) :             30.837ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.828ns (9.452%)  route 7.932ns (90.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 38.743 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          4.842     7.916    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.816    38.743    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.219    
                         clock uncertainty           -0.106    39.113    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.753    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 30.837    

Slack (MET) :             30.991ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 0.828ns (9.775%)  route 7.643ns (90.225%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          4.553     7.626    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.106    38.978    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.618    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 30.991    

Slack (MET) :             31.287ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 0.828ns (10.120%)  route 7.354ns (89.880%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 38.614 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.496     7.337    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.687    38.614    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.090    
                         clock uncertainty           -0.106    38.984    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.624    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.624    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                 31.287    

Slack (MET) :             31.287ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 0.828ns (10.117%)  route 7.356ns (89.883%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 38.617 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.499     7.340    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.690    38.617    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.093    
                         clock uncertainty           -0.106    38.987    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.627    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 31.287    

Slack (MET) :             31.550ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 0.828ns (10.465%)  route 7.084ns (89.535%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          3.994     7.067    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.681    38.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.084    
                         clock uncertainty           -0.106    38.978    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.618    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 31.550    

Slack (MET) :             31.619ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 0.828ns (10.391%)  route 7.141ns (89.609%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 38.734 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.151     2.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X86Y86         LUT4 (Prop_lut4_I0_O)        0.124     2.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.283     7.124    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.807    38.734    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.210    
                         clock uncertainty           -0.106    39.104    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.744    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                 31.619    

Slack (MET) :             31.687ns  (required time - arrival time)
  Source:                 vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 0.828ns (10.560%)  route 7.013ns (89.440%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.767    -0.845    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y72         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  vga/hcounter_reg[10]/Q
                         net (fo=3, routed)           0.880     0.492    vga/hcount[10]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124     0.616 f  vga/blank_i_2/O
                         net (fo=3, routed)           0.826     1.442    vga/blank_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_lut6_I0_O)        0.124     1.566 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.384     2.950    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X87Y85         LUT4 (Prop_lut4_I0_O)        0.124     3.074 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_52/O
                         net (fo=16, routed)          3.923     6.996    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         1.747    38.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.106    39.044    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.684    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                 31.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.106    -0.481    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.070    -0.411    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.341    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.106    -0.481    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.066    -0.415    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.578    -0.601    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.339    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.846    -0.839    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y87         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.106    -0.494    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.070    -0.424    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.443%)  route 0.144ns (50.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.144    -0.312    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.070    -0.406    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.811%)  route 0.130ns (41.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga/hcounter_reg[9]/Q
                         net (fo=8, routed)           0.130    -0.309    vga/hcount[9]
    SLICE_X91Y72         LUT6 (Prop_lut6_I4_O)        0.045    -0.264 r  vga/p_1_out_i_2/O
                         net (fo=2, routed)           0.000    -0.264    vga/D[10]
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.865    -0.820    vga/CLK
    SLICE_X91Y72         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.252    -0.568    
                         clock uncertainty            0.106    -0.461    
    SLICE_X91Y72         FDRE (Hold_fdre_C_D)         0.091    -0.370    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.583    -0.596    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.278    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.853    -0.832    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X89Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.106    -0.489    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.070    -0.419    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.694%)  route 0.188ns (50.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.575    -0.604    vga/CLK
    SLICE_X88Y71         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.188    -0.274    vga/vcount[0]
    SLICE_X89Y70         LUT5 (Prop_lut5_I3_O)        0.045    -0.229 r  vga/p_0_out_i_9/O
                         net (fo=2, routed)           0.000    -0.229    vga/vcounter_reg[10]_1[4]
    SLICE_X89Y70         FDRE                                         r  vga/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.844    -0.841    vga/CLK
    SLICE_X89Y70         FDRE                                         r  vga/vcounter_reg[4]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.106    -0.482    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.091    -0.391    vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  vga/hcounter_reg[7]/Q
                         net (fo=9, routed)           0.182    -0.257    vga/hcount[7]
    SLICE_X91Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.212 r  vga/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.212    vga/D[8]
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.866    -0.819    vga/CLK
    SLICE_X91Y71         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.106    -0.474    
    SLICE_X91Y71         FDRE (Hold_fdre_C_D)         0.092    -0.382    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.517%)  route 0.222ns (51.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.598    -0.581    vga/CLK
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.222    -0.195    vga/hcount[0]
    SLICE_X92Y71         LUT2 (Prop_lut2_I0_O)        0.045    -0.150 r  vga/p_1_out_i_11/O
                         net (fo=2, routed)           0.000    -0.150    vga/D[1]
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.866    -0.819    vga/CLK
    SLICE_X92Y71         FDRE                                         r  vga/hcounter_reg[1]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.106    -0.474    
    SLICE_X92Y71         FDRE (Hold_fdre_C_D)         0.121    -0.353    vga/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.745%)  route 0.265ns (65.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X88Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=7, routed)           0.265    -0.192    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=116, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.252    -0.583    
                         clock uncertainty            0.106    -0.476    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.066    -0.410    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0

Setup :         4118  Failing Endpoints,  Worst Slack      -14.938ns,  Total Violation   -51493.578ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.938ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.667ns  (logic 12.979ns (37.440%)  route 21.688ns (62.560%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          1.126    33.707    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X88Y35         FDRE                                         r  disp/SAD_vector_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.555    18.482    disp/clk_50MHz
    SLICE_X88Y35         FDRE                                         r  disp/SAD_vector_reg[5][18]/C
                         clock pessimism              0.462    18.944    
                         clock uncertainty           -0.094    18.850    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.081    18.769    disp/SAD_vector_reg[5][18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -33.707    
  -------------------------------------------------------------------
                         slack                                -14.938    

Slack (VIOLATED) :        -14.786ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.567ns  (logic 12.979ns (37.547%)  route 21.588ns (62.453%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.890    32.447    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X90Y32         LUT5 (Prop_lut5_I3_O)        0.124    32.571 r  disp/SAD_vector[1][8]_i_1/O
                         net (fo=20, routed)          1.037    33.608    disp/SAD_vector[1][8]_i_1_n_0
    SLICE_X93Y30         FDRE                                         r  disp/SAD_vector_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.608    18.535    disp/clk_50MHz
    SLICE_X93Y30         FDRE                                         r  disp/SAD_vector_reg[7][8]/C
                         clock pessimism              0.462    18.997    
                         clock uncertainty           -0.094    18.903    
    SLICE_X93Y30         FDRE (Setup_fdre_C_D)       -0.081    18.822    disp/SAD_vector_reg[7][8]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                         -33.608    
  -------------------------------------------------------------------
                         slack                                -14.786    

Slack (VIOLATED) :        -14.773ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 12.979ns (37.604%)  route 21.536ns (62.396%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.172    33.555    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X89Y30         FDRE                                         r  disp/SAD_vector_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X89Y30         FDRE                                         r  disp/SAD_vector_reg[5][9]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X89Y30         FDRE (Setup_fdre_C_D)       -0.061    18.783    disp/SAD_vector_reg[5][9]
  -------------------------------------------------------------------
                         required time                         18.783    
                         arrival time                         -33.555    
  -------------------------------------------------------------------
                         slack                                -14.773    

Slack (VIOLATED) :        -14.771ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[18][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 12.979ns (37.604%)  route 21.536ns (62.396%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          0.974    33.555    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X87Y37         FDRE                                         r  disp/SAD_vector_reg[18][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.556    18.483    disp/clk_50MHz
    SLICE_X87Y37         FDRE                                         r  disp/SAD_vector_reg[18][18]/C
                         clock pessimism              0.462    18.945    
                         clock uncertainty           -0.094    18.851    
    SLICE_X87Y37         FDRE (Setup_fdre_C_D)       -0.067    18.784    disp/SAD_vector_reg[18][18]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                         -33.555    
  -------------------------------------------------------------------
                         slack                                -14.771    

Slack (VIOLATED) :        -14.763ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[19][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.463ns  (logic 12.979ns (37.660%)  route 21.484ns (62.340%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.809    32.366    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I3_O)        0.124    32.490 r  disp/SAD_vector[1][1]_i_1/O
                         net (fo=20, routed)          1.014    33.504    disp/SAD_vector[1][1]_i_1_n_0
    SLICE_X85Y31         FDRE                                         r  disp/SAD_vector_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X85Y31         FDRE                                         r  disp/SAD_vector_reg[19][1]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X85Y31         FDRE (Setup_fdre_C_D)       -0.103    18.741    disp/SAD_vector_reg[19][1]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -33.504    
  -------------------------------------------------------------------
                         slack                                -14.763    

Slack (VIOLATED) :        -14.726ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.454ns  (logic 12.979ns (37.670%)  route 21.475ns (62.330%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.900    32.457    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X89Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.581 r  disp/SAD_vector[1][18]_i_1/O
                         net (fo=20, routed)          0.914    33.495    disp/SAD_vector[1][18]_i_1_n_0
    SLICE_X88Y36         FDRE                                         r  disp/SAD_vector_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.555    18.482    disp/clk_50MHz
    SLICE_X88Y36         FDRE                                         r  disp/SAD_vector_reg[2][18]/C
                         clock pessimism              0.462    18.944    
                         clock uncertainty           -0.094    18.850    
    SLICE_X88Y36         FDRE (Setup_fdre_C_D)       -0.081    18.769    disp/SAD_vector_reg[2][18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -33.495    
  -------------------------------------------------------------------
                         slack                                -14.726    

Slack (VIOLATED) :        -14.714ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[12][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.463ns  (logic 12.979ns (37.661%)  route 21.484ns (62.339%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.120    33.503    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X88Y32         FDRE                                         r  disp/SAD_vector_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.552    18.479    disp/clk_50MHz
    SLICE_X88Y32         FDRE                                         r  disp/SAD_vector_reg[12][9]/C
                         clock pessimism              0.462    18.941    
                         clock uncertainty           -0.094    18.847    
    SLICE_X88Y32         FDRE (Setup_fdre_C_D)       -0.058    18.789    disp/SAD_vector_reg[12][9]
  -------------------------------------------------------------------
                         required time                         18.789    
                         arrival time                         -33.503    
  -------------------------------------------------------------------
                         slack                                -14.714    

Slack (VIOLATED) :        -14.709ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[17][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.467ns  (logic 12.979ns (37.657%)  route 21.488ns (62.343%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.708    32.264    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X85Y27         LUT5 (Prop_lut5_I3_O)        0.124    32.388 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.119    33.507    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X86Y28         FDRE                                         r  disp/SAD_vector_reg[17][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.548    18.475    disp/clk_50MHz
    SLICE_X86Y28         FDRE                                         r  disp/SAD_vector_reg[17][10]/C
                         clock pessimism              0.462    18.937    
                         clock uncertainty           -0.094    18.843    
    SLICE_X86Y28         FDRE (Setup_fdre_C_D)       -0.045    18.798    disp/SAD_vector_reg[17][10]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -33.507    
  -------------------------------------------------------------------
                         slack                                -14.709    

Slack (VIOLATED) :        -14.704ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.450ns  (logic 12.979ns (37.675%)  route 21.471ns (62.325%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.106    33.490    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X87Y32         FDRE                                         r  disp/SAD_vector_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.552    18.479    disp/clk_50MHz
    SLICE_X87Y32         FDRE                                         r  disp/SAD_vector_reg[2][9]/C
                         clock pessimism              0.462    18.941    
                         clock uncertainty           -0.094    18.847    
    SLICE_X87Y32         FDRE (Setup_fdre_C_D)       -0.061    18.786    disp/SAD_vector_reg[2][9]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -33.490    
  -------------------------------------------------------------------
                         slack                                -14.704    

Slack (VIOLATED) :        -14.694ns  (required time - arrival time)
  Source:                 disp/SAD_vector_reg[2][47]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/SAD_vector_reg[13][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.439ns  (logic 12.979ns (37.686%)  route 21.460ns (62.314%))
  Logic Levels:           68  (CARRY4=53 LUT2=1 LUT3=5 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 18.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.652    -0.960    disp/clk_50MHz
    SLICE_X44Y60         FDRE                                         r  disp/SAD_vector_reg[2][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.541 r  disp/SAD_vector_reg[2][47]/Q
                         net (fo=2, routed)           3.331     2.790    disp/SAD_vector_reg_n_0_[2][47]
    SLICE_X87Y24         LUT6 (Prop_lut6_I1_O)        0.299     3.089 r  disp/SAD_vector[1][47]_i_35/O
                         net (fo=1, routed)           0.000     3.089    disp/SAD_vector[1][47]_i_35_n_0
    SLICE_X87Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     3.301 r  disp/SAD_vector_reg[1][47]_i_19/O
                         net (fo=2, routed)           0.834     4.135    disp/SAD_vector_reg[1][47]_i_19_n_0
    SLICE_X84Y24         LUT5 (Prop_lut5_I4_O)        0.299     4.434 r  disp/SAD_vector[1][47]_i_9/O
                         net (fo=61, routed)          1.463     5.898    disp/SAD_vector[1][47]_i_9_n_0
    SLICE_X68Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.022 r  disp/SAD_vector[1][45]_i_105/O
                         net (fo=32, routed)          1.588     7.610    disp/SAD_vector[1][45]_i_105_n_0
    SLICE_X83Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  disp/SAD_vector[1][1]_i_1602/O
                         net (fo=1, routed)           0.000     7.734    disp/SAD_vector[1][1]_i_1602_n_0
    SLICE_X83Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.284 r  disp/SAD_vector_reg[1][1]_i_1485/CO[3]
                         net (fo=1, routed)           0.009     8.293    disp/SAD_vector_reg[1][1]_i_1485_n_0
    SLICE_X83Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  disp/SAD_vector_reg[1][1]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.407    disp/SAD_vector_reg[1][1]_i_1374_n_0
    SLICE_X83Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  disp/SAD_vector_reg[1][1]_i_1253/CO[3]
                         net (fo=1, routed)           0.000     8.521    disp/SAD_vector_reg[1][1]_i_1253_n_0
    SLICE_X83Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  disp/SAD_vector_reg[1][1]_i_1135/CO[3]
                         net (fo=1, routed)           0.000     8.635    disp/SAD_vector_reg[1][1]_i_1135_n_0
    SLICE_X83Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.969 r  disp/SAD_vector_reg[1][1]_i_1015/O[1]
                         net (fo=2, routed)           1.421    10.390    disp/SAD_vector_reg[1][1]_i_1015_n_6
    SLICE_X68Y22         LUT3 (Prop_lut3_I0_O)        0.303    10.693 r  disp/SAD_vector[1][1]_i_860/O
                         net (fo=2, routed)           1.398    12.091    disp/SAD_vector[1][1]_i_860_n_0
    SLICE_X66Y29         LUT4 (Prop_lut4_I3_O)        0.124    12.215 r  disp/SAD_vector[1][1]_i_864/O
                         net (fo=1, routed)           0.000    12.215    disp/SAD_vector[1][1]_i_864_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.728 r  disp/SAD_vector_reg[1][1]_i_718/CO[3]
                         net (fo=1, routed)           0.000    12.728    disp/SAD_vector_reg[1][1]_i_718_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.845 r  disp/SAD_vector_reg[1][1]_i_581/CO[3]
                         net (fo=1, routed)           0.000    12.845    disp/SAD_vector_reg[1][1]_i_581_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.962 r  disp/SAD_vector_reg[1][1]_i_440/CO[3]
                         net (fo=1, routed)           0.000    12.962    disp/SAD_vector_reg[1][1]_i_440_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.079 r  disp/SAD_vector_reg[1][1]_i_311/CO[3]
                         net (fo=1, routed)           0.000    13.079    disp/SAD_vector_reg[1][1]_i_311_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.196 r  disp/SAD_vector_reg[1][1]_i_191/CO[3]
                         net (fo=1, routed)           0.000    13.196    disp/SAD_vector_reg[1][1]_i_191_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.415 r  disp/SAD_vector_reg[1][1]_i_130/O[0]
                         net (fo=3, routed)           0.991    14.406    disp/SAD_vector_reg[1][1]_i_130_n_7
    SLICE_X68Y34         LUT3 (Prop_lut3_I0_O)        0.295    14.701 r  disp/SAD_vector[1][1]_i_98/O
                         net (fo=1, routed)           0.828    15.529    disp/SAD_vector[1][1]_i_98_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.036 r  disp/SAD_vector_reg[1][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.036    disp/SAD_vector_reg[1][1]_i_40_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.150    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.264    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.378    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.492    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  disp/SAD_vector_reg[1][17]_i_13/O[1]
                         net (fo=3, routed)           0.824    17.650    disp/SAD_vector_reg[1][17]_i_13_n_6
    SLICE_X60Y32         LUT3 (Prop_lut3_I1_O)        0.303    17.953 r  disp/SAD_vector[1][17]_i_18/O
                         net (fo=2, routed)           0.679    18.632    disp/SAD_vector[1][17]_i_18_n_0
    SLICE_X60Y32         LUT5 (Prop_lut5_I1_O)        0.124    18.756 r  disp/SAD_vector[1][17]_i_7/O
                         net (fo=2, routed)           0.929    19.685    disp/SAD_vector[1][17]_i_7_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124    19.809 r  disp/SAD_vector[1][17]_i_11/O
                         net (fo=1, routed)           0.000    19.809    disp/SAD_vector[1][17]_i_11_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.341 r  disp/SAD_vector_reg[1][17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.341    disp/SAD_vector_reg[1][17]_i_3_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.455 r  disp/SAD_vector_reg[1][21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.455    disp/SAD_vector_reg[1][21]_i_3_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.569 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.569    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.683 r  disp/SAD_vector_reg[1][29]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.683    disp/SAD_vector_reg[1][29]_i_3_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.797 r  disp/SAD_vector_reg[1][33]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.797    disp/SAD_vector_reg[1][33]_i_3_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.036 r  disp/SAD_vector_reg[1][37]_i_3/O[2]
                         net (fo=5, routed)           1.157    22.193    disp/SAD_vector_reg[1][37]_i_3_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    22.495 r  disp/SAD_vector[1][149]_i_476/O
                         net (fo=1, routed)           0.000    22.495    disp/SAD_vector[1][149]_i_476_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.027 r  disp/SAD_vector_reg[1][149]_i_458/CO[3]
                         net (fo=1, routed)           0.000    23.027    disp/SAD_vector_reg[1][149]_i_458_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.141 r  disp/SAD_vector_reg[1][149]_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.141    disp/SAD_vector_reg[1][149]_i_444_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.363 r  disp/SAD_vector_reg[1][149]_i_430/O[0]
                         net (fo=3, routed)           0.601    23.964    disp/SAD_vector_reg[1][149]_i_430_n_7
    SLICE_X57Y41         LUT6 (Prop_lut6_I5_O)        0.299    24.263 r  disp/SAD_vector[1][149]_i_438/O
                         net (fo=1, routed)           0.706    24.969    disp/SAD_vector[1][149]_i_438_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.489 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    25.489    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.606 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    25.606    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.723 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    25.723    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.840 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    25.840    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.957 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    25.957    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.074 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.074    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.191 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.191    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.308 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.308    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.425 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.001    26.426    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.543 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    26.543    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.660 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    26.660    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.777 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    26.777    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.894 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    26.894    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.011 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.011    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.128 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.128    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.245 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.245    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.362 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.362    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.479 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.479    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.596 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    27.596    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.713 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    27.713    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.830 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    27.830    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.947 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    27.947    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.064 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.064    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.181 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.000    28.181    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.298 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.298    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.415 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.415    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.532 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.901    29.433    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.124    29.557 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         0.703    30.260    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.124    30.384 r  disp/SAD_vector[1][9]_i_1/O
                         net (fo=20, routed)          3.096    33.480    disp/SAD_vector[1][9]_i_1_n_0
    SLICE_X88Y29         FDRE                                         r  disp/SAD_vector_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.549    18.476    disp/clk_50MHz
    SLICE_X88Y29         FDRE                                         r  disp/SAD_vector_reg[13][9]/C
                         clock pessimism              0.462    18.938    
                         clock uncertainty           -0.094    18.844    
    SLICE_X88Y29         FDRE (Setup_fdre_C_D)       -0.058    18.786    disp/SAD_vector_reg[13][9]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -33.480    
  -------------------------------------------------------------------
                         slack                                -14.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 disp/scnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/scnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.613    -0.566    disp/clk_50MHz
    SLICE_X7Y28          FDRE                                         r  disp/scnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  disp/scnt_reg[8]/Q
                         net (fo=5, routed)           0.110    -0.314    disp/scnt[8]
    SLICE_X6Y28          LUT5 (Prop_lut5_I4_O)        0.048    -0.266 r  disp/scnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.266    disp/scnt[9]_i_3_n_0
    SLICE_X6Y28          FDRE                                         r  disp/scnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.880    -0.805    disp/clk_50MHz
    SLICE_X6Y28          FDRE                                         r  disp/scnt_reg[9]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.094    -0.459    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.131    -0.328    disp/scnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.590    -0.589    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.113    -0.312    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X13Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.858    -0.827    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y13         FDRE                                         r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.094    -0.482    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.070    -0.412    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.697%)  route 0.148ns (44.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.585    -0.594    disp/clk_50MHz
    SLICE_X11Y20         FDCE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  disp/current_state_reg[2]/Q
                         net (fo=84, routed)          0.148    -0.305    disp/Q[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    disp/pipe[0]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_50MHz
    SLICE_X10Y20         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.094    -0.487    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.120    -0.367    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/rcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.643%)  route 0.157ns (45.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.591    -0.588    disp/clk_50MHz
    SLICE_X15Y12         FDRE                                         r  disp/rcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  disp/rcnt_reg[6]/Q
                         net (fo=14, routed)          0.157    -0.290    disp/rcnt_reg_n_0_[6]
    SLICE_X14Y12         LUT5 (Prop_lut5_I3_O)        0.048    -0.242 r  disp/rcnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.242    disp/rcnt[9]_i_3_n_0
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.859    -0.826    disp/clk_50MHz
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[9]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.094    -0.481    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.131    -0.350    disp/rcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 disp/rcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/rcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.591    -0.588    disp/clk_50MHz
    SLICE_X15Y12         FDRE                                         r  disp/rcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  disp/rcnt_reg[6]/Q
                         net (fo=14, routed)          0.157    -0.290    disp/rcnt_reg_n_0_[6]
    SLICE_X14Y12         LUT4 (Prop_lut4_I3_O)        0.045    -0.245 r  disp/rcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    disp/rcnt[8]_i_1_n_0
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.859    -0.826    disp/clk_50MHz
    SLICE_X14Y12         FDRE                                         r  disp/rcnt_reg[8]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.094    -0.481    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.120    -0.361    disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 disp/row_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/row_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.653%)  route 0.181ns (49.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.589    -0.590    disp/clk_50MHz
    SLICE_X15Y16         FDRE                                         r  disp/row_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  disp/row_count_reg[1]/Q
                         net (fo=26, routed)          0.181    -0.267    disp/row_count_reg_n_0_[1]
    SLICE_X16Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  disp/row_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    disp/row_count[5]_i_1_n_0
    SLICE_X16Y16         FDRE                                         r  disp/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.856    -0.829    disp/clk_50MHz
    SLICE_X16Y16         FDRE                                         r  disp/row_count_reg[5]/C
                         clock pessimism              0.273    -0.556    
                         clock uncertainty            0.094    -0.462    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.121    -0.341    disp/row_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/ccnt_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.750%)  route 0.160ns (46.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.586    -0.593    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  disp/ccnt_reg[0]_rep__1/Q
                         net (fo=130, routed)         0.160    -0.292    disp/ccnt_reg[0]_rep__1_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  disp/ccnt[1]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    -0.247    disp/ccnt[1]_rep_i_1__1_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__1/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.094    -0.486    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.120    -0.366    disp/ccnt_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 disp/row_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/row_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.588    -0.591    disp/clk_50MHz
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.148    -0.443 r  disp/row_count_reg[8]/Q
                         net (fo=14, routed)          0.088    -0.354    disp/row_count_reg_n_0_[8]
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.098    -0.256 r  disp/row_count[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.256    disp/row_count[9]_i_3_n_0
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.855    -0.830    disp/clk_50MHz
    SLICE_X14Y17         FDRE                                         r  disp/row_count_reg[9]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.094    -0.497    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.121    -0.376    disp/row_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.831%)  route 0.108ns (34.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.589    -0.590    disp/clk_50MHz
    SLICE_X10Y16         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  disp/col_count_reg[5]/Q
                         net (fo=27, routed)          0.108    -0.317    disp/col_count[5]
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  disp/col_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    disp/col_count[7]_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  disp/col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.856    -0.829    disp/clk_50MHz
    SLICE_X11Y16         FDRE                                         r  disp/col_count_reg[7]/C
                         clock pessimism              0.252    -0.577    
                         clock uncertainty            0.094    -0.483    
    SLICE_X11Y16         FDRE (Hold_fdre_C_D)         0.091    -0.392    disp/col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp/ccnt_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.136%)  route 0.164ns (46.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.586    -0.593    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  disp/ccnt_reg[0]_rep__1/Q
                         net (fo=130, routed)         0.164    -0.288    disp/ccnt_reg[0]_rep__1_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  disp/ccnt[1]_rep_i_1__2/O
                         net (fo=1, routed)           0.000    -0.243    disp/ccnt[1]_rep_i_1__2_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__2/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.094    -0.486    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121    -0.365    disp/ccnt_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.258    18.533    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.009    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.258    18.533    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.009    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.249ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.258    18.533    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.009    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.009    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.249    

Slack (MET) :             12.344ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  disp/rcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X15Y8          FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.258    18.533    
    SLICE_X15Y8          FDRE (Setup_fdre_C_R)       -0.429    18.104    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.104    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.344    

Slack (MET) :             12.550ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.244ns (19.540%)  route 5.122ns (80.460%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.836     4.257    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.381 r  disp/rcnt[9]_i_2/O
                         net (fo=11, routed)          1.194     5.575    disp/rcnt[9]_i_2_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.258    18.622    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    18.125    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.125    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 12.550    

Slack (MET) :             12.586ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.244ns (19.241%)  route 5.222ns (80.759%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.572     4.993    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.117 r  disp/laddr0_i_19/O
                         net (fo=1, routed)           0.557     5.674    disp/laddr0_i_19_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.258    18.622    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    18.260    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                 12.586    

Slack (MET) :             12.599ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.269ns (20.323%)  route 4.975ns (79.677%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.338     4.759    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y10         LUT2 (Prop_lut2_I0_O)        0.149     4.908 r  disp/laddr0_i_20/O
                         net (fo=1, routed)           0.545     5.453    disp/laddr0_i_20_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.258    18.622    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.570    18.052    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.052    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 12.599    

Slack (MET) :             12.608ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.244ns (20.095%)  route 4.947ns (79.905%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.006     5.399    disp/rcnt[9]_i_1_n_0
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.574    18.501    disp/clk_50MHz
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[5]/C
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.258    18.531    
    SLICE_X16Y11         FDRE (Setup_fdre_C_R)       -0.524    18.007    disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.007    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.608    

Slack (MET) :             12.608ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.244ns (20.095%)  route 4.947ns (79.905%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.006     5.399    disp/rcnt[9]_i_1_n_0
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.574    18.501    disp/clk_50MHz
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.258    18.531    
    SLICE_X16Y11         FDRE (Setup_fdre_C_R)       -0.524    18.007    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.007    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.608    

Slack (MET) :             12.696ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.244ns (19.574%)  route 5.111ns (80.426%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.607     5.028    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.152 r  disp/laddr0_i_18/O
                         net (fo=1, routed)           0.411     5.564    disp/laddr0_i_18_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.258    18.622    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    18.260    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.260    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 12.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.254ns (18.523%)  route 1.117ns (81.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.215     0.806    disp/current_state[0]_i_1_n_0
    SLICE_X13Y20         FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_50MHz
    SLICE_X13Y20         FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.258    -0.019    
    SLICE_X13Y20         FDCE (Hold_fdce_C_D)         0.070     0.051    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.344ns (23.196%)  route 1.139ns (76.804%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.091     0.872    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.917 r  disp/ccnt[0]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     0.917    disp/ccnt[0]_rep_i_1__2_n_0
    SLICE_X13Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X13Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__2/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.091     0.073    disp/ccnt_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.344ns (21.829%)  route 1.232ns (78.171%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.184     0.965    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.010    disp/ccnt[2]_i_1_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121     0.103    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.344ns (21.771%)  route 1.236ns (78.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.188     0.969    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.014 r  disp/ccnt[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.014    disp/ccnt[1]_rep_i_1__0_n_0
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__0/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.092     0.074    disp/ccnt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.344ns (21.286%)  route 1.272ns (78.714%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.224     1.005    disp/ccnt[2]_i_2_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  disp/ccnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.050    disp/ccnt[2]_rep_i_1_n_0
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[2]_rep/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.121     0.103    disp/ccnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.344ns (21.259%)  route 1.274ns (78.741%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.226     1.007    disp/ccnt[2]_i_2_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.052 r  disp/ccnt[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.052    disp/ccnt[0]_rep_i_1__0_n_0
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__0/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.258    -0.018    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.120     0.102    disp/ccnt_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.342ns (20.928%)  route 1.292ns (79.072%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT5 (Prop_lut5_I3_O)        0.043     1.069 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.069    disp/cdcnt[2]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.131     0.114    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.344ns (21.024%)  route 1.292ns (78.976%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.071 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.071    disp/cdcnt[0]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.121     0.104    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.344ns (21.024%)  route 1.292ns (78.976%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.071 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.071    disp/cdcnt[1]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.120     0.103    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.315ns (19.773%)  route 1.278ns (80.227%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.720     0.319    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.044     0.363 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.287     0.650    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.107     0.757 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.271     1.027    disp/next_state[1]
    SLICE_X13Y18         FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X13Y18         FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.070     0.053    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.975    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.262    18.529    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.005    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.005    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.262    18.529    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.005    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.005    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X14Y8          FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.262    18.529    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.524    18.005    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.005    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.339ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.244ns (18.987%)  route 5.308ns (81.013%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.367     5.760    disp/rcnt[9]_i_1_n_0
    SLICE_X15Y8          FDRE                                         r  disp/rcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.576    18.503    disp/clk_50MHz
    SLICE_X15Y8          FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288    18.791    
                         clock uncertainty           -0.262    18.529    
    SLICE_X15Y8          FDRE (Setup_fdre_C_R)       -0.429    18.100    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.100    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                 12.339    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.244ns (19.540%)  route 5.122ns (80.460%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.836     4.257    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.381 r  disp/rcnt[9]_i_2/O
                         net (fo=11, routed)          1.194     5.575    disp/rcnt[9]_i_2_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.262    18.617    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    18.120    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.120    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.581ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.244ns (19.241%)  route 5.222ns (80.759%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.572     4.993    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.117 r  disp/laddr0_i_19/O
                         net (fo=1, routed)           0.557     5.674    disp/laddr0_i_19_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.262    18.617    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    18.255    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.255    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                 12.581    

Slack (MET) :             12.595ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 1.269ns (20.323%)  route 4.975ns (79.677%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.338     4.759    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y10         LUT2 (Prop_lut2_I0_O)        0.149     4.908 r  disp/laddr0_i_20/O
                         net (fo=1, routed)           0.545     5.453    disp/laddr0_i_20_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.262    18.617    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.570    18.047    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.047    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 12.595    

Slack (MET) :             12.604ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.244ns (20.095%)  route 4.947ns (79.905%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.006     5.399    disp/rcnt[9]_i_1_n_0
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.574    18.501    disp/clk_50MHz
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[5]/C
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.262    18.527    
    SLICE_X16Y11         FDRE (Setup_fdre_C_R)       -0.524    18.003    disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.003    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.604    

Slack (MET) :             12.604ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 1.244ns (20.095%)  route 4.947ns (79.905%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.848     4.269    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124     4.393 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          1.006     5.399    disp/rcnt[9]_i_1_n_0
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.574    18.501    disp/clk_50MHz
    SLICE_X16Y11         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288    18.789    
                         clock uncertainty           -0.262    18.527    
    SLICE_X16Y11         FDRE (Setup_fdre_C_R)       -0.524    18.003    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.003    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 12.604    

Slack (MET) :             12.692ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.244ns (19.574%)  route 5.111ns (80.426%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 18.591 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           1.727     1.454    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.152     1.606 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.765     2.371    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.326     2.697 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.601     3.297    disp/next_state[1]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.421 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.607     5.028    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.152 r  disp/laddr0_i_18/O
                         net (fo=1, routed)           0.411     5.564    disp/laddr0_i_18_n_0
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.665    18.591    disp/clk_50MHz
    DSP48_X0Y4           DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288    18.879    
                         clock uncertainty           -0.262    18.617    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    18.255    disp/laddr0
  -------------------------------------------------------------------
                         required time                         18.255    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                 12.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.254ns (18.523%)  route 1.117ns (81.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.215     0.806    disp/current_state[0]_i_1_n_0
    SLICE_X13Y20         FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_50MHz
    SLICE_X13Y20         FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.262    -0.015    
    SLICE_X13Y20         FDCE (Hold_fdce_C_D)         0.070     0.055    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.344ns (23.196%)  route 1.139ns (76.804%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.091     0.872    disp/ccnt[2]_i_2_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.917 r  disp/ccnt[0]_rep_i_1__2/O
                         net (fo=1, routed)           0.000     0.917    disp/ccnt[0]_rep_i_1__2_n_0
    SLICE_X13Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X13Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__2/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.091     0.077    disp/ccnt_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.344ns (21.829%)  route 1.232ns (78.171%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.184     0.965    disp/ccnt[2]_i_2_n_0
    SLICE_X14Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.010 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.010    disp/ccnt[2]_i_1_n_0
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X14Y19         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.121     0.107    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.344ns (21.771%)  route 1.236ns (78.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.188     0.969    disp/ccnt[2]_i_2_n_0
    SLICE_X15Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.014 r  disp/ccnt[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.014    disp/ccnt[1]_rep_i_1__0_n_0
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X15Y19         FDRE                                         r  disp/ccnt_reg[1]_rep__0/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.092     0.078    disp/ccnt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.344ns (21.286%)  route 1.272ns (78.714%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.224     1.005    disp/ccnt[2]_i_2_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  disp/ccnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.050    disp/ccnt[2]_rep_i_1_n_0
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[2]_rep/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.121     0.107    disp/ccnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.344ns (21.259%)  route 1.274ns (78.741%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.146     0.737    disp/current_state[0]_i_1_n_0
    SLICE_X13Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.226     1.007    disp/ccnt[2]_i_2_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.052 r  disp/ccnt[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     1.052    disp/ccnt[0]_rep_i_1__0_n_0
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.853    -0.832    disp/clk_50MHz
    SLICE_X16Y19         FDRE                                         r  disp/ccnt_reg[0]_rep__0/C
                         clock pessimism              0.556    -0.276    
                         clock uncertainty            0.262    -0.014    
    SLICE_X16Y19         FDRE (Hold_fdre_C_D)         0.120     0.106    disp/ccnt_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.342ns (20.928%)  route 1.292ns (79.072%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT5 (Prop_lut5_I3_O)        0.043     1.069 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.069    disp/cdcnt[2]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.131     0.118    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.344ns (21.024%)  route 1.292ns (78.976%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.071 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.071    disp/cdcnt[0]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.121     0.108    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.344ns (21.024%)  route 1.292ns (78.976%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.495     0.094    disp/buffer_ready
    SLICE_X10Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.407     0.546    disp/current_state[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.591 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.158     0.749    disp/current_state[0]_i_1_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  disp/cdcnt[2]_i_3/O
                         net (fo=3, routed)           0.232     1.026    disp/cdcnt[2]_i_3_n_0
    SLICE_X16Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.071 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.071    disp/cdcnt[1]_i_1_n_0
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X16Y18         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X16Y18         FDRE (Hold_fdre_C_D)         0.120     0.107    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.315ns (19.773%)  route 1.278ns (80.227%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.720     0.319    disp/buffer_ready
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.044     0.363 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.287     0.650    disp/current_state[1]_i_3_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.107     0.757 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.271     1.027    disp/next_state[1]
    SLICE_X13Y18         FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_50MHz
    SLICE_X13Y18         FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.070     0.057    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.970    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      181.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             181.433ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 7.256ns (40.862%)  route 10.501ns (59.138%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 198.442 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.543    16.030    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    16.154 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__1/O
                         net (fo=1, routed)           0.732    16.887    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.516   198.442    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.904    
                         clock uncertainty           -0.142   198.762    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.319    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.319    
                         arrival time                         -16.887    
  -------------------------------------------------------------------
                         slack                                181.433    

Slack (MET) :             181.524ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.663ns  (logic 7.256ns (41.080%)  route 10.407ns (58.920%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 198.439 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.225    15.712    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    15.836 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__5/O
                         net (fo=1, routed)           0.957    16.793    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.513   198.439    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.901    
                         clock uncertainty           -0.142   198.759    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.316    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.316    
                         arrival time                         -16.793    
  -------------------------------------------------------------------
                         slack                                181.524    

Slack (MET) :             181.749ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.589ns  (logic 7.256ns (41.254%)  route 10.333ns (58.746%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 198.576 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          7.418    15.905    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X91Y32         LUT6 (Prop_lut6_I1_O)        0.124    16.029 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.689    16.718    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.650   198.576    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.052    
                         clock uncertainty           -0.142   198.910    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.467    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.467    
                         arrival time                         -16.718    
  -------------------------------------------------------------------
                         slack                                181.749    

Slack (MET) :             181.975ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.217ns  (logic 7.256ns (42.145%)  route 9.961ns (57.855%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 198.444 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[16]
                         net (fo=27, routed)          7.394    15.881    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.124    16.005 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.341    16.346    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.518   198.444    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.906    
                         clock uncertainty           -0.142   198.764    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.321    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.321    
                         arrival time                         -16.346    
  -------------------------------------------------------------------
                         slack                                181.975    

Slack (MET) :             182.087ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.188ns  (logic 7.256ns (42.215%)  route 9.932ns (57.785%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 198.514 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.487 f  fifo_buffer/lwrite0/P[13]
                         net (fo=27, routed)          7.156    15.643    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X55Y47         LUT6 (Prop_lut6_I0_O)        0.124    15.767 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.551    16.317    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.588   198.514    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   198.990    
                         clock uncertainty           -0.142   198.848    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.405    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.405    
                         arrival time                         -16.317    
  -------------------------------------------------------------------
                         slack                                182.087    

Slack (MET) :             182.112ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.137ns  (logic 7.256ns (42.341%)  route 9.881ns (57.659%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 198.501 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[13]
                         net (fo=27, routed)          7.105    15.592    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124    15.716 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__2/O
                         net (fo=1, routed)           0.551    16.267    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.575   198.501    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.462   198.963    
                         clock uncertainty           -0.142   198.821    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.378    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.378    
                         arrival time                         -16.267    
  -------------------------------------------------------------------
                         slack                                182.112    

Slack (MET) :             182.335ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.010ns  (logic 7.256ns (42.656%)  route 9.754ns (57.344%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          6.679    15.166    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X92Y7          LUT6 (Prop_lut6_I3_O)        0.124    15.290 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.850    16.140    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -16.140    
  -------------------------------------------------------------------
                         slack                                182.335    

Slack (MET) :             182.356ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.986ns  (logic 7.256ns (42.717%)  route 9.730ns (57.283%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          6.654    15.141    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X92Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.265 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.850    16.115    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.655   198.581    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -16.115    
  -------------------------------------------------------------------
                         slack                                182.356    

Slack (MET) :             182.410ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.810ns  (logic 7.132ns (42.427%)  route 9.678ns (57.573%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[11]
                         net (fo=27, routed)          7.452    15.940    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.656   198.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.350    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                182.410    

Slack (MET) :             182.424ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 7.256ns (42.886%)  route 9.663ns (57.114%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.741    -0.871    fifo_buffer/clk_5MHz
    SLICE_X9Y30          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.415 f  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=10, routed)          1.628     1.213    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X12Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.337 r  fifo_buffer/lwrite2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.337    fifo_buffer/lwrite2_carry__0_i_1_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.713 r  fifo_buffer/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.713    fifo_buffer/lwrite2_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.830 r  fifo_buffer/lwrite2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.830    fifo_buffer/lwrite2_carry__1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.153 r  fifo_buffer/lwrite2_carry__2/O[1]
                         net (fo=1, routed)           0.596     2.749    fifo_buffer/A[14]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.967 r  fifo_buffer/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.969    fifo_buffer/lwrite1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.487 r  fifo_buffer/lwrite0/P[15]
                         net (fo=27, routed)          7.095    15.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X90Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.706 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.343    16.049    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          1.656   198.582    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.058    
                         clock uncertainty           -0.142   198.916    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.473    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.473    
                         arrival time                         -16.049    
  -------------------------------------------------------------------
                         slack                                182.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.098    -0.340    fifo_buffer/pixel[7]
    SLICE_X5Y27          LUT6 (Prop_lut6_I3_O)        0.099    -0.241 r  fifo_buffer/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    fifo_buffer/pixel0[8]
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.879    -0.806    fifo_buffer/clk_5MHz
    SLICE_X5Y27          FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.092    -0.332    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.611    -0.568    fifo_buffer/clk_5MHz
    SLICE_X4Y26          FDRE                                         r  fifo_buffer/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  fifo_buffer/pixel_reg[1]/Q
                         net (fo=12, routed)          0.129    -0.275    fifo_buffer/pixel[1]
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  fifo_buffer/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    fifo_buffer/pixel0[4]
    SLICE_X5Y26          FDRE                                         r  fifo_buffer/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.877    -0.808    fifo_buffer/clk_5MHz
    SLICE_X5Y26          FDRE                                         r  fifo_buffer/pixel_reg[4]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.142    -0.413    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.091    -0.322    fifo_buffer/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.221%)  route 0.116ns (33.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128    -0.438 f  fifo_buffer/state_reg[0]/Q
                         net (fo=13, routed)          0.116    -0.322    fifo_buffer/state[0]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.099    -0.223 r  fifo_buffer/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.223    fifo_buffer/image_sel_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091    -0.333    fifo_buffer/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fifo_buffer/fifo_rrst_reg/Q
                         net (fo=3, routed)           0.168    -0.255    fifo_buffer/fifo_rrst
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.210    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X3Y29          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.142    -0.423    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.332    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.584    -0.595    fifo_buffer/clk_5MHz
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  fifo_buffer/wen_l_reg/Q
                         net (fo=28, routed)          0.168    -0.285    fifo_buffer/wen_l
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  fifo_buffer/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.240    fifo_buffer/wen_l_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.851    -0.834    fifo_buffer/clk_5MHz
    SLICE_X9Y28          FDRE                                         r  fifo_buffer/wen_l_reg/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.142    -0.453    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.091    -0.362    fifo_buffer/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.266%)  route 0.234ns (55.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X3Y28          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fifo_buffer/image_sel_reg/Q
                         net (fo=13, routed)          0.234    -0.190    fifo_buffer/image_sel
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.145 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    fifo_buffer/next_state[1]
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.273    -0.531    
                         clock uncertainty            0.142    -0.389    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.121    -0.268    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.585    -0.594    fifo_buffer/clk_5MHz
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  fifo_buffer/num_lines_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.254    fifo_buffer/num_lines_reg_n_0_[0]
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  fifo_buffer/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    fifo_buffer/num_lines[0]_i_1_n_0
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.852    -0.833    fifo_buffer/clk_5MHz
    SLICE_X8Y29          FDRE                                         r  fifo_buffer/num_lines_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.142    -0.452    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.120    -0.332    fifo_buffer/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.175    -0.226    fifo_buffer/buffer_ready
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.181 r  fifo_buffer/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.181    fifo_buffer/buffer_ready_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X4Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.120    -0.304    fifo_buffer/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.175    -0.225    fifo_buffer/fifo_oe
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.180 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.180    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X4Y29          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.239    -0.565    
                         clock uncertainty            0.142    -0.423    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.120    -0.303    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.587    -0.592    fifo_buffer/clk_5MHz
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  fifo_buffer/num_lines_reg[12]/Q
                         net (fo=6, routed)           0.120    -0.330    fifo_buffer/num_lines_reg_n_0_[12]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.222 r  fifo_buffer/num_lines0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.222    fifo_buffer/num_lines0[12]
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=92, routed)          0.854    -0.831    fifo_buffer/clk_5MHz
    SLICE_X9Y31          FDRE                                         r  fifo_buffer/num_lines_reg[12]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.142    -0.450    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.345    fifo_buffer/num_lines_reg[12]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.122    





