# ğŸ“˜ Day 4: Gate-Level Simulation (GLS) & Simulation-Synthesis Mismatches

In this session, we are going to explore **Gate Level Simulation (GLS)** and one of the most critical verification aspects in digital design: **Synthesis-Simulation Mismatches**.


---

## ğŸ” What is GLS?

**Gate-Level Simulation (GLS)** is the process of validating the synthesized **netlist** using the **same testbench** that was originally written for RTL.

- ğŸ—ï¸ **Design Under Test (DUT)** â†’ Instead of the RTL, the **netlist** (post-synthesis design) is used.
- ğŸ”„ **Logical Equivalence** â†’ The netlist is *logically equivalent* to the RTL design but expressed in terms of **AND, OR, DFF, MUX, etc. cells** from the standard cell library.
- ğŸ§ª **Same Testbench** â†’ The exact same testbench aligns with the netlist, so no changes are needed on the verification side.

ğŸ‘‰ In simple words, GLS ensures that the hardware structure synthesized by tools still behaves exactly like the RTL description when stimulated with the same inputs.

---

## ğŸ¯ Why GLS?

Running GLS is **essential** for multiple reasons:

1. âœ… **Verify Logical Correctness** â†’ Confirms that the synthesized design (netlist) still performs the intended functionality.
2. â±ï¸ **Timing Validation** â†’ If the standard cell models are **delay-annotated**, GLS ensures the design meets timing requirements.
3. ğŸ” **Catch Mismatches Early** â†’ Helps identify **simulation-synthesis mismatches** caused by poor RTL coding practices.

---

## âš™ï¸ GLS Flow using Icarus Verilog

To run GLS, we need:

1. **Testbench** (same as used in RTL simulation).
2. **Design Netlist** (post-synthesis Verilog).
3. **Gate-Level Verilog Models** (from the standard cell library, providing functionality and optionally timing).

Steps:

- Compile the testbench + netlist + gate-level models with `iverilog`.
- Generate a `.vcd` waveform file.
- Open the `.vcd` in **GTKWave** for analysis.

ğŸ“Œ **Note:** If the gate-level models include delays, GLS becomes **timing-aware**, making it possible to check setup/hold requirements and clock-to-output delays.

---

## ğŸ§© Example Design

Consider the following RTL snippet:

```verilog
assign y = (a & b) | c;

```

After synthesis, the netlist may look like this:

```verilog
and u_and (.a(a), .b(b), .y(i0));
or  u_or  (.a(i0), .b(c), .y(y));

```

- Here, the **AND** and **OR** gates are not RTL operators anymore but actual **cell instances**.
- The behavior of these gates is defined inside the **Gate-Level Verilog Models**.
- Depending on the library, these models can be:
    - **Functional only** (logical behavior).
    - **Functional + Timing** (delays, setup/hold checks).

---

# âš ï¸ Common Sources of Synthesis-Simulation Mismatch

Even though synthesis ensures logical equivalence, simulation mismatches can occur due to **RTL coding style issues**.

Two of the most frequent culprits are:

1. **Missing Sensitivity List**
2. **Improper Use of Blocking vs Non-Blocking Assignments**

Letâ€™s explore each with examples.

---

## ğŸ›‘ 1. Missing Sensitivity List

### ğŸ“ Example: MUX with Incorrect Sensitivity

```verilog
module mux (
  input  i0, i1,
  input  sel,
  output reg y
);

always @(sel) begin
  if (sel)
    y = i1;
  else
    y = i0;
end

endmodule

```

- **Problem:**
    
    The `always @(sel)` block only triggers when `sel` changes.
    
    - If `i0` or `i1` changes while `sel` is constant, **`y` will not update**.
    - This creates unintended behavior where the output looks like a **latch** or even a **flop-like element** in RTL simulation.

### ğŸ” Why This Happens

- Simulation is **event-driven**: the block executes only when signals in the sensitivity list change.
- Since `i0` and `i1` are missing, their activity is ignored.

### âœ… Fix: Use `always @(*)`

```verilog
always @(*) begin
  if (sel)
    y = i1;
  else
    y = i0;
end

```

- `always @(*)` automatically includes all signals used in the block.
- This ensures correct **combinational behavior** in both simulation and synthesis.

âš¡ **Key Point:**

- The **synthesizer doesnâ€™t care about sensitivity lists** (it infers the intended MUX from logic).
- But the **simulator does care**, so missing signals can create mismatches.

---

## ğŸ”„ 2. Blocking vs Non-Blocking Assignments

### ğŸ“Œ Basics

- **Blocking (`=`):** Executes sequentially, like C code. One statement must finish before the next starts.
- **Non-Blocking (`<=`):** All RHS are evaluated first, then LHS updates happen *simultaneously*.

ğŸ‘‰ These are only relevant **inside `always` blocks**.

---

### âš¡ Example 1: Shift Register with Blocking

```verilog
module shift_reg (
  input clk, reset, d,
  output reg q
);

reg q0;

always @(posedge clk, posedge reset) begin
  if (reset) begin
    q0 = 1'b0;
    q  = 1'b0;
  end else begin
    q  = q0;
    q0 = d;
  end
end

endmodule

```

### ğŸ” Problem

- Intention: 2 flip-flops in series (`D â†’ q0 â†’ q`).
- With **blocking (`=`)**, the order of assignments matters:
    - `q = q0; q0 = d;` â†’ `q` gets the *old* `q0` (âœ… correct).
    - `q0 = d; q = q0;` â†’ `q` gets the *new* `q0` (â›” only one flop).

Thus, simulation may show **one flop instead of two** depending on coding order.

---

### âœ… Fix: Use Non-Blocking

```verilog
always @(posedge clk, posedge reset) begin
  if (reset) begin
    q0 <= 1'b0;
    q  <= 1'b0;
  end else begin
    q0 <= d;
    q  <= q0;
  end
end

```

- With `<=`, both assignments are evaluated simultaneously.
- Ensures **two flops**, order-independent.

ğŸ‘‰ **Rule of Thumb:**

- Use **non-blocking (`<=`)** for sequential logic.
- Use **blocking (`=`)** for combinational logic inside `always @(*)`.

---

### âš¡ Example 2: Wrong Ordering in Combinational Logic

```verilog
module comb_logic (
  input a, b, c,
  output reg y
);

reg q0;

always @(*) begin
  y  = q0 & c;
  q0 = a | b;
end

endmodule

```

### ğŸ” Problem

- Target circuit: `(a | b) & c`.
- But simulation executes step by step:
    - First â†’ `y = q0 & c;` (uses **old q0**)
    - Then â†’ `q0 = a | b;`

This mimics a **1-cycle delay (like a flop)** in simulation.

### âœ… Fix

```verilog
always @(*) begin
  q0 = a | b;
  y  = q0 & c;
end

```

- Now `y` uses the **new q0**, behaving as intended.
- Synthesis result is identical in both cases, but **simulation differs**.

---

## ğŸš¨ Why GLS Helps Here

- RTL sim may mislead you into thinking your design works.
- Netlist sim (GLS) removes ambiguity since logic is mapped to **gates**.
- This is why GLS is **mandatory** before tapeout or FPGA deployment.

---

# **ğŸ§ª Day lab â€“ Gate-Level Simulation (GLS) & Simulationâ€“Synthesis Mismatch**

In this session, weâ€™ll perform **Gate-Level Simulation (GLS)** and explore **why mismatches can occur between RTL simulation and post-synthesis netlist simulation**.

---

## **ğŸ”„ Refresh**

- GLS means running the **same testbench** but replacing the RTL **Design Under Test (DUT)** with the **synthesized netlist**.
- Netlist = collection of gates and flip-flops connected together, logically equivalent to RTL.
- We also provide the **Standard Cell Verilog Models** (functional or timing-aware) during GLS.
- Purpose:
    - âœ… Verify logical correctness after synthesis
    - âœ… Verify timing correctness if delay-annotated models are used

ğŸ“Œ **Key Concept**: If the netlist is logically the same as RTL, why simulate it?

Because **coding mistakes** in RTL may pass RTL simulation but **fail in GLS**. These are called **Simulationâ€“Synthesis Mismatches**.

---

## **âš™ï¸ Flow for GLS**

1. Write RTL design and testbench.
2. Run **RTL simulation** with Icarus Verilog + GTKWave.
3. Synthesize RTL â†’ Netlist with **Yosys**.
4. Run **GLS** by simulating:
    - Netlist (`_net.v`)
    - Gate-level standard cell models (`sky130_fd_sc_hd.v`, `primitives.v`)
    - Same testbench

![gls](./images/01.png)
---

# **ğŸ§‘â€ğŸ’» Lab 1 â€“ GLS with a Ternary Operator**

### âœ… Step 1: RTL Design

```verilog
module ternary_operator_mux (input i0 , input i1 , input sel , output y);
    assign y = sel ? i1 : i0;
endmodule

```

ğŸ‘‰ The ternary operator (`? :`) is syntactic sugar for a **2x1 multiplexer**.

---

### âœ… Step 2: RTL Simulation

```bash
iverilog ternary_operator_mux.v tb_ternary_operator_mux.v
./a.out
gtkwave tb_ternary_operator_mux.vcd

```

![02](./images/02.png)

---

### âœ… Step 3: Synthesis with Yosys

```
yosys
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog ternary_operator_mux.v
synth -top ternary_operator_mux
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog -noattr ternary_operator_mux_net.v
show

```

![03](./images/03.png)

Yosys log shows RTL mux â†’ **sky130_fd_sc_hd__mux2_1**.

---

### âœ… Step 4: GLS

```bash
iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd.v \
ternary_operator_mux_net.v tb_ternary_operator_mux.v
./a.out
gtkwave tb_ternary_operator_mux.vcd

```

![04](./images/04.png)

---

# **âš ï¸ Lab 2 â€“ Bad Mux Example (Missing Sensitivity List)**

### âŒ RTL Code

```verilog
module bad_mux (input i0 , input i1 , input sel , output reg y);
always @ (sel) begin
    if (sel)
        y <= i1;
    else
        y <= i0;
end
endmodule

```

Issue:

- RTL sim uses sensitivity list = only `sel`
- Inputs `i0`, `i1` changes wonâ€™t re-evaluate `always` block
- Acts like a **latch/flop**, not a mux

---

### âœ… RTL Simulation

```bash
iverilog bad_mux.v tb_bad_mux.v
./a.out
gtkwave tb_bad_mux.vcd

```

![05](./images/05.png)

---
**Synthesis Result** 

![06](./images/06.png)

### âœ… GLS Simulation

```bash
iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd.v \
bad_mux_net.v tb_bad_mux.v
./a.out
gtkwave tb_bad_mux.vcd

```

![07](./images/07.png)


ğŸ‘‰ **This is a Simulationâ€“Synthesis Mismatch** caused by **missing sensitivity list**.


---

# **âš ï¸ Lab 3 â€“ Blocking Caveat**

### âŒ RTL Code

```verilog
module blocking_caveat (input a , input b , input c, output reg d);
reg x;
always @ (*) begin
    d = x & c;
    x = a | b;
end
endmodule

```

Problem:

- **Blocking assignment (=)** causes `d` to use **old value of x**.
- Creates mismatch between RTL and GLS.

---

### âœ… RTL Simulation

```bash
iverilog blocking_caveat.v tb_blocking_caveat.v
./a.out
gtkwave tb_blocking_caveat.vcd

```

![08](./images/08.png)

---
**Yosys Sythesis**

![09](./images/09.png)

---

### âœ… GLS Simulation

```bash
iverilog ../my_lib/verilog_model/primitives.v ../my_lib/verilog_model/sky130_fd_sc_hd.v \
blocking_caveat_net.v tb_blocking_caveat.v
./a.out
gtkwave tb_blocking_caveat.vcd

```

![10](./images/10.png)

ğŸ‘‰ Mismatch caused by **Blocking Assignment**. Use **Non-Blocking (`<=`)** instead.

---

# **ğŸ“Š Day 4 Summary**

- âœ… **GLS = running testbench on synthesized netlist**
- âœ… Needed to catch **Simulationâ€“Synthesis Mismatches**
- âš ï¸ Common causes of mismatches:
    - Missing sensitivity list
    - Blocking vs Non-Blocking assignments
    - Non-standard coding practices
- âœ… Always **use good RTL coding style** to avoid issues


---

# **ğŸ”œ Moving to Day 5: Optimizations in Synthesis**

Now that weâ€™ve seen how GLS uncovers mismatches, the next step is **RTL coding optimizations**:

- **If-case constructs**
- **Incomplete vs complete cases**
- **Overlapping cases**
- **For loop vs For generate**

ğŸ‘‰ Letâ€™s begin **Day 5 with Synthesis Optimizations** ğŸš€

---
