
---------- Begin Simulation Statistics ----------
final_tick                                 5184416500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98927                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868072                       # Number of bytes of host memory used
host_op_rate                                   112557                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   101.08                       # Real time elapsed on the host
host_tick_rate                               51287996                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000007                       # Number of instructions simulated
sim_ops                                      11377760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005184                       # Number of seconds simulated
sim_ticks                                  5184416500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.827190                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1036918                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1038713                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33684                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1509666                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 86                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             412                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              326                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1880230                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  157789                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2995110                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3000937                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33244                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                890191                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1955444                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030363                       # Number of instructions committed
system.cpu.commit.committedOps               11408116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9925057                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.149426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.446137                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7253843     73.09%     73.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       833308      8.40%     81.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       267379      2.69%     84.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       231038      2.33%     86.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       214620      2.16%     88.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        99166      1.00%     89.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        77486      0.78%     90.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        58026      0.58%     91.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       890191      8.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9925057                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459677                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765064                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770582     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765064     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408116                       # Class of committed instruction
system.cpu.commit.refs                        4348885                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000007                       # Number of Instructions Simulated
system.cpu.committedOps                      11377760                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.036883                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.036883                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               6433542                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   457                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1005378                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13745454                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1468477                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2014506                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36117                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1552                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                233986                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1880230                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1189226                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8164508                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 13576                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12373398                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   73114                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.181335                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1985366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1194793                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.193326                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10186628                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.384383                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.691553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7468038     73.31%     73.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   243421      2.39%     75.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   484975      4.76%     80.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   275372      2.70%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   209881      2.06%     85.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   172750      1.70%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96050      0.94%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   105992      1.04%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1130149     11.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10186628                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       234576                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      1933488                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      2456019                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          756                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      15719912                       # number of prefetches that crossed the page
system.cpu.idleCycles                          182206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35425                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1635465                       # Number of branches executed
system.cpu.iew.exec_nop                         38461                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.227209                       # Inst execution rate
system.cpu.iew.exec_refs                      4947040                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1736715                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  616633                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3264573                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               954                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1835516                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13402496                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3210325                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55034                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12724727                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4620                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                623011                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36117                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                627959                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         61647                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            33094                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       166285                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       499501                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       251692                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            174                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16765                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18660                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12968980                       # num instructions consuming a value
system.cpu.iew.wb_count                      12450364                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601238                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7797449                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.200749                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12490404                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16566457                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9619846                       # number of integer regfile writes
system.cpu.ipc                               0.964429                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.964429                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7448293     58.28%     58.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               243624      1.91%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26638      0.21%     60.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               45088      0.35%     60.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4340      0.03%     60.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              32747      0.26%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3234000     25.31%     86.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1744906     13.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12779765                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      227526                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017804                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   51201     22.50%     22.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     74      0.03%     22.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     22.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     22.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   92      0.04%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 123980     54.49%     77.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 52138     22.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12897563                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35770382                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12342623                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15171947                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13363837                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12779765                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 198                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1986235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16082                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             36                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1681166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10186628                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.254563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.158710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6743829     66.20%     66.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              636167      6.25%     72.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              619304      6.08%     78.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              550232      5.40%     83.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              438844      4.31%     88.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              399674      3.92%     92.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              318162      3.12%     95.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              251752      2.47%     97.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              228664      2.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10186628                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.232517                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 109722                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             219380                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       107741                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            178492                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             44338                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            98604                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3264573                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1835516                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9395568                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                         10368834                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1397254                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 144141                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1606917                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 967502                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8641                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22089232                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13589527                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13922951                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2098660                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1586253                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36117                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2730856                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2293214                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17831152                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2316824                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47320                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1241775                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            199                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           108362                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     22362598                       # The number of ROB reads
system.cpu.rob.rob_writes                    26988911                       # The number of ROB writes
system.cpu.timesIdled                           19511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    82620                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   85821                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       210366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          137                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       421884                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            137                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15838                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62796                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5026                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15838                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57369                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       211691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6786944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6786944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100619                       # Request fanout histogram
system.membus.reqLayer0.occupancy           435305799                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          230553487                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            116094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        91760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10803                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38055                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38055                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         91888                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24206                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57369                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57369                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       275536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                633402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11753472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11214528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22968000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67959                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4018944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           279477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000501                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022376                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 279337     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    140      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             279477                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          432270395                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122093964                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         137835992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                32346                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19883                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        58670                       # number of demand (read+write) hits
system.l2.demand_hits::total                   110899                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               32346                       # number of overall hits
system.l2.overall_hits::.cpu.data               19883                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        58670                       # number of overall hits
system.l2.overall_hits::total                  110899                       # number of overall hits
system.l2.demand_misses::.cpu.inst                832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher           40                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43250                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               832                       # number of overall misses
system.l2.overall_misses::.cpu.data             42378                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher           40                       # number of overall misses
system.l2.overall_misses::total                 43250                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67413000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3881944500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher      3948937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3953306437                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67413000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3881944500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher      3948937                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3953306437                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            33178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        58710                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               154149                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           33178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        58710                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              154149                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.025077                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.680651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.000681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280573                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.025077                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.680651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.000681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280573                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81025.240385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91602.824579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 98723.425000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91405.929179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81025.240385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91602.824579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 98723.425000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91405.929179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62796                       # number of writebacks
system.l2.writebacks::total                     62796                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43250                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59092501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3458164001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher      3548937                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3520805439                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59092501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3458164001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher      3548937                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3520805439                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.025077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.680651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.000681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280573                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.025077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.680651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.000681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280573                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71024.640625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81602.812804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 88723.425000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81405.906104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71024.640625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81602.812804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 88723.425000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81405.906104                       # average overall mshr miss latency
system.l2.replacements                          67959                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        91757                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            91757                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        91757                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        91757                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10643                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2589506500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2589506500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94466.164454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94466.164454                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2315386001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2315386001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84466.146250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84466.146250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          32346                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        58670                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              91016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              872                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67413000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher      3948937                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71361937                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        33178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        58710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          91888                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.025077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.000681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81025.240385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher 98723.425000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81837.083716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59092501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher      3548937                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62641438                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.025077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.000681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71024.640625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 88723.425000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71836.511468                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1292438000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1292438000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.618276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.618276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86358.278765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86358.278765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1142778000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1142778000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.618276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.618276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76358.278765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76358.278765                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        57369                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57369                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57369                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57369                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57369                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57369                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1115389250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1115389250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19442.368701                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19442.368701                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31064.004884                       # Cycle average of tags in use
system.l2.tags.total_refs                      364512                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100727                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.618811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   16254.544318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       201.404623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14577.811004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher    30.244939                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.496049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.444879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            65                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001984                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.998016                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3475775                       # Number of tag accesses
system.l2.tags.data_accesses                  3475775                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2712192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2768000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4018944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4018944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62796                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62796                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10270780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         523143154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher       493787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             533907721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10270780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10270780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      775196977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            775196977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      775196977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10270780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        523143154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher       493787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1309104699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000349896500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2540                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2540                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              124458                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61029                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43250                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62796                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62796                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    930295770                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  216225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1741139520                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21512.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40262.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45113                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43250                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62796                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     37                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.606168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.148067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.543873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12717     41.54%     41.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10009     32.70%     74.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2975      9.72%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1327      4.33%     88.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          821      2.68%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          335      1.09%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          235      0.77%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          228      0.74%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1965      6.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30612                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.020472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.723712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2539     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2540                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.711811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.274044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     32.940534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          2339     92.09%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             6      0.24%     92.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            12      0.47%     92.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             9      0.35%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            11      0.43%     93.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             2      0.08%     93.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             3      0.12%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             5      0.20%     93.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            13      0.51%     94.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             5      0.20%     94.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            4      0.16%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           20      0.79%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           29      1.14%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           10      0.39%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           28      1.10%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            7      0.28%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            8      0.31%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            5      0.20%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.04%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            4      0.16%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            1      0.04%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            2      0.08%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            4      0.16%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            1      0.04%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            3      0.12%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            1      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            1      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            2      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-375            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::392-399            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-407            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2540                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2767680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4017152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2768000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4018944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       774.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    533.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    775.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5184305500                       # Total gap between requests
system.mem_ctrls.avgGap                      48887.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2711872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4017152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 10270779.749273616821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 523081430.668234348297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 493787.487945846980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 774851326.084623098373                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62796                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24805496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1714493500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher      1840524                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 108988392998                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29814.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40457.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     46013.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1735594.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            112376460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59714325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153402900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          162707400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     408735600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1969750140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        332079360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3198766185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.996375                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    836273000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    172900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4175243500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106264620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56458215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155366400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          164941560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     408735600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1943897790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        353849760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3189513945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.211749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    892759500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    172900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4118757000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1152372                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1152372                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1152372                       # number of overall hits
system.cpu.icache.overall_hits::total         1152372                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        36852                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        36852                       # number of overall misses
system.cpu.icache.overall_misses::total         36852                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    585927995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    585927995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    585927995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    585927995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1189224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1189224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1189224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1189224                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.030988                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.030988                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.030988                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.030988                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15899.489716                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15899.489716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15899.489716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15899.489716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1454                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                48                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.291667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             34262                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        91760                       # number of writebacks
system.cpu.icache.writebacks::total             91760                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3674                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3674                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3674                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3674                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        58710                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        91888                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    512135495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    512135495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    512135495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    706315302                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1218450797                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027899                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027899                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027899                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.077267                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15435.996594                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15435.996594                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15435.996594                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12030.579152                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13260.173222                       # average overall mshr miss latency
system.cpu.icache.replacements                  91760                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1152372                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1152372                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        36852                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36852                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    585927995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    585927995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1189224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1189224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.030988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.030988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15899.489716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15899.489716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3674                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3674                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    512135495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    512135495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15435.996594                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15435.996594                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        58710                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        58710                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    706315302                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    706315302                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12030.579152                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12030.579152                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.842829                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1244260                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             91888                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.541050                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    57.906196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    69.936632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.452392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.546380                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2470336                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2470336                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4197089                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4197089                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4197133                       # number of overall hits
system.cpu.dcache.overall_hits::total         4197133                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       349134                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349134                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       349147                       # number of overall misses
system.cpu.dcache.overall_misses::total        349147                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16568388794                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16568388794                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16568388794                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16568388794                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4546223                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4546223                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4546280                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4546280                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076798                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076798                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47455.672590                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47455.672590                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47453.905644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47453.905644                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1359147                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69777                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.478438                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112966                       # number of writebacks
system.cpu.dcache.writebacks::total            112966                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       229519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       229519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       229519                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       229519                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6030128570                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6030128570                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6030448070                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6030448070                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026311                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026311                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026313                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50412.812524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50412.812524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50410.004932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50410.004932                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118606                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2886253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2886253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4277934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4277934000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2962470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2962470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56128.344070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56128.344070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        52026                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52026                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1428883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1428883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59066.719028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59066.719028                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1310836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1310836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10398960744                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10398960744                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.141230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.141230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48238.250001                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48238.250001                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       177493                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177493                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38082                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2767093520                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2767093520                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72661.454756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72661.454756                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.228070                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.228070                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       319500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       319500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.228070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.228070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24576.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24576.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1891494050                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1891494050                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32986.189006                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32986.189006                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1834152050                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1834152050                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31986.189006                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31986.189006                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.033708                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        41500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        41500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.022472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.637104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4316920                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119630                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.085597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.637104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991833                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          588                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9212510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9212510                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5184416500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5184416500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
