// Seed: 2993340628
module module_0 (
    input supply0 id_0,
    input wand id_1
);
  logic id_3;
  wire  id_4;
endmodule
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output tri id_2,
    output wire id_3,
    output wand id_4,
    output wand id_5,
    input tri1 id_6,
    output supply0 id_7,
    output logic id_8,
    input tri id_9,
    input wire id_10,
    output tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    input wire id_14,
    input wire id_15,
    input supply0 id_16,
    input supply1 id_17,
    input supply0 id_18,
    input supply0 id_19,
    input tri1 id_20,
    input tri0 id_21,
    input wire id_22,
    output tri id_23
);
  always @(posedge id_15 + -1 or ~id_17) begin : LABEL_0
    id_8 <= id_0;
  end
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_9
  );
  assign modCall_1.id_1 = 0;
  logic id_26 = id_9;
  assign module_1 = -1;
endmodule
