{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1647290649466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1647290649466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 17:44:09 2022 " "Processing started: Mon Mar 14 17:44:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1647290649466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1647290649466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1647290649466 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1647290649854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Topo-rtl " "Found design unit 1: Topo-rtl" {  } { { "Topo.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/Topo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "Topo.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/Topo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiply-rtl " "Found design unit 1: multiply-rtl" {  } { { "multiply.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/multiply.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650370 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/multiply.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MySoc-rtl " "Found design unit 1: MySoc-rtl" {  } { { "MySoc/synthesis/MySoc.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650382 ""} { "Info" "ISGN_ENTITY_NAME" "1 MySoc " "Found entity 1: MySoc" {  } { { "MySoc/synthesis/MySoc.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/MySoc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_nios_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_nios_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_nios_instruction_master_translator-rtl " "Found design unit 1: mysoc_nios_instruction_master_translator-rtl" {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650386 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_nios_instruction_master_translator " "Found entity 1: mysoc_nios_instruction_master_translator" {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_nios_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_nios_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_nios_data_master_translator-rtl " "Found design unit 1: mysoc_nios_data_master_translator-rtl" {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650386 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_nios_data_master_translator " "Found entity 1: mysoc_nios_data_master_translator" {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_nios_jtag_debug_module_translator-rtl " "Found design unit 1: mysoc_nios_jtag_debug_module_translator-rtl" {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650390 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_nios_jtag_debug_module_translator " "Found entity 1: mysoc_nios_jtag_debug_module_translator" {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_ram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_ram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_ram_s1_translator-rtl " "Found design unit 1: mysoc_ram_s1_translator-rtl" {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650394 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_ram_s1_translator " "Found entity 1: mysoc_ram_s1_translator" {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: mysoc_jtag_avalon_jtag_slave_translator-rtl" {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650394 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_jtag_avalon_jtag_slave_translator " "Found entity 1: mysoc_jtag_avalon_jtag_slave_translator" {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_sysid_control_slave_translator-rtl " "Found design unit 1: mysoc_sysid_control_slave_translator-rtl" {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650398 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_sysid_control_slave_translator " "Found entity 1: mysoc_sysid_control_slave_translator" {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_m_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_m_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_m_s1_translator-rtl " "Found design unit 1: mysoc_m_s1_translator-rtl" {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650398 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_m_s1_translator " "Found entity 1: mysoc_m_s1_translator" {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_m_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_res_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_res_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_res_s1_translator-rtl " "Found design unit 1: mysoc_res_s1_translator-rtl" {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650402 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_res_s1_translator " "Found entity 1: mysoc_res_s1_translator" {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_res_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_rst_controller-rtl " "Found design unit 1: mysoc_rst_controller-rtl" {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650406 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_rst_controller " "Found entity 1: mysoc_rst_controller" {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_rst_controller_001-rtl " "Found design unit 1: mysoc_rst_controller_001-rtl" {  } { { "MySoc/synthesis/mysoc_rst_controller_001.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650406 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_rst_controller_001 " "Found entity 1: mysoc_rst_controller_001" {  } { { "MySoc/synthesis/mysoc_rst_controller_001.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/mysoc_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_irq_mapper " "Found entity 1: MySoc_irq_mapper" {  } { { "MySoc/synthesis/submodules/MySoc_irq_mapper.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650414 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_mux_001 " "Found entity 1: MySoc_rsp_xbar_mux_001" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_mux " "Found entity 1: MySoc_rsp_xbar_mux" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_demux_004 " "Found entity 1: MySoc_rsp_xbar_demux_004" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_demux_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_demux " "Found entity 1: MySoc_rsp_xbar_demux" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_demux.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_cmd_xbar_mux " "Found entity 1: MySoc_cmd_xbar_mux" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_cmd_xbar_demux_001 " "Found entity 1: MySoc_cmd_xbar_demux_001" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_demux_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_cmd_xbar_demux " "Found entity 1: MySoc_cmd_xbar_demux" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_demux.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MySoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MySoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_id_router_004.sv(48) " "Verilog HDL Declaration information at MySoc_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290650462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_id_router_004.sv(49) " "Verilog HDL Declaration information at MySoc_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290650462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_id_router_004_default_decode " "Found entity 1: MySoc_id_router_004_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650466 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_id_router_004 " "Found entity 2: MySoc_id_router_004" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_004.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_id_router.sv(48) " "Verilog HDL Declaration information at MySoc_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290650466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_id_router.sv(49) " "Verilog HDL Declaration information at MySoc_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290650466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_id_router_default_decode " "Found entity 1: MySoc_id_router_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650466 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_id_router " "Found entity 2: MySoc_id_router" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_addr_router_001.sv(48) " "Verilog HDL Declaration information at MySoc_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290650478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_addr_router_001.sv(49) " "Verilog HDL Declaration information at MySoc_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290650478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_addr_router_001_default_decode " "Found entity 1: MySoc_addr_router_001_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650478 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_addr_router_001 " "Found entity 2: MySoc_addr_router_001" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_addr_router.sv(48) " "Verilog HDL Declaration information at MySoc_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290650486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_addr_router.sv(49) " "Verilog HDL Declaration information at MySoc_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1647290650486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_addr_router_default_decode " "Found entity 1: MySoc_addr_router_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650486 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_addr_router " "Found entity 2: MySoc_addr_router" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MySoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MySoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MySoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MySoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_go.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_go.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_go " "Found entity 1: MySoc_go" {  } { { "MySoc/synthesis/submodules/MySoc_go.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_go.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_prt.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_prt.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_prt " "Found entity 1: MySoc_prt" {  } { { "MySoc/synthesis/submodules/MySoc_prt.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_prt.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_res.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_res.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_res " "Found entity 1: MySoc_res" {  } { { "MySoc/synthesis/submodules/MySoc_res.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_res.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_m.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_m " "Found entity 1: MySoc_m" {  } { { "MySoc/synthesis/submodules/MySoc_m.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_m.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_sysid " "Found entity 1: MySoc_sysid" {  } { { "MySoc/synthesis/submodules/MySoc_sysid.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file mysoc/synthesis/submodules/mysoc_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_jtag_sim_scfifo_w " "Found entity 1: MySoc_jtag_sim_scfifo_w" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650549 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_jtag_scfifo_w " "Found entity 2: MySoc_jtag_scfifo_w" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650549 ""} { "Info" "ISGN_ENTITY_NAME" "3 MySoc_jtag_sim_scfifo_r " "Found entity 3: MySoc_jtag_sim_scfifo_r" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650549 ""} { "Info" "ISGN_ENTITY_NAME" "4 MySoc_jtag_scfifo_r " "Found entity 4: MySoc_jtag_scfifo_r" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650549 ""} { "Info" "ISGN_ENTITY_NAME" "5 MySoc_jtag " "Found entity 5: MySoc_jtag" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_ram " "Found entity 1: MySoc_ram" {  } { { "MySoc/synthesis/submodules/MySoc_ram.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file mysoc/synthesis/submodules/mysoc_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_register_bank_a_module " "Found entity 1: MySoc_nios_register_bank_a_module" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_nios_register_bank_b_module " "Found entity 2: MySoc_nios_register_bank_b_module" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "3 MySoc_nios_nios2_oci_debug " "Found entity 3: MySoc_nios_nios2_oci_debug" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "4 MySoc_nios_ociram_sp_ram_module " "Found entity 4: MySoc_nios_ociram_sp_ram_module" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "5 MySoc_nios_nios2_ocimem " "Found entity 5: MySoc_nios_nios2_ocimem" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "6 MySoc_nios_nios2_avalon_reg " "Found entity 6: MySoc_nios_nios2_avalon_reg" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "7 MySoc_nios_nios2_oci_break " "Found entity 7: MySoc_nios_nios2_oci_break" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "8 MySoc_nios_nios2_oci_xbrk " "Found entity 8: MySoc_nios_nios2_oci_xbrk" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "9 MySoc_nios_nios2_oci_dbrk " "Found entity 9: MySoc_nios_nios2_oci_dbrk" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "10 MySoc_nios_nios2_oci_itrace " "Found entity 10: MySoc_nios_nios2_oci_itrace" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "11 MySoc_nios_nios2_oci_td_mode " "Found entity 11: MySoc_nios_nios2_oci_td_mode" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "12 MySoc_nios_nios2_oci_dtrace " "Found entity 12: MySoc_nios_nios2_oci_dtrace" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "13 MySoc_nios_nios2_oci_compute_tm_count " "Found entity 13: MySoc_nios_nios2_oci_compute_tm_count" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "14 MySoc_nios_nios2_oci_fifowp_inc " "Found entity 14: MySoc_nios_nios2_oci_fifowp_inc" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "15 MySoc_nios_nios2_oci_fifocount_inc " "Found entity 15: MySoc_nios_nios2_oci_fifocount_inc" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "16 MySoc_nios_nios2_oci_fifo " "Found entity 16: MySoc_nios_nios2_oci_fifo" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "17 MySoc_nios_nios2_oci_pib " "Found entity 17: MySoc_nios_nios2_oci_pib" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "18 MySoc_nios_nios2_oci_im " "Found entity 18: MySoc_nios_nios2_oci_im" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "19 MySoc_nios_nios2_performance_monitors " "Found entity 19: MySoc_nios_nios2_performance_monitors" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "20 MySoc_nios_nios2_oci " "Found entity 20: MySoc_nios_nios2_oci" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""} { "Info" "ISGN_ENTITY_NAME" "21 MySoc_nios " "Found entity 21: MySoc_nios" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_jtag_debug_module_sysclk " "Found entity 1: MySoc_nios_jtag_debug_module_sysclk" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_jtag_debug_module_tck " "Found entity 1: MySoc_nios_jtag_debug_module_tck" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_jtag_debug_module_wrapper " "Found entity 1: MySoc_nios_jtag_debug_module_wrapper" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_oci_test_bench " "Found entity 1: MySoc_nios_oci_test_bench" {  } { { "MySoc/synthesis/submodules/MySoc_nios_oci_test_bench.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_test_bench " "Found entity 1: MySoc_nios_test_bench" {  } { { "MySoc/synthesis/submodules/MySoc_nios_test_bench.v" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/MySoc/synthesis/submodules/MySoc_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1647290650577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1647290650577 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "unsigned_multiply Topo.vhd(47) " "VHDL error at Topo.vhd(47): object \"unsigned_multiply\" is used but not declared" {  } { { "Topo.vhd" "" { Text "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/Topo.vhd" 47 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1647290650609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/output_files/multiplicador.map.smsg " "Generated suppressed messages file C:/Users/1701560011/Documents/multipliyVHDL-main/multiplicador/output_files/multiplicador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1647290650673 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1647290650749 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 14 17:44:10 2022 " "Processing ended: Mon Mar 14 17:44:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1647290650749 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1647290650749 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1647290650749 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647290650749 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1647290651313 ""}
