Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb --family="Stratix 10" --part=1SX280HH3F55I1VG
Progress: Loading verification/tb.qsys
Progress: Reading input file
Progress: Parameterizing module clock_reset_inst
Progress: Parameterizing module component_dpi_controller_stencil_2d_inst
Progress: Parameterizing module concatenate_component_done_inst
Progress: Parameterizing module concatenate_component_wait_for_stream_writes_inst
Progress: Parameterizing module main_dpi_controller_inst
Progress: Parameterizing module split_component_start_inst
Progress: Parameterizing module stencil_2d_component_dpi_controller_bind_conduit_fanout_inst
Progress: Parameterizing module stencil_2d_component_dpi_controller_enable_conduit_fanout_inst
Progress: Parameterizing module stencil_2d_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: tb.clock_reset_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.component_dpi_controller_stencil_2d_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.component_dpi_controller_stencil_2d_inst: Warnings found in IP parameterization.
Warning: tb.component_dpi_controller_stencil_2d_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_stencil_2d_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_stencil_2d_inst.dpi_control_stream_writes_active: Interface has no signals
Component Instantiation Warning: tb.concatenate_component_done_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.concatenate_component_wait_for_stream_writes_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.main_dpi_controller_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.split_component_start_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.stencil_2d_component_dpi_controller_bind_conduit_fanout_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Component Instantiation Warning: tb.stencil_2d_component_dpi_controller_enable_conduit_fanout_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
Warning: tb.component_dpi_controller_stencil_2d_inst: component_dpi_controller_stencil_2d_inst.agent_busy must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: tb: "Transforming system: tb"
Info: tb: "Naming system components in system: tb"
Info: tb: "Processing generation queue"
Info: tb: "Generating: tb"
Info: tb: "Generating: clock_reset"
Info: tb: "Generating: dpic_stencil_2d"
Info: tb: "Generating: cat_done"
Info: tb: "Generating: cat_cwfsw"
Info: tb: "Generating: main_dpi_controller"
Info: tb: "Generating: sp_cstart"
Info: tb: "Generating: stencil_2d_cfan"
Info: tb: "Generating: stencil_2d_en_cfan"
Info: tb: "Generating: stencil_2d"
Info: tb: "Generating: tb_altera_irq_mapper_1920_trjgw7i"
Info: tb: Done "tb" with 11 modules, 2 files
Info: Generating the following file(s) for VCSMX simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb.qsys --output-directory=/home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ --use-relative-paths=true
Info: Generating the following file(s) for VCSMX simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for XCELIUM simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
