$date
	Sat Oct 22 21:13:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#227760
b11110 !
1"
#227762
b11110 &
b11110 %
1$
#227763
0"
#227766
b1111 &
b1111 %
#227770
b101110 &
b101110 %
#227774
b10111 &
b10111 %
#227778
b1000110 &
b1000110 %
#227782
b100011 &
b100011 %
#227786
b1101010 &
b1101010 %
#227790
b110101 &
b110101 %
#227794
b10100000 &
b10100000 %
#227798
b1010000 &
b1010000 %
#227802
b101000 &
b101000 %
#227806
b10100 &
b10100 %
#227810
b1010 &
b1010 %
#227814
b101 &
b101 %
#227818
b10000 &
b10000 %
#227822
b1000 &
b1000 %
#227826
b100 &
b100 %
#227830
b10 &
b10 %
#227834
b1 &
b1 %
1#
#227838
b0 &
0#
b0 %
0$
#1201127
b1101 !
1"
#1201130
b1101 &
b1101 %
1$
#1201131
0"
#1201134
b101000 &
b101000 %
#1201138
b10100 &
b10100 %
#1201142
b1010 &
b1010 %
#1201146
b101 &
b101 %
#1201150
b10000 &
b10000 %
#1201154
b1000 &
b1000 %
#1201158
b100 &
b100 %
#1201162
b10 &
b10 %
#1201166
b1 &
1#
b1 %
#1201170
b0 &
b0 %
0#
0$
#2238204
b101 !
1"
#2238206
b101 &
b101 %
1$
#2238207
0"
#2238210
b10000 &
b10000 %
#2238214
b1000 &
b1000 %
#2238218
b100 &
b100 %
#2238222
b10 &
b10 %
#2238226
b1 &
b1 %
1#
#2238230
b0 &
0#
b0 %
0$
#4500012
