INFO: [VRFC 10-2263] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_ip_42_42/multiplier_ip_42_42_funcsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_mult_gen_v12_0
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_delay_line__parameterized11
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_delay_line__parameterized12
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_delay_line__parameterized2
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_delay_line__parameterized3
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_delay_line__parameterized4
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_delay_line__parameterized6
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_delay_line__parameterized8
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_dsp
INFO: [VRFC 10-311] analyzing module multiplier_ip_42_42_mult_gen_v12_0_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/complex_abs_power2_42.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_abs_power2_42
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/tools/test_complex_abs_power2_42.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_complex_abs_power2_42
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.sim/sim_1/behav/glbl.v:6]
